
RTOS_CAR_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099ec  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08009b9c  08009b9c  00019b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f58  08009f58  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009f58  08009f58  00019f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f60  08009f60  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f60  08009f60  00019f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f64  08009f64  00019f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009f68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000043a0  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004414  20004414  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f847  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004834  00000000  00000000  0003f8eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001940  00000000  00000000  00044120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001760  00000000  00000000  00045a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028ad5  00000000  00000000  000471c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f66f  00000000  00000000  0006fc95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed5cc  00000000  00000000  0008f304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017c8d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fe0  00000000  00000000  0017c920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009b84 	.word	0x08009b84

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08009b84 	.word	0x08009b84

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <__io_putchar>:
osMessageQId UartQueueHandle;
osSemaphoreId UartSemaHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
int __io_putchar(int ch) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, &ch, 1, 1000);
 80005ac:	1d39      	adds	r1, r7, #4
 80005ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b2:	2201      	movs	r2, #1
 80005b4:	4803      	ldr	r0, [pc, #12]	; (80005c4 <__io_putchar+0x20>)
 80005b6:	f005 f816 	bl	80055e6 <HAL_UART_Transmit>
    return ch;
 80005ba:	687b      	ldr	r3, [r7, #4]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000624 	.word	0x20000624

080005c8 <vApplicationGetIdleTaskMemory>:

/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	4a07      	ldr	r2, [pc, #28]	; (80005f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80005d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <vApplicationGetIdleTaskMemory+0x30>)
 80005de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2280      	movs	r2, #128	; 0x80
 80005e4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005e6:	bf00      	nop
 80005e8:	3714      	adds	r7, #20
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	200000cc 	.word	0x200000cc
 80005f8:	20000180 	.word	0x20000180

080005fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b08e      	sub	sp, #56	; 0x38
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	  Motor_Init();
 8000602:	f000 ff97 	bl	8001534 <Motor_Init>
	  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000606:	2100      	movs	r1, #0
 8000608:	4821      	ldr	r0, [pc, #132]	; (8000690 <MX_FREERTOS_Init+0x94>)
 800060a:	f003 fe1d 	bl	8004248 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800060e:	2100      	movs	r1, #0
 8000610:	4820      	ldr	r0, [pc, #128]	; (8000694 <MX_FREERTOS_Init+0x98>)
 8000612:	f003 fe19 	bl	8004248 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000616:	2100      	movs	r1, #0
 8000618:	481f      	ldr	r0, [pc, #124]	; (8000698 <MX_FREERTOS_Init+0x9c>)
 800061a:	f003 fe15 	bl	8004248 <HAL_TIM_IC_Start_IT>
	  HAL_UART_Receive_IT(&huart6, &rx_data[0], 1);
 800061e:	2201      	movs	r2, #1
 8000620:	491e      	ldr	r1, [pc, #120]	; (800069c <MX_FREERTOS_Init+0xa0>)
 8000622:	481f      	ldr	r0, [pc, #124]	; (80006a0 <MX_FREERTOS_Init+0xa4>)
 8000624:	f005 f871 	bl	800570a <HAL_UART_Receive_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of UartSema */
  osSemaphoreDef(UartSema);
 8000628:	2300      	movs	r3, #0
 800062a:	633b      	str	r3, [r7, #48]	; 0x30
 800062c:	2300      	movs	r3, #0
 800062e:	637b      	str	r3, [r7, #52]	; 0x34
  UartSemaHandle = osSemaphoreCreate(osSemaphore(UartSema), 1);
 8000630:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000634:	2101      	movs	r1, #1
 8000636:	4618      	mov	r0, r3
 8000638:	f006 f87f 	bl	800673a <osSemaphoreCreate>
 800063c:	4603      	mov	r3, r0
 800063e:	4a19      	ldr	r2, [pc, #100]	; (80006a4 <MX_FREERTOS_Init+0xa8>)
 8000640:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of UartQueue */
  osMessageQDef(UartQueue, 8, uint8_t);
 8000642:	4b19      	ldr	r3, [pc, #100]	; (80006a8 <MX_FREERTOS_Init+0xac>)
 8000644:	f107 0420 	add.w	r4, r7, #32
 8000648:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800064a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  UartQueueHandle = osMessageCreate(osMessageQ(UartQueue), NULL);
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f006 f8a2 	bl	800679e <osMessageCreate>
 800065a:	4603      	mov	r3, r0
 800065c:	4a13      	ldr	r2, [pc, #76]	; (80006ac <MX_FREERTOS_Init+0xb0>)
 800065e:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_FREERTOS_Init+0xb4>)
 8000662:	1d3c      	adds	r4, r7, #4
 8000664:	461d      	mov	r5, r3
 8000666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f005 ffff 	bl	800667a <osThreadCreate>
 800067c:	4603      	mov	r3, r0
 800067e:	4a0d      	ldr	r2, [pc, #52]	; (80006b4 <MX_FREERTOS_Init+0xb8>)
 8000680:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ThreadInit ();
 8000682:	f000 f95b 	bl	800093c <ThreadInit>
  /* USER CODE END RTOS_THREADS */

}
 8000686:	bf00      	nop
 8000688:	3738      	adds	r7, #56	; 0x38
 800068a:	46bd      	mov	sp, r7
 800068c:	bdb0      	pop	{r4, r5, r7, pc}
 800068e:	bf00      	nop
 8000690:	2000047c 	.word	0x2000047c
 8000694:	2000050c 	.word	0x2000050c
 8000698:	20000554 	.word	0x20000554
 800069c:	200000bc 	.word	0x200000bc
 80006a0:	20000668 	.word	0x20000668
 80006a4:	200000c8 	.word	0x200000c8
 80006a8:	08009c08 	.word	0x08009c08
 80006ac:	200000c4 	.word	0x200000c4
 80006b0:	08009c18 	.word	0x08009c18
 80006b4:	200000c0 	.word	0x200000c0

080006b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
    BaseType_t xHigherPriorityWasTaken = pdFALSE;
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
    BaseType_t ret = pdTRUE;      // if semaphore is ret you know that isr give you queue
 80006c4:	2301      	movs	r3, #1
 80006c6:	617b      	str	r3, [r7, #20]
    signed char cByteRxed = '\0'; // this value is what you receive
 80006c8:	2300      	movs	r3, #0
 80006ca:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
	for (;;) {

		/* Block until the next char is available. */
		ret = xSemaphoreTakeFromISR(UartSemaHandle, &xHigherPriorityWasTaken);
 80006cc:	4b11      	ldr	r3, [pc, #68]	; (8000714 <StartDefaultTask+0x5c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f107 0210 	add.w	r2, r7, #16
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f006 fc9e 	bl	8007018 <xQueueReceiveFromISR>
 80006dc:	6178      	str	r0, [r7, #20]
		if (ret == pdPASS) {
 80006de:	697b      	ldr	r3, [r7, #20]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d112      	bne.n	800070a <StartDefaultTask+0x52>
			/* Handle character in QUEUE */
			ret = xQueueReceiveFromISR(UartQueueHandle, &cByteRxed,
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <StartDefaultTask+0x60>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f107 0210 	add.w	r2, r7, #16
 80006ec:	f107 010f 	add.w	r1, r7, #15
 80006f0:	4618      	mov	r0, r3
 80006f2:	f006 fc91 	bl	8007018 <xQueueReceiveFromISR>
 80006f6:	6178      	str	r0, [r7, #20]
					&xHigherPriorityWasTaken);
			if (ret) {
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d005      	beq.n	800070a <StartDefaultTask+0x52>
				// do something . . .
				Move(cByteRxed - '0');
 80006fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000702:	3b30      	subs	r3, #48	; 0x30
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fd37 	bl	8001178 <Move>
			}
		}
		osDelay(50);
 800070a:	2032      	movs	r0, #50	; 0x32
 800070c:	f006 f801 	bl	8006712 <osDelay>
		ret = xSemaphoreTakeFromISR(UartSemaHandle, &xHigherPriorityWasTaken);
 8000710:	e7dc      	b.n	80006cc <StartDefaultTask+0x14>
 8000712:	bf00      	nop
 8000714:	200000c8 	.word	0x200000c8
 8000718:	200000c4 	.word	0x200000c4

0800071c <UartMovingCar>:
 * Distance[2], Difference[2] = Right
 * */

// Task ---------------------------------------------------------------------------------------
void UartMovingCar (void const * argument)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	for (;;) {
		osDelay(50);
 8000724:	2032      	movs	r0, #50	; 0x32
 8000726:	f005 fff4 	bl	8006712 <osDelay>
 800072a:	e7fb      	b.n	8000724 <UartMovingCar+0x8>

0800072c <CarLeftSide>:
	}
}

void CarLeftSide (void const * argument){
 800072c:	b580      	push	{r7, lr}
 800072e:	b09c      	sub	sp, #112	; 0x70
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	for (;;) {
//		uint32_t Left_Distance = Distance[0];
//		if(Left_Distance < 250) {
//			Move(STOP);
//		}
		sprintf(rx1_buf, "L%d", Dis[0]);
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <CarLeftSide+0x30>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	4908      	ldr	r1, [pc, #32]	; (8000760 <CarLeftSide+0x34>)
 800073e:	4618      	mov	r0, r3
 8000740:	f008 fbd2 	bl	8008ee8 <siprintf>
		HAL_UART_Transmit(&huart6, &rx1_buf, sizeof(rx1_buf), 100);
 8000744:	f107 010c 	add.w	r1, r7, #12
 8000748:	2364      	movs	r3, #100	; 0x64
 800074a:	2264      	movs	r2, #100	; 0x64
 800074c:	4805      	ldr	r0, [pc, #20]	; (8000764 <CarLeftSide+0x38>)
 800074e:	f004 ff4a 	bl	80055e6 <HAL_UART_Transmit>
		osDelay(500);
 8000752:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000756:	f005 ffdc 	bl	8006712 <osDelay>
		sprintf(rx1_buf, "L%d", Dis[0]);
 800075a:	e7eb      	b.n	8000734 <CarLeftSide+0x8>
 800075c:	20000098 	.word	0x20000098
 8000760:	08009c34 	.word	0x08009c34
 8000764:	20000668 	.word	0x20000668

08000768 <CarFrontSide>:
	}
}

void CarFrontSide (void const * argument){
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	uint8_t rx2 = '2';
 8000770:	2332      	movs	r3, #50	; 0x32
 8000772:	73fb      	strb	r3, [r7, #15]
	for (;;) {
//		uint32_t Front_Distance = Distance[1];
//		if(Front_Distance < 250) {
//			Move(STOP);
//		}
		HAL_UART_Transmit(&huart6, &rx2, 1, 100);
 8000774:	f107 010f 	add.w	r1, r7, #15
 8000778:	2364      	movs	r3, #100	; 0x64
 800077a:	2201      	movs	r2, #1
 800077c:	4803      	ldr	r0, [pc, #12]	; (800078c <CarFrontSide+0x24>)
 800077e:	f004 ff32 	bl	80055e6 <HAL_UART_Transmit>
		osDelay(500);
 8000782:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000786:	f005 ffc4 	bl	8006712 <osDelay>
		HAL_UART_Transmit(&huart6, &rx2, 1, 100);
 800078a:	e7f3      	b.n	8000774 <CarFrontSide+0xc>
 800078c:	20000668 	.word	0x20000668

08000790 <CarRightSide>:
	}
}
void CarRightSide (void const * argument){
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	uint8_t rx3 = '3';
 8000798:	2333      	movs	r3, #51	; 0x33
 800079a:	73fb      	strb	r3, [r7, #15]
	for (;;) {
//		uint32_t Right_Distance = Distance[2];
//		if(Right_Distance < 250) {
//			Move(STOP);
//		}
		HAL_UART_Transmit(&huart6, &rx3, 1, 100);
 800079c:	f107 010f 	add.w	r1, r7, #15
 80007a0:	2364      	movs	r3, #100	; 0x64
 80007a2:	2201      	movs	r2, #1
 80007a4:	4803      	ldr	r0, [pc, #12]	; (80007b4 <CarRightSide+0x24>)
 80007a6:	f004 ff1e 	bl	80055e6 <HAL_UART_Transmit>
		osDelay(500);
 80007aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007ae:	f005 ffb0 	bl	8006712 <osDelay>
		HAL_UART_Transmit(&huart6, &rx3, 1, 100);
 80007b2:	e7f3      	b.n	800079c <CarRightSide+0xc>
 80007b4:	20000668 	.word	0x20000668

080007b8 <CheckingUartReceive>:


// ISR Checking-------------------------------------------------------------------------------

void CheckingUartReceive (void const * argument)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    /* Infinite loop */
    for(;;)
    {
    	HAL_UART_Receive_IT(&huart6, &rx_data[0], 1);
 80007c0:	2201      	movs	r2, #1
 80007c2:	4904      	ldr	r1, [pc, #16]	; (80007d4 <CheckingUartReceive+0x1c>)
 80007c4:	4804      	ldr	r0, [pc, #16]	; (80007d8 <CheckingUartReceive+0x20>)
 80007c6:	f004 ffa0 	bl	800570a <HAL_UART_Receive_IT>
    	osDelay(10);
 80007ca:	200a      	movs	r0, #10
 80007cc:	f005 ffa1 	bl	8006712 <osDelay>
    	HAL_UART_Receive_IT(&huart6, &rx_data[0], 1);
 80007d0:	e7f6      	b.n	80007c0 <CheckingUartReceive+0x8>
 80007d2:	bf00      	nop
 80007d4:	200000bc 	.word	0x200000bc
 80007d8:	20000668 	.word	0x20000668

080007dc <CheckingLeft>:
    }
}
void CheckingLeft (void const * argument) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
    /* Infinite loop */
    for(;;)
    {
    	HCSR04_Read(&htim1, GPIOF, GPIO_PIN_13);
 80007e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007e8:	4903      	ldr	r1, [pc, #12]	; (80007f8 <CheckingLeft+0x1c>)
 80007ea:	4804      	ldr	r0, [pc, #16]	; (80007fc <CheckingLeft+0x20>)
 80007ec:	f000 fabe 	bl	8000d6c <HCSR04_Read>

    	osDelay(60);
 80007f0:	203c      	movs	r0, #60	; 0x3c
 80007f2:	f005 ff8e 	bl	8006712 <osDelay>
    	HCSR04_Read(&htim1, GPIOF, GPIO_PIN_13);
 80007f6:	e7f5      	b.n	80007e4 <CheckingLeft+0x8>
 80007f8:	40021400 	.word	0x40021400
 80007fc:	2000047c 	.word	0x2000047c

08000800 <CheckingFront>:
    }
}
void CheckingFront (void const * argument) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
    /* Infinite loop */
    for(;;)
    {
   	HCSR04_Read(&htim3, GPIOA, GPIO_PIN_5);
 8000808:	2220      	movs	r2, #32
 800080a:	4904      	ldr	r1, [pc, #16]	; (800081c <CheckingFront+0x1c>)
 800080c:	4804      	ldr	r0, [pc, #16]	; (8000820 <CheckingFront+0x20>)
 800080e:	f000 faad 	bl	8000d6c <HCSR04_Read>
    	osDelay(60);
 8000812:	203c      	movs	r0, #60	; 0x3c
 8000814:	f005 ff7d 	bl	8006712 <osDelay>
   	HCSR04_Read(&htim3, GPIOA, GPIO_PIN_5);
 8000818:	e7f6      	b.n	8000808 <CheckingFront+0x8>
 800081a:	bf00      	nop
 800081c:	40020000 	.word	0x40020000
 8000820:	2000050c 	.word	0x2000050c

08000824 <CheckingRight>:
    }
}
void CheckingRight (void const * argument) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    /* Infinite loop */
    for(;;)
    {
    	HCSR04_Read(&htim4, GPIOD, GPIO_PIN_13);
 800082c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000830:	4903      	ldr	r1, [pc, #12]	; (8000840 <CheckingRight+0x1c>)
 8000832:	4804      	ldr	r0, [pc, #16]	; (8000844 <CheckingRight+0x20>)
 8000834:	f000 fa9a 	bl	8000d6c <HCSR04_Read>
    	osDelay(60);
 8000838:	203c      	movs	r0, #60	; 0x3c
 800083a:	f005 ff6a 	bl	8006712 <osDelay>
    	HCSR04_Read(&htim4, GPIOD, GPIO_PIN_13);
 800083e:	e7f5      	b.n	800082c <CheckingRight+0x8>
 8000840:	40020c00 	.word	0x40020c00
 8000844:	20000554 	.word	0x20000554

08000848 <HAL_UART_RxCpltCallback>:
    }
}

// CallBack Session
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	char *pErrStr = "ERR : QTx Fail!\r\n";
 8000850:	4b19      	ldr	r3, [pc, #100]	; (80008b8 <HAL_UART_RxCpltCallback+0x70>)
 8000852:	617b      	str	r3, [r7, #20]
	// typedef long BaseType_t;
	BaseType_t ret = pdTRUE;
 8000854:	2301      	movs	r3, #1
 8000856:	613b      	str	r3, [r7, #16]
	//#define portBASE_TYPE	long
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]

	if(huart->Instance == USART6) {
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a16      	ldr	r2, [pc, #88]	; (80008bc <HAL_UART_RxCpltCallback+0x74>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d124      	bne.n	80008b0 <HAL_UART_RxCpltCallback+0x68>

		ret = xQueueSendFromISR(UartQueueHandle, &rx_data[0], &xHigherPriorityTaskWoken );
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <HAL_UART_RxCpltCallback+0x78>)
 8000868:	6818      	ldr	r0, [r3, #0]
 800086a:	f107 020c 	add.w	r2, r7, #12
 800086e:	2300      	movs	r3, #0
 8000870:	4914      	ldr	r1, [pc, #80]	; (80008c4 <HAL_UART_RxCpltCallback+0x7c>)
 8000872:	f006 faa9 	bl	8006dc8 <xQueueGenericSendFromISR>
 8000876:	6138      	str	r0, [r7, #16]
		if(ret) {
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d008      	beq.n	8000890 <HAL_UART_RxCpltCallback+0x48>
			xSemaphoreGiveFromISR( UartSemaHandle, &xHigherPriorityTaskWoken );
 800087e:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <HAL_UART_RxCpltCallback+0x80>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f107 020c 	add.w	r2, r7, #12
 8000886:	4611      	mov	r1, r2
 8000888:	4618      	mov	r0, r3
 800088a:	f006 fb38 	bl	8006efe <xQueueGiveFromISR>
 800088e:	e00a      	b.n	80008a6 <HAL_UART_RxCpltCallback+0x5e>
		}
		else {
			HAL_UART_Transmit(&huart6, (uint8_t*)pErrStr, strlen(pErrStr), 0xffff);
 8000890:	6978      	ldr	r0, [r7, #20]
 8000892:	f7ff fcad 	bl	80001f0 <strlen>
 8000896:	4603      	mov	r3, r0
 8000898:	b29a      	uxth	r2, r3
 800089a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800089e:	6979      	ldr	r1, [r7, #20]
 80008a0:	480a      	ldr	r0, [pc, #40]	; (80008cc <HAL_UART_RxCpltCallback+0x84>)
 80008a2:	f004 fea0 	bl	80055e6 <HAL_UART_Transmit>
		}

		HAL_UART_Receive_IT(&huart6, &rx_data[0], 1);
 80008a6:	2201      	movs	r2, #1
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <HAL_UART_RxCpltCallback+0x7c>)
 80008aa:	4808      	ldr	r0, [pc, #32]	; (80008cc <HAL_UART_RxCpltCallback+0x84>)
 80008ac:	f004 ff2d 	bl	800570a <HAL_UART_Receive_IT>


  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80008b0:	bf00      	nop
 80008b2:	3718      	adds	r7, #24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	08009c38 	.word	0x08009c38
 80008bc:	40011400 	.word	0x40011400
 80008c0:	200000c4 	.word	0x200000c4
 80008c4:	200000bc 	.word	0x200000bc
 80008c8:	200000c8 	.word	0x200000c8
 80008cc:	20000668 	.word	0x20000668

080008d0 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	//Checking the left Distance
	if (htim->Instance == TIM1) {
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a14      	ldr	r2, [pc, #80]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x60>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d107      	bne.n	80008f2 <HAL_TIM_IC_CaptureCallback+0x22>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	7f1b      	ldrb	r3, [r3, #28]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d103      	bne.n	80008f2 <HAL_TIM_IC_CaptureCallback+0x22>
		{
			HC_SRO4_Dis(htim, 0);
 80008ea:	2100      	movs	r1, #0
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f000 fa61 	bl	8000db4 <HC_SRO4_Dis>
		}
	}

	//Checking the Front Distance
	if (htim->Instance == TIM3) {
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a0f      	ldr	r2, [pc, #60]	; (8000934 <HAL_TIM_IC_CaptureCallback+0x64>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d107      	bne.n	800090c <HAL_TIM_IC_CaptureCallback+0x3c>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	7f1b      	ldrb	r3, [r3, #28]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d103      	bne.n	800090c <HAL_TIM_IC_CaptureCallback+0x3c>
		{
			HC_SRO4_Dis(htim, 1);
 8000904:	2101      	movs	r1, #1
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f000 fa54 	bl	8000db4 <HC_SRO4_Dis>
		}
	}

	//Checking the Right Distance
	if (htim->Instance == TIM4) {
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a09      	ldr	r2, [pc, #36]	; (8000938 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d107      	bne.n	8000926 <HAL_TIM_IC_CaptureCallback+0x56>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	7f1b      	ldrb	r3, [r3, #28]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d103      	bne.n	8000926 <HAL_TIM_IC_CaptureCallback+0x56>
		{
			HC_SRO4_Dis(htim, 2);
 800091e:	2102      	movs	r1, #2
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f000 fa47 	bl	8000db4 <HC_SRO4_Dis>
		}
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40010000 	.word	0x40010000
 8000934:	40000400 	.word	0x40000400
 8000938:	40000800 	.word	0x40000800

0800093c <ThreadInit>:

void ThreadInit () {
 800093c:	b5b0      	push	{r4, r5, r7, lr}
 800093e:	b0c0      	sub	sp, #256	; 0x100
 8000940:	af00      	add	r7, sp, #0
	  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000942:	4b73      	ldr	r3, [pc, #460]	; (8000b10 <ThreadInit+0x1d4>)
 8000944:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8000948:	461d      	mov	r5, r3
 800094a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800094c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000952:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000956:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800095a:	2100      	movs	r1, #0
 800095c:	4618      	mov	r0, r3
 800095e:	f005 fe8c 	bl	800667a <osThreadCreate>
 8000962:	4603      	mov	r3, r0
 8000964:	4a6b      	ldr	r2, [pc, #428]	; (8000b14 <ThreadInit+0x1d8>)
 8000966:	6013      	str	r3, [r2, #0]


	  osThreadDef(UartCheck, CheckingUartReceive, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000968:	4b6b      	ldr	r3, [pc, #428]	; (8000b18 <ThreadInit+0x1dc>)
 800096a:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 800096e:	461d      	mov	r5, r3
 8000970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000972:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000974:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000978:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  Task1Handle = osThreadCreate(osThread(UartCheck), NULL);
 800097c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000980:	2100      	movs	r1, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f005 fe79 	bl	800667a <osThreadCreate>
 8000988:	4603      	mov	r3, r0
 800098a:	4a64      	ldr	r2, [pc, #400]	; (8000b1c <ThreadInit+0x1e0>)
 800098c:	6013      	str	r3, [r2, #0]
	  if(!Task1Handle)
 800098e:	4b63      	ldr	r3, [pc, #396]	; (8000b1c <ThreadInit+0x1e0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d102      	bne.n	800099c <ThreadInit+0x60>
		  printf("ERR : Console Task Creation Failure !\r\n");
 8000996:	4862      	ldr	r0, [pc, #392]	; (8000b20 <ThreadInit+0x1e4>)
 8000998:	f008 fa24 	bl	8008de4 <puts>

	  osThreadDef(UartTask, UartMovingCar, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 800099c:	4b61      	ldr	r3, [pc, #388]	; (8000b24 <ThreadInit+0x1e8>)
 800099e:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80009a2:	461d      	mov	r5, r3
 80009a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  Task2Handle = osThreadCreate(osThread(UartTask), NULL);
 80009b0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f005 fe5f 	bl	800667a <osThreadCreate>
 80009bc:	4603      	mov	r3, r0
 80009be:	4a5a      	ldr	r2, [pc, #360]	; (8000b28 <ThreadInit+0x1ec>)
 80009c0:	6013      	str	r3, [r2, #0]

	  if(!Task2Handle)
 80009c2:	4b59      	ldr	r3, [pc, #356]	; (8000b28 <ThreadInit+0x1ec>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d102      	bne.n	80009d0 <ThreadInit+0x94>
	     printf("ERR : CLI Task Creation Failure !\r\n");
 80009ca:	4858      	ldr	r0, [pc, #352]	; (8000b2c <ThreadInit+0x1f0>)
 80009cc:	f008 fa0a 	bl	8008de4 <puts>

	  // HC-SR04 LEFT -------------------------------------------------------------------------------------------------------
	  osThreadDef(LeftCheck, CheckingLeft, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 80009d0:	4b57      	ldr	r3, [pc, #348]	; (8000b30 <ThreadInit+0x1f4>)
 80009d2:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80009d6:	461d      	mov	r5, r3
 80009d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Left_Checking = osThreadCreate(osThread(LeftCheck), NULL);
 80009e4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f005 fe45 	bl	800667a <osThreadCreate>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4a50      	ldr	r2, [pc, #320]	; (8000b34 <ThreadInit+0x1f8>)
 80009f4:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Left_Checking)
 80009f6:	4b4f      	ldr	r3, [pc, #316]	; (8000b34 <ThreadInit+0x1f8>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d102      	bne.n	8000a04 <ThreadInit+0xc8>
		  printf("ERR : HS_SR04_left_Checking Creation Failure !\r\n");
 80009fe:	484e      	ldr	r0, [pc, #312]	; (8000b38 <ThreadInit+0x1fc>)
 8000a00:	f008 f9f0 	bl	8008de4 <puts>

	  osThreadDef(LeftTask, CarLeftSide, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000a04:	4b4d      	ldr	r3, [pc, #308]	; (8000b3c <ThreadInit+0x200>)
 8000a06:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000a0a:	461d      	mov	r5, r3
 8000a0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Left_Handle = osThreadCreate(osThread(LeftTask), NULL);
 8000a18:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f005 fe2b 	bl	800667a <osThreadCreate>
 8000a24:	4603      	mov	r3, r0
 8000a26:	4a46      	ldr	r2, [pc, #280]	; (8000b40 <ThreadInit+0x204>)
 8000a28:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Left_Handle)
 8000a2a:	4b45      	ldr	r3, [pc, #276]	; (8000b40 <ThreadInit+0x204>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d102      	bne.n	8000a38 <ThreadInit+0xfc>
		  printf("ERR : HS_SR04_left_Handle Creation Failure !\r\n");
 8000a32:	4844      	ldr	r0, [pc, #272]	; (8000b44 <ThreadInit+0x208>)
 8000a34:	f008 f9d6 	bl	8008de4 <puts>

	  // HC-SR04 FRONT -------------------------------------------------------------------------------------------------------
	  osThreadDef(FrontCheck, CheckingFront, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000a38:	4b43      	ldr	r3, [pc, #268]	; (8000b48 <ThreadInit+0x20c>)
 8000a3a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000a3e:	461d      	mov	r5, r3
 8000a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Front_Checking = osThreadCreate(osThread(FrontCheck), NULL);
 8000a4c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f005 fe11 	bl	800667a <osThreadCreate>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	4a3c      	ldr	r2, [pc, #240]	; (8000b4c <ThreadInit+0x210>)
 8000a5c:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Front_Checking)
 8000a5e:	4b3b      	ldr	r3, [pc, #236]	; (8000b4c <ThreadInit+0x210>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d102      	bne.n	8000a6c <ThreadInit+0x130>
		  printf("ERR : HS_SR04_Front_Checking Creation Failure !\r\n");
 8000a66:	483a      	ldr	r0, [pc, #232]	; (8000b50 <ThreadInit+0x214>)
 8000a68:	f008 f9bc 	bl	8008de4 <puts>

	  osThreadDef(FrontTask, CarFrontSide, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000a6c:	4b39      	ldr	r3, [pc, #228]	; (8000b54 <ThreadInit+0x218>)
 8000a6e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000a72:	461d      	mov	r5, r3
 8000a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Front_Handle = osThreadCreate(osThread(FrontTask), NULL);
 8000a80:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f005 fdf7 	bl	800667a <osThreadCreate>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	4a32      	ldr	r2, [pc, #200]	; (8000b58 <ThreadInit+0x21c>)
 8000a90:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Front_Handle)
 8000a92:	4b31      	ldr	r3, [pc, #196]	; (8000b58 <ThreadInit+0x21c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d102      	bne.n	8000aa0 <ThreadInit+0x164>
		  printf("ERR : HS_SR04_Front_Handle Creation Failure !\r\n");
 8000a9a:	4830      	ldr	r0, [pc, #192]	; (8000b5c <ThreadInit+0x220>)
 8000a9c:	f008 f9a2 	bl	8008de4 <puts>

	  // HC-SR04 RIGHT -------------------------------------------------------------------------------------------------------
	  osThreadDef(RightCheck, CheckingRight, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000aa0:	4b2f      	ldr	r3, [pc, #188]	; (8000b60 <ThreadInit+0x224>)
 8000aa2:	f107 0420 	add.w	r4, r7, #32
 8000aa6:	461d      	mov	r5, r3
 8000aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ab0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Right_Checking = osThreadCreate(osThread(RightCheck), NULL);
 8000ab4:	f107 0320 	add.w	r3, r7, #32
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f005 fddd 	bl	800667a <osThreadCreate>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	4a28      	ldr	r2, [pc, #160]	; (8000b64 <ThreadInit+0x228>)
 8000ac4:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Right_Checking)
 8000ac6:	4b27      	ldr	r3, [pc, #156]	; (8000b64 <ThreadInit+0x228>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d102      	bne.n	8000ad4 <ThreadInit+0x198>
		  printf("ERR : HS_SR04_Right_Checking Creation Failure !\r\n");
 8000ace:	4826      	ldr	r0, [pc, #152]	; (8000b68 <ThreadInit+0x22c>)
 8000ad0:	f008 f988 	bl	8008de4 <puts>

	  osThreadDef(RightTask, CarRightSide, osPriorityNormal, 0,configMINIMAL_STACK_SIZE*1);
 8000ad4:	4b25      	ldr	r3, [pc, #148]	; (8000b6c <ThreadInit+0x230>)
 8000ad6:	1d3c      	adds	r4, r7, #4
 8000ad8:	461d      	mov	r5, r3
 8000ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ade:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ae2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  HS_SR04_Right_Handle = osThreadCreate(osThread(RightTask), NULL);
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f005 fdc5 	bl	800667a <osThreadCreate>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4a1f      	ldr	r2, [pc, #124]	; (8000b70 <ThreadInit+0x234>)
 8000af4:	6013      	str	r3, [r2, #0]
	  if(!HS_SR04_Right_Handle)
 8000af6:	4b1e      	ldr	r3, [pc, #120]	; (8000b70 <ThreadInit+0x234>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d102      	bne.n	8000b04 <ThreadInit+0x1c8>
		  printf("ERR : HS_SR04_Right_Handle Creation Failure !\r\n");
 8000afe:	481d      	ldr	r0, [pc, #116]	; (8000b74 <ThreadInit+0x238>)
 8000b00:	f008 f970 	bl	8008de4 <puts>
}
 8000b04:	bf00      	nop
 8000b06:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	08009c18 	.word	0x08009c18
 8000b14:	200000c0 	.word	0x200000c0
 8000b18:	08009dc0 	.word	0x08009dc0
 8000b1c:	20000090 	.word	0x20000090
 8000b20:	08009c4c 	.word	0x08009c4c
 8000b24:	08009ddc 	.word	0x08009ddc
 8000b28:	20000094 	.word	0x20000094
 8000b2c:	08009c74 	.word	0x08009c74
 8000b30:	08009df8 	.word	0x08009df8
 8000b34:	200000a4 	.word	0x200000a4
 8000b38:	08009c98 	.word	0x08009c98
 8000b3c:	08009e14 	.word	0x08009e14
 8000b40:	200000b0 	.word	0x200000b0
 8000b44:	08009cc8 	.word	0x08009cc8
 8000b48:	08009e30 	.word	0x08009e30
 8000b4c:	200000a8 	.word	0x200000a8
 8000b50:	08009cf8 	.word	0x08009cf8
 8000b54:	08009e4c 	.word	0x08009e4c
 8000b58:	200000b4 	.word	0x200000b4
 8000b5c:	08009d2c 	.word	0x08009d2c
 8000b60:	08009e68 	.word	0x08009e68
 8000b64:	200000ac 	.word	0x200000ac
 8000b68:	08009d5c 	.word	0x08009d5c
 8000b6c:	08009e84 	.word	0x08009e84
 8000b70:	200000b8 	.word	0x200000b8
 8000b74:	08009d90 	.word	0x08009d90

08000b78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08c      	sub	sp, #48	; 0x30
 8000b7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61bb      	str	r3, [r7, #24]
 8000b92:	4b64      	ldr	r3, [pc, #400]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	4a63      	ldr	r2, [pc, #396]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000b98:	f043 0304 	orr.w	r3, r3, #4
 8000b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9e:	4b61      	ldr	r3, [pc, #388]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	61bb      	str	r3, [r7, #24]
 8000ba8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	4b5d      	ldr	r3, [pc, #372]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a5c      	ldr	r2, [pc, #368]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bb4:	f043 0320 	orr.w	r3, r3, #32
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b5a      	ldr	r3, [pc, #360]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0320 	and.w	r3, r3, #32
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	4b56      	ldr	r3, [pc, #344]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a55      	ldr	r2, [pc, #340]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b53      	ldr	r3, [pc, #332]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	4b4f      	ldr	r3, [pc, #316]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a4e      	ldr	r2, [pc, #312]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b4c      	ldr	r3, [pc, #304]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	4b48      	ldr	r3, [pc, #288]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a47      	ldr	r2, [pc, #284]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b45      	ldr	r3, [pc, #276]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c16:	60bb      	str	r3, [r7, #8]
 8000c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	4b41      	ldr	r3, [pc, #260]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a40      	ldr	r2, [pc, #256]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c24:	f043 0310 	orr.w	r3, r3, #16
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b3e      	ldr	r3, [pc, #248]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0310 	and.w	r3, r3, #16
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	4b3a      	ldr	r3, [pc, #232]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a39      	ldr	r2, [pc, #228]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c40:	f043 0308 	orr.w	r3, r3, #8
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b37      	ldr	r3, [pc, #220]	; (8000d24 <MX_GPIO_Init+0x1ac>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0308 	and.w	r3, r3, #8
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_13, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 510e 	mov.w	r1, #9088	; 0x2380
 8000c58:	4833      	ldr	r0, [pc, #204]	; (8000d28 <MX_GPIO_Init+0x1b0>)
 8000c5a:	f001 fedb 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2120      	movs	r1, #32
 8000c62:	4832      	ldr	r0, [pc, #200]	; (8000d2c <MX_GPIO_Init+0x1b4>)
 8000c64:	f001 fed6 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f244 0181 	movw	r1, #16513	; 0x4081
 8000c6e:	4830      	ldr	r0, [pc, #192]	; (8000d30 <MX_GPIO_Init+0x1b8>)
 8000c70:	f001 fed0 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2102      	movs	r1, #2
 8000c78:	482e      	ldr	r0, [pc, #184]	; (8000d34 <MX_GPIO_Init+0x1bc>)
 8000c7a:	f001 fecb 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c84:	482c      	ldr	r0, [pc, #176]	; (8000d38 <MX_GPIO_Init+0x1c0>)
 8000c86:	f001 fec5 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF7 PF8 PF9 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_13;
 8000c8a:	f44f 530e 	mov.w	r3, #9088	; 0x2380
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c90:	2301      	movs	r3, #1
 8000c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c9c:	f107 031c 	add.w	r3, r7, #28
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4821      	ldr	r0, [pc, #132]	; (8000d28 <MX_GPIO_Init+0x1b0>)
 8000ca4:	f001 fd0a 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ca8:	2320      	movs	r3, #32
 8000caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	481b      	ldr	r0, [pc, #108]	; (8000d2c <MX_GPIO_Init+0x1b4>)
 8000cc0:	f001 fcfc 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 8000cc4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd6:	f107 031c 	add.w	r3, r7, #28
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4814      	ldr	r0, [pc, #80]	; (8000d30 <MX_GPIO_Init+0x1b8>)
 8000cde:	f001 fced 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	480e      	ldr	r0, [pc, #56]	; (8000d34 <MX_GPIO_Init+0x1bc>)
 8000cfa:	f001 fcdf 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d04:	2301      	movs	r3, #1
 8000d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d10:	f107 031c 	add.w	r3, r7, #28
 8000d14:	4619      	mov	r1, r3
 8000d16:	4808      	ldr	r0, [pc, #32]	; (8000d38 <MX_GPIO_Init+0x1c0>)
 8000d18:	f001 fcd0 	bl	80026bc <HAL_GPIO_Init>

}
 8000d1c:	bf00      	nop
 8000d1e:	3730      	adds	r7, #48	; 0x30
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40021400 	.word	0x40021400
 8000d2c:	40020000 	.word	0x40020000
 8000d30:	40020400 	.word	0x40020400
 8000d34:	40021800 	.word	0x40021800
 8000d38:	40020c00 	.word	0x40020c00

08000d3c <HCSR04_Delay>:
uint32_t Distance[3]  = {0};
int Is_First_Captured[3] = {0};
float refClock = TIMCLOCK/(PRESCALAR);

void HCSR04_Delay (uint16_t time, TIM_HandleTypeDef *htim)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim, 0);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (htim) < time);
 8000d50:	bf00      	nop
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d58:	88fb      	ldrh	r3, [r7, #6]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d3f9      	bcc.n	8000d52 <HCSR04_Delay+0x16>

}
 8000d5e:	bf00      	nop
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <HCSR04_Read>:

void HCSR04_Read (TIM_HandleTypeDef *htim, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	4613      	mov	r3, r2
 8000d78:	80fb      	strh	r3, [r7, #6]

	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, 1);	// pull the TRIG pin HIGH
 8000d7a:	88fb      	ldrh	r3, [r7, #6]
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4619      	mov	r1, r3
 8000d80:	68b8      	ldr	r0, [r7, #8]
 8000d82:	f001 fe47 	bl	8002a14 <HAL_GPIO_WritePin>
	HCSR04_Delay(10, htim);  // wait for 10 us
 8000d86:	68f9      	ldr	r1, [r7, #12]
 8000d88:	200a      	movs	r0, #10
 8000d8a:	f7ff ffd7 	bl	8000d3c <HCSR04_Delay>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, 0);  // pull the TRIG pin low
 8000d8e:	88fb      	ldrh	r3, [r7, #6]
 8000d90:	2200      	movs	r2, #0
 8000d92:	4619      	mov	r1, r3
 8000d94:	68b8      	ldr	r0, [r7, #8]
 8000d96:	f001 fe3d 	bl	8002a14 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); // enable Interrupt
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f042 0202 	orr.w	r2, r2, #2
 8000da8:	60da      	str	r2, [r3, #12]
}
 8000daa:	bf00      	nop
 8000dac:	3710      	adds	r7, #16
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <HC_SRO4_Dis>:


// calculate the distance of HC_SR04
uint32_t HC_SRO4_Dis(TIM_HandleTypeDef *htim, int num) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]

	if (Is_First_Captured[num] == 0) // if the first rising edge is not captured
 8000dbe:	4a3b      	ldr	r2, [pc, #236]	; (8000eac <HC_SRO4_Dis+0xf8>)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d113      	bne.n	8000df2 <HC_SRO4_Dis+0x3e>
	{
		Is_First_Captured[num] = 1;  // set the first captured as true
 8000dca:	4a38      	ldr	r2, [pc, #224]	; (8000eac <HC_SRO4_Dis+0xf8>)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	2101      	movs	r1, #1
 8000dd0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		IC_Val1[num] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f003 fe8c 	bl	8004af4 <HAL_TIM_ReadCapturedValue>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	4934      	ldr	r1, [pc, #208]	; (8000eb0 <HC_SRO4_Dis+0xfc>)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		IC_Val1[num] = htim->Instance->CNT; // read the first value
		IC_Val2[num] = 0;
 8000de6:	4a33      	ldr	r2, [pc, #204]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	2100      	movs	r1, #0
 8000dec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000df0:	e057      	b.n	8000ea2 <HC_SRO4_Dis+0xee>
//		__HAL_TIM_SET_CAPTUREPOLARITY(htim, htim->Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
	}

	else   // If the first rising edge is captured, now we will capture the second edge
	{
		IC_Val2[num] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000df2:	2100      	movs	r1, #0
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f003 fe7d 	bl	8004af4 <HAL_TIM_ReadCapturedValue>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	492d      	ldr	r1, [pc, #180]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//IC_Val2[num] = htim->Instance->CNT;

		if (IC_Val2[num] > IC_Val1[num])
 8000e04:	4a2b      	ldr	r2, [pc, #172]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e0c:	4928      	ldr	r1, [pc, #160]	; (8000eb0 <HC_SRO4_Dis+0xfc>)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d90d      	bls.n	8000e34 <HC_SRO4_Dis+0x80>
		{
			Difference[num] = IC_Val2[num]-IC_Val1[num];
 8000e18:	4a26      	ldr	r2, [pc, #152]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e20:	4923      	ldr	r1, [pc, #140]	; (8000eb0 <HC_SRO4_Dis+0xfc>)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e28:	1ad2      	subs	r2, r2, r3
 8000e2a:	4923      	ldr	r1, [pc, #140]	; (8000eb8 <HC_SRO4_Dis+0x104>)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000e32:	e019      	b.n	8000e68 <HC_SRO4_Dis+0xb4>
		}

		else if (IC_Val1[num] > IC_Val2[num])
 8000e34:	4a1e      	ldr	r2, [pc, #120]	; (8000eb0 <HC_SRO4_Dis+0xfc>)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e3c:	491d      	ldr	r1, [pc, #116]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d90f      	bls.n	8000e68 <HC_SRO4_Dis+0xb4>
		{

			//TIM 1,3,4 is 16bit so overflow is occured when the cnt value is 0xffff
			Difference[num] = (0xffff + IC_Val2[num]) - IC_Val1[num];
 8000e48:	4a1a      	ldr	r2, [pc, #104]	; (8000eb4 <HC_SRO4_Dis+0x100>)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e50:	4917      	ldr	r1, [pc, #92]	; (8000eb0 <HC_SRO4_Dis+0xfc>)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e5e:	33ff      	adds	r3, #255	; 0xff
 8000e60:	4915      	ldr	r1, [pc, #84]	; (8000eb8 <HC_SRO4_Dis+0x104>)
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		}

//		frequency[num] = refClock/Difference[num];
		Distance[num] = Difference[num]*340/2000;
 8000e68:	4a13      	ldr	r2, [pc, #76]	; (8000eb8 <HC_SRO4_Dis+0x104>)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e70:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8000e74:	fb02 f303 	mul.w	r3, r2, r3
 8000e78:	4a10      	ldr	r2, [pc, #64]	; (8000ebc <HC_SRO4_Dis+0x108>)
 8000e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7e:	09da      	lsrs	r2, r3, #7
 8000e80:	490f      	ldr	r1, [pc, #60]	; (8000ec0 <HC_SRO4_Dis+0x10c>)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//__HAL_TIM_SET_COUNTER(&htim3, 0);  // reset the counter
//		htim->Instance->CNT = 0;

//		__HAL_TIM_SET_CAPTUREPOLARITY(htim, htim->Channel, TIM_INPUTCHANNELPOLARITY_RISING);
		Is_First_Captured[num] = 0; // set it back to false
 8000e88:	4a08      	ldr	r2, [pc, #32]	; (8000eac <HC_SRO4_Dis+0xf8>)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//htim is address
		__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68da      	ldr	r2, [r3, #12]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f022 0202 	bic.w	r2, r2, #2
 8000ea0:	60da      	str	r2, [r3, #12]
	}
}
 8000ea2:	bf00      	nop
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	200003b0 	.word	0x200003b0
 8000eb0:	20000380 	.word	0x20000380
 8000eb4:	2000038c 	.word	0x2000038c
 8000eb8:	20000398 	.word	0x20000398
 8000ebc:	10624dd3 	.word	0x10624dd3
 8000ec0:	200003a4 	.word	0x200003a4

08000ec4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000eca:	4a1c      	ldr	r2, [pc, #112]	; (8000f3c <MX_I2C1_Init+0x78>)
 8000ecc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ece:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000ed0:	4a1b      	ldr	r2, [pc, #108]	; (8000f40 <MX_I2C1_Init+0x7c>)
 8000ed2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000ee2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ee6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ef4:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000efa:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f00:	480d      	ldr	r0, [pc, #52]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000f02:	f001 fda1 	bl	8002a48 <HAL_I2C_Init>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f0c:	f000 f92e 	bl	800116c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f10:	2100      	movs	r1, #0
 8000f12:	4809      	ldr	r0, [pc, #36]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000f14:	f001 fedc 	bl	8002cd0 <HAL_I2CEx_ConfigAnalogFilter>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000f1e:	f000 f925 	bl	800116c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f22:	2100      	movs	r1, #0
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <MX_I2C1_Init+0x74>)
 8000f26:	f001 ff0f 	bl	8002d48 <HAL_I2CEx_ConfigDigitalFilter>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000f30:	f000 f91c 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	200003bc 	.word	0x200003bc
 8000f3c:	40005400 	.word	0x40005400
 8000f40:	000186a0 	.word	0x000186a0

08000f44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	; 0x28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 0314 	add.w	r3, r7, #20
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <HAL_I2C_MspInit+0x84>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d12c      	bne.n	8000fc0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	4b18      	ldr	r3, [pc, #96]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	4a17      	ldr	r2, [pc, #92]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	6313      	str	r3, [r2, #48]	; 0x30
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	613b      	str	r3, [r7, #16]
 8000f80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f88:	2312      	movs	r3, #18
 8000f8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f90:	2303      	movs	r3, #3
 8000f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f94:	2304      	movs	r3, #4
 8000f96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	480c      	ldr	r0, [pc, #48]	; (8000fd0 <HAL_I2C_MspInit+0x8c>)
 8000fa0:	f001 fb8c 	bl	80026bc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fac:	4a07      	ldr	r2, [pc, #28]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000fae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb4:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <HAL_I2C_MspInit+0x88>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000fc0:	bf00      	nop
 8000fc2:	3728      	adds	r7, #40	; 0x28
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40005400 	.word	0x40005400
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020400 	.word	0x40020400

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd8:	f001 f9ba 	bl	8002350 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fdc:	f000 f81e 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe0:	f7ff fdca 	bl	8000b78 <MX_GPIO_Init>
  MX_RTC_Init();
 8000fe4:	f000 fac2 	bl	800156c <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000fe8:	f000 ffe8 	bl	8001fbc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000fec:	f001 f810 	bl	8002010 <MX_USART3_UART_Init>
  MX_UART7_Init();
 8000ff0:	f000 ffba 	bl	8001f68 <MX_UART7_Init>
  MX_I2C1_Init();
 8000ff4:	f7ff ff66 	bl	8000ec4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000ff8:	f000 fd1e 	bl	8001a38 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8000ffc:	f001 f832 	bl	8002064 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001000:	f000 fca6 	bl	8001950 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001004:	f000 fdae 	bl	8001b64 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001008:	f000 fe1c 	bl	8001c44 <MX_TIM4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800100c:	f000 f878 	bl	8001100 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001010:	f7ff faf4 	bl	80005fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001014:	f005 fb2a 	bl	800666c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001018:	e7fe      	b.n	8001018 <main+0x44>
	...

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b094      	sub	sp, #80	; 0x50
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 0320 	add.w	r3, r7, #32
 8001026:	2230      	movs	r2, #48	; 0x30
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f007 fdcf 	bl	8008bce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	4b2c      	ldr	r3, [pc, #176]	; (80010f8 <SystemClock_Config+0xdc>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001048:	4a2b      	ldr	r2, [pc, #172]	; (80010f8 <SystemClock_Config+0xdc>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800104e:	6413      	str	r3, [r2, #64]	; 0x40
 8001050:	4b29      	ldr	r3, [pc, #164]	; (80010f8 <SystemClock_Config+0xdc>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	4b26      	ldr	r3, [pc, #152]	; (80010fc <SystemClock_Config+0xe0>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a25      	ldr	r2, [pc, #148]	; (80010fc <SystemClock_Config+0xe0>)
 8001066:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	4b23      	ldr	r3, [pc, #140]	; (80010fc <SystemClock_Config+0xe0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001078:	2306      	movs	r3, #6
 800107a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800107c:	2301      	movs	r3, #1
 800107e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001080:	2301      	movs	r3, #1
 8001082:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001084:	2310      	movs	r3, #16
 8001086:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001088:	2302      	movs	r3, #2
 800108a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800108c:	2300      	movs	r3, #0
 800108e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001090:	2308      	movs	r3, #8
 8001092:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001094:	23b4      	movs	r3, #180	; 0xb4
 8001096:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001098:	2302      	movs	r3, #2
 800109a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800109c:	2304      	movs	r3, #4
 800109e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a0:	f107 0320 	add.w	r3, r7, #32
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 fedf 	bl	8002e68 <HAL_RCC_OscConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010b0:	f000 f85c 	bl	800116c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010b4:	f001 fe88 	bl	8002dc8 <HAL_PWREx_EnableOverDrive>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80010be:	f000 f855 	bl	800116c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c2:	230f      	movs	r3, #15
 80010c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c6:	2302      	movs	r3, #2
 80010c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	2105      	movs	r1, #5
 80010e0:	4618      	mov	r0, r3
 80010e2:	f002 f939 	bl	8003358 <HAL_RCC_ClockConfig>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80010ec:	f000 f83e 	bl	800116c <Error_Handler>
  }
}
 80010f0:	bf00      	nop
 80010f2:	3750      	adds	r7, #80	; 0x50
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40007000 	.word	0x40007000

08001100 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2105      	movs	r1, #5
 8001108:	2047      	movs	r0, #71	; 0x47
 800110a:	f001 fa1b 	bl	8002544 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 800110e:	2047      	movs	r0, #71	; 0x47
 8001110:	f001 fa34 	bl	800257c <HAL_NVIC_EnableIRQ>
  /* TIM1_CC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2105      	movs	r1, #5
 8001118:	201b      	movs	r0, #27
 800111a:	f001 fa13 	bl	8002544 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800111e:	201b      	movs	r0, #27
 8001120:	f001 fa2c 	bl	800257c <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2105      	movs	r1, #5
 8001128:	201d      	movs	r0, #29
 800112a:	f001 fa0b 	bl	8002544 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800112e:	201d      	movs	r0, #29
 8001130:	f001 fa24 	bl	800257c <HAL_NVIC_EnableIRQ>
  /* TIM4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2105      	movs	r1, #5
 8001138:	201e      	movs	r0, #30
 800113a:	f001 fa03 	bl	8002544 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800113e:	201e      	movs	r0, #30
 8001140:	f001 fa1c 	bl	800257c <HAL_NVIC_EnableIRQ>
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}

08001148 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a04      	ldr	r2, [pc, #16]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d101      	bne.n	800115e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800115a:	f001 f91b 	bl	8002394 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40000c00 	.word	0x40000c00

0800116c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
}
 8001172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001174:	e7fe      	b.n	8001174 <Error_Handler+0x8>
	...

08001178 <Move>:
 *  Created on: Jun 30, 2022
 *      Author: cjhno
 */
#include "motor.h"

void Move(int controlcmd){
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

	switch(controlcmd){
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b06      	cmp	r3, #6
 8001184:	f200 8097 	bhi.w	80012b6 <Move+0x13e>
 8001188:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <Move+0x18>)
 800118a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118e:	bf00      	nop
 8001190:	08001291 	.word	0x08001291
 8001194:	080011ad 	.word	0x080011ad
 8001198:	0800121f 	.word	0x0800121f
 800119c:	080011d3 	.word	0x080011d3
 80011a0:	080011f9 	.word	0x080011f9
 80011a4:	08001245 	.word	0x08001245
 80011a8:	0800126b 	.word	0x0800126b
		case FORWARD:
			Forward();
 80011ac:	f000 f88c 	bl	80012c8 <Forward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2101      	movs	r1, #1
 80011b4:	4843      	ldr	r0, [pc, #268]	; (80012c4 <Move+0x14c>)
 80011b6:	f001 fc2d 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2180      	movs	r1, #128	; 0x80
 80011be:	4841      	ldr	r0, [pc, #260]	; (80012c4 <Move+0x14c>)
 80011c0:	f001 fc28 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011ca:	483e      	ldr	r0, [pc, #248]	; (80012c4 <Move+0x14c>)
 80011cc:	f001 fc22 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 80011d0:	e074      	b.n	80012bc <Move+0x144>
		case BACKWARD:
			Backward();
 80011d2:	f000 f8a9 	bl	8001328 <Backward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2101      	movs	r1, #1
 80011da:	483a      	ldr	r0, [pc, #232]	; (80012c4 <Move+0x14c>)
 80011dc:	f001 fc1a 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2180      	movs	r1, #128	; 0x80
 80011e4:	4837      	ldr	r0, [pc, #220]	; (80012c4 <Move+0x14c>)
 80011e6:	f001 fc15 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f0:	4834      	ldr	r0, [pc, #208]	; (80012c4 <Move+0x14c>)
 80011f2:	f001 fc0f 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 80011f6:	e061      	b.n	80012bc <Move+0x144>
		case LEFT:
			Left();
 80011f8:	f000 f8f6 	bl	80013e8 <Left>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2101      	movs	r1, #1
 8001200:	4830      	ldr	r0, [pc, #192]	; (80012c4 <Move+0x14c>)
 8001202:	f001 fc07 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001206:	2200      	movs	r2, #0
 8001208:	2180      	movs	r1, #128	; 0x80
 800120a:	482e      	ldr	r0, [pc, #184]	; (80012c4 <Move+0x14c>)
 800120c:	f001 fc02 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001210:	2200      	movs	r2, #0
 8001212:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001216:	482b      	ldr	r0, [pc, #172]	; (80012c4 <Move+0x14c>)
 8001218:	f001 fbfc 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 800121c:	e04e      	b.n	80012bc <Move+0x144>
		case RIGHT:
			Right();
 800121e:	f000 f8b3 	bl	8001388 <Right>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2101      	movs	r1, #1
 8001226:	4827      	ldr	r0, [pc, #156]	; (80012c4 <Move+0x14c>)
 8001228:	f001 fbf4 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800122c:	2201      	movs	r2, #1
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	4824      	ldr	r0, [pc, #144]	; (80012c4 <Move+0x14c>)
 8001232:	f001 fbef 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001236:	2201      	movs	r2, #1
 8001238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123c:	4821      	ldr	r0, [pc, #132]	; (80012c4 <Move+0x14c>)
 800123e:	f001 fbe9 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 8001242:	e03b      	b.n	80012bc <Move+0x144>
		case CW:
			Cw();
 8001244:	f000 f900 	bl	8001448 <Cw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001248:	2201      	movs	r2, #1
 800124a:	2101      	movs	r1, #1
 800124c:	481d      	ldr	r0, [pc, #116]	; (80012c4 <Move+0x14c>)
 800124e:	f001 fbe1 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001252:	2201      	movs	r2, #1
 8001254:	2180      	movs	r1, #128	; 0x80
 8001256:	481b      	ldr	r0, [pc, #108]	; (80012c4 <Move+0x14c>)
 8001258:	f001 fbdc 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001262:	4818      	ldr	r0, [pc, #96]	; (80012c4 <Move+0x14c>)
 8001264:	f001 fbd6 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 8001268:	e028      	b.n	80012bc <Move+0x144>
		case CCW:
			Ccw();
 800126a:	f000 f91d 	bl	80014a8 <Ccw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 800126e:	2201      	movs	r2, #1
 8001270:	2101      	movs	r1, #1
 8001272:	4814      	ldr	r0, [pc, #80]	; (80012c4 <Move+0x14c>)
 8001274:	f001 fbce 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001278:	2201      	movs	r2, #1
 800127a:	2180      	movs	r1, #128	; 0x80
 800127c:	4811      	ldr	r0, [pc, #68]	; (80012c4 <Move+0x14c>)
 800127e:	f001 fbc9 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001282:	2201      	movs	r2, #1
 8001284:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001288:	480e      	ldr	r0, [pc, #56]	; (80012c4 <Move+0x14c>)
 800128a:	f001 fbc3 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 800128e:	e015      	b.n	80012bc <Move+0x144>
		case STOP:
			Stop();
 8001290:	f000 f93a 	bl	8001508 <Stop>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2101      	movs	r1, #1
 8001298:	480a      	ldr	r0, [pc, #40]	; (80012c4 <Move+0x14c>)
 800129a:	f001 fbbb 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2180      	movs	r1, #128	; 0x80
 80012a2:	4808      	ldr	r0, [pc, #32]	; (80012c4 <Move+0x14c>)
 80012a4:	f001 fbb6 	bl	8002a14 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <Move+0x14c>)
 80012b0:	f001 fbb0 	bl	8002a14 <HAL_GPIO_WritePin>
			break;
 80012b4:	e002      	b.n	80012bc <Move+0x144>
		default:
			Stop();
 80012b6:	f000 f927 	bl	8001508 <Stop>
			break;
 80012ba:	bf00      	nop
		}
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40020400 	.word	0x40020400

080012c8 <Forward>:

void Forward()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET); // Motor1 - 오른쪽 아래
 80012cc:	2200      	movs	r2, #0
 80012ce:	2102      	movs	r1, #2
 80012d0:	4812      	ldr	r0, [pc, #72]	; (800131c <Forward+0x54>)
 80012d2:	f001 fb9f 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);   // Motor2 - 오른쪽 위
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012dc:	4810      	ldr	r0, [pc, #64]	; (8001320 <Forward+0x58>)
 80012de:	f001 fb99 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET); // Motor3 - 왼쪽 위
 80012e2:	2201      	movs	r2, #1
 80012e4:	2180      	movs	r1, #128	; 0x80
 80012e6:	480e      	ldr	r0, [pc, #56]	; (8001320 <Forward+0x58>)
 80012e8:	f001 fb94 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);   // Motor4 - 왼쪽 아래
 80012ec:	2201      	movs	r2, #1
 80012ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f2:	480b      	ldr	r0, [pc, #44]	; (8001320 <Forward+0x58>)
 80012f4:	f001 fb8e 	bl	8002a14 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80012f8:	2100      	movs	r1, #0
 80012fa:	480a      	ldr	r0, [pc, #40]	; (8001324 <Forward+0x5c>)
 80012fc:	f002 fe12 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001300:	2104      	movs	r1, #4
 8001302:	4808      	ldr	r0, [pc, #32]	; (8001324 <Forward+0x5c>)
 8001304:	f002 fe0e 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001308:	2108      	movs	r1, #8
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <Forward+0x5c>)
 800130c:	f002 fe0a 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001310:	210c      	movs	r1, #12
 8001312:	4804      	ldr	r0, [pc, #16]	; (8001324 <Forward+0x5c>)
 8001314:	f002 fe06 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40021800 	.word	0x40021800
 8001320:	40021400 	.word	0x40021400
 8001324:	200004c4 	.word	0x200004c4

08001328 <Backward>:

void Backward()
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 800132c:	2201      	movs	r2, #1
 800132e:	2102      	movs	r1, #2
 8001330:	4812      	ldr	r0, [pc, #72]	; (800137c <Backward+0x54>)
 8001332:	f001 fb6f 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 8001336:	2201      	movs	r2, #1
 8001338:	f44f 7100 	mov.w	r1, #512	; 0x200
 800133c:	4810      	ldr	r0, [pc, #64]	; (8001380 <Backward+0x58>)
 800133e:	f001 fb69 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2180      	movs	r1, #128	; 0x80
 8001346:	480e      	ldr	r0, [pc, #56]	; (8001380 <Backward+0x58>)
 8001348:	f001 fb64 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001352:	480b      	ldr	r0, [pc, #44]	; (8001380 <Backward+0x58>)
 8001354:	f001 fb5e 	bl	8002a14 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001358:	2100      	movs	r1, #0
 800135a:	480a      	ldr	r0, [pc, #40]	; (8001384 <Backward+0x5c>)
 800135c:	f002 fde2 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001360:	2104      	movs	r1, #4
 8001362:	4808      	ldr	r0, [pc, #32]	; (8001384 <Backward+0x5c>)
 8001364:	f002 fdde 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001368:	2108      	movs	r1, #8
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <Backward+0x5c>)
 800136c:	f002 fdda 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001370:	210c      	movs	r1, #12
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <Backward+0x5c>)
 8001374:	f002 fdd6 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40021800 	.word	0x40021800
 8001380:	40021400 	.word	0x40021400
 8001384:	200004c4 	.word	0x200004c4

08001388 <Right>:

void Right()
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	2102      	movs	r1, #2
 8001390:	4812      	ldr	r0, [pc, #72]	; (80013dc <Right+0x54>)
 8001392:	f001 fb3f 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 8001396:	2201      	movs	r2, #1
 8001398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139c:	4810      	ldr	r0, [pc, #64]	; (80013e0 <Right+0x58>)
 800139e:	f001 fb39 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2180      	movs	r1, #128	; 0x80
 80013a6:	480e      	ldr	r0, [pc, #56]	; (80013e0 <Right+0x58>)
 80013a8:	f001 fb34 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b2:	480b      	ldr	r0, [pc, #44]	; (80013e0 <Right+0x58>)
 80013b4:	f001 fb2e 	bl	8002a14 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013b8:	2100      	movs	r1, #0
 80013ba:	480a      	ldr	r0, [pc, #40]	; (80013e4 <Right+0x5c>)
 80013bc:	f002 fdb2 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80013c0:	2104      	movs	r1, #4
 80013c2:	4808      	ldr	r0, [pc, #32]	; (80013e4 <Right+0x5c>)
 80013c4:	f002 fdae 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80013c8:	2108      	movs	r1, #8
 80013ca:	4806      	ldr	r0, [pc, #24]	; (80013e4 <Right+0x5c>)
 80013cc:	f002 fdaa 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80013d0:	210c      	movs	r1, #12
 80013d2:	4804      	ldr	r0, [pc, #16]	; (80013e4 <Right+0x5c>)
 80013d4:	f002 fda6 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40021800 	.word	0x40021800
 80013e0:	40021400 	.word	0x40021400
 80013e4:	200004c4 	.word	0x200004c4

080013e8 <Left>:

void Left()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2102      	movs	r1, #2
 80013f0:	4812      	ldr	r0, [pc, #72]	; (800143c <Left+0x54>)
 80013f2:	f001 fb0f 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013fc:	4810      	ldr	r0, [pc, #64]	; (8001440 <Left+0x58>)
 80013fe:	f001 fb09 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	480e      	ldr	r0, [pc, #56]	; (8001440 <Left+0x58>)
 8001408:	f001 fb04 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001412:	480b      	ldr	r0, [pc, #44]	; (8001440 <Left+0x58>)
 8001414:	f001 fafe 	bl	8002a14 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001418:	2100      	movs	r1, #0
 800141a:	480a      	ldr	r0, [pc, #40]	; (8001444 <Left+0x5c>)
 800141c:	f002 fd82 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001420:	2104      	movs	r1, #4
 8001422:	4808      	ldr	r0, [pc, #32]	; (8001444 <Left+0x5c>)
 8001424:	f002 fd7e 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001428:	2108      	movs	r1, #8
 800142a:	4806      	ldr	r0, [pc, #24]	; (8001444 <Left+0x5c>)
 800142c:	f002 fd7a 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001430:	210c      	movs	r1, #12
 8001432:	4804      	ldr	r0, [pc, #16]	; (8001444 <Left+0x5c>)
 8001434:	f002 fd76 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021800 	.word	0x40021800
 8001440:	40021400 	.word	0x40021400
 8001444:	200004c4 	.word	0x200004c4

08001448 <Cw>:

void Cw()
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	2102      	movs	r1, #2
 8001450:	4812      	ldr	r0, [pc, #72]	; (800149c <Cw+0x54>)
 8001452:	f001 fadf 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800145c:	4810      	ldr	r0, [pc, #64]	; (80014a0 <Cw+0x58>)
 800145e:	f001 fad9 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2180      	movs	r1, #128	; 0x80
 8001466:	480e      	ldr	r0, [pc, #56]	; (80014a0 <Cw+0x58>)
 8001468:	f001 fad4 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 800146c:	2201      	movs	r2, #1
 800146e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001472:	480b      	ldr	r0, [pc, #44]	; (80014a0 <Cw+0x58>)
 8001474:	f001 face 	bl	8002a14 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001478:	2100      	movs	r1, #0
 800147a:	480a      	ldr	r0, [pc, #40]	; (80014a4 <Cw+0x5c>)
 800147c:	f002 fd52 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001480:	2104      	movs	r1, #4
 8001482:	4808      	ldr	r0, [pc, #32]	; (80014a4 <Cw+0x5c>)
 8001484:	f002 fd4e 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001488:	2108      	movs	r1, #8
 800148a:	4806      	ldr	r0, [pc, #24]	; (80014a4 <Cw+0x5c>)
 800148c:	f002 fd4a 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001490:	210c      	movs	r1, #12
 8001492:	4804      	ldr	r0, [pc, #16]	; (80014a4 <Cw+0x5c>)
 8001494:	f002 fd46 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40021800 	.word	0x40021800
 80014a0:	40021400 	.word	0x40021400
 80014a4:	200004c4 	.word	0x200004c4

080014a8 <Ccw>:

void Ccw()
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2102      	movs	r1, #2
 80014b0:	4812      	ldr	r0, [pc, #72]	; (80014fc <Ccw+0x54>)
 80014b2:	f001 faaf 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014bc:	4810      	ldr	r0, [pc, #64]	; (8001500 <Ccw+0x58>)
 80014be:	f001 faa9 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2180      	movs	r1, #128	; 0x80
 80014c6:	480e      	ldr	r0, [pc, #56]	; (8001500 <Ccw+0x58>)
 80014c8:	f001 faa4 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d2:	480b      	ldr	r0, [pc, #44]	; (8001500 <Ccw+0x58>)
 80014d4:	f001 fa9e 	bl	8002a14 <HAL_GPIO_WritePin>


	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80014d8:	2100      	movs	r1, #0
 80014da:	480a      	ldr	r0, [pc, #40]	; (8001504 <Ccw+0x5c>)
 80014dc:	f002 fd22 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80014e0:	2104      	movs	r1, #4
 80014e2:	4808      	ldr	r0, [pc, #32]	; (8001504 <Ccw+0x5c>)
 80014e4:	f002 fd1e 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80014e8:	2108      	movs	r1, #8
 80014ea:	4806      	ldr	r0, [pc, #24]	; (8001504 <Ccw+0x5c>)
 80014ec:	f002 fd1a 	bl	8003f24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80014f0:	210c      	movs	r1, #12
 80014f2:	4804      	ldr	r0, [pc, #16]	; (8001504 <Ccw+0x5c>)
 80014f4:	f002 fd16 	bl	8003f24 <HAL_TIM_PWM_Start>
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40021800 	.word	0x40021800
 8001500:	40021400 	.word	0x40021400
 8001504:	200004c4 	.word	0x200004c4

08001508 <Stop>:

void Stop()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0


	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800150c:	2100      	movs	r1, #0
 800150e:	4808      	ldr	r0, [pc, #32]	; (8001530 <Stop+0x28>)
 8001510:	f002 fdd0 	bl	80040b4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001514:	2104      	movs	r1, #4
 8001516:	4806      	ldr	r0, [pc, #24]	; (8001530 <Stop+0x28>)
 8001518:	f002 fdcc 	bl	80040b4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800151c:	2108      	movs	r1, #8
 800151e:	4804      	ldr	r0, [pc, #16]	; (8001530 <Stop+0x28>)
 8001520:	f002 fdc8 	bl	80040b4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001524:	210c      	movs	r1, #12
 8001526:	4802      	ldr	r0, [pc, #8]	; (8001530 <Stop+0x28>)
 8001528:	f002 fdc4 	bl	80040b4 <HAL_TIM_PWM_Stop>


}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200004c4 	.word	0x200004c4

08001534 <Motor_Init>:

void Motor_Init(){
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
	TIM2->CCR1 = SPEED;
 8001538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800153c:	f240 32b6 	movw	r2, #950	; 0x3b6
 8001540:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = SPEED;
 8001542:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001546:	f240 32b6 	movw	r2, #950	; 0x3b6
 800154a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3 = SPEED;
 800154c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001550:	f240 32b6 	movw	r2, #950	; 0x3b6
 8001554:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CCR4 = SPEED;
 8001556:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800155a:	f240 32b6 	movw	r2, #950	; 0x3b6
 800155e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
	...

0800156c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_RTC_Init+0x44>)
 8001572:	4a10      	ldr	r2, [pc, #64]	; (80015b4 <MX_RTC_Init+0x48>)
 8001574:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_RTC_Init+0x44>)
 8001578:	2200      	movs	r2, #0
 800157a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_RTC_Init+0x44>)
 800157e:	227f      	movs	r2, #127	; 0x7f
 8001580:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_RTC_Init+0x44>)
 8001584:	22ff      	movs	r2, #255	; 0xff
 8001586:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_RTC_Init+0x44>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_RTC_Init+0x44>)
 8001590:	2200      	movs	r2, #0
 8001592:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_RTC_Init+0x44>)
 8001596:	2200      	movs	r2, #0
 8001598:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_RTC_Init+0x44>)
 800159c:	f002 faae 	bl	8003afc <HAL_RTC_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80015a6:	f7ff fde1 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000410 	.word	0x20000410
 80015b4:	40002800 	.word	0x40002800

080015b8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08e      	sub	sp, #56	; 0x38
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c0:	f107 0308 	add.w	r3, r7, #8
 80015c4:	2230      	movs	r2, #48	; 0x30
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f007 fb00 	bl	8008bce <memset>
  if(rtcHandle->Instance==RTC)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a0c      	ldr	r2, [pc, #48]	; (8001604 <HAL_RTC_MspInit+0x4c>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d111      	bne.n	80015fc <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80015d8:	2320      	movs	r3, #32
 80015da:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80015dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015e0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	4618      	mov	r0, r3
 80015e8:	f002 f8c8 	bl	800377c <HAL_RCCEx_PeriphCLKConfig>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80015f2:	f7ff fdbb 	bl	800116c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80015f6:	4b04      	ldr	r3, [pc, #16]	; (8001608 <HAL_RTC_MspInit+0x50>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80015fc:	bf00      	nop
 80015fe:	3738      	adds	r7, #56	; 0x38
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40002800 	.word	0x40002800
 8001608:	42470e3c 	.word	0x42470e3c

0800160c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_MspInit+0x54>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	4a11      	ldr	r2, [pc, #68]	; (8001660 <HAL_MspInit+0x54>)
 800161c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001620:	6453      	str	r3, [r2, #68]	; 0x44
 8001622:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <HAL_MspInit+0x54>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	603b      	str	r3, [r7, #0]
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_MspInit+0x54>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	4a0a      	ldr	r2, [pc, #40]	; (8001660 <HAL_MspInit+0x54>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800163c:	6413      	str	r3, [r2, #64]	; 0x40
 800163e:	4b08      	ldr	r3, [pc, #32]	; (8001660 <HAL_MspInit+0x54>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	210f      	movs	r1, #15
 800164e:	f06f 0001 	mvn.w	r0, #1
 8001652:	f000 ff77 	bl	8002544 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800

08001664 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	; 0x30
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8001674:	2200      	movs	r2, #0
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	2032      	movs	r0, #50	; 0x32
 800167a:	f000 ff63 	bl	8002544 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800167e:	2032      	movs	r0, #50	; 0x32
 8001680:	f000 ff7c 	bl	800257c <HAL_NVIC_EnableIRQ>

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_InitTick+0xa4>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168c:	4a1e      	ldr	r2, [pc, #120]	; (8001708 <HAL_InitTick+0xa4>)
 800168e:	f043 0308 	orr.w	r3, r3, #8
 8001692:	6413      	str	r3, [r2, #64]	; 0x40
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_InitTick+0xa4>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	f003 0308 	and.w	r3, r3, #8
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016a0:	f107 0210 	add.w	r2, r7, #16
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f002 f834 	bl	8003718 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80016b0:	f002 f80a 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 80016b4:	4603      	mov	r3, r0
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016bc:	4a13      	ldr	r2, [pc, #76]	; (800170c <HAL_InitTick+0xa8>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	0c9b      	lsrs	r3, r3, #18
 80016c4:	3b01      	subs	r3, #1
 80016c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_InitTick+0xac>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	; (8001714 <HAL_InitTick+0xb0>)
 80016cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <HAL_InitTick+0xac>)
 80016d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016d4:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80016d6:	4a0e      	ldr	r2, [pc, #56]	; (8001710 <HAL_InitTick+0xac>)
 80016d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016da:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <HAL_InitTick+0xac>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <HAL_InitTick+0xac>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80016e8:	4809      	ldr	r0, [pc, #36]	; (8001710 <HAL_InitTick+0xac>)
 80016ea:	f002 fb01 	bl	8003cf0 <HAL_TIM_Base_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d104      	bne.n	80016fe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 80016f4:	4806      	ldr	r0, [pc, #24]	; (8001710 <HAL_InitTick+0xac>)
 80016f6:	f002 fb4b 	bl	8003d90 <HAL_TIM_Base_Start_IT>
 80016fa:	4603      	mov	r3, r0
 80016fc:	e000      	b.n	8001700 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	3730      	adds	r7, #48	; 0x30
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40023800 	.word	0x40023800
 800170c:	431bde83 	.word	0x431bde83
 8001710:	20000430 	.word	0x20000430
 8001714:	40000c00 	.word	0x40000c00

08001718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800171c:	e7fe      	b.n	800171c <NMI_Handler+0x4>

0800171e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001722:	e7fe      	b.n	8001722 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	e7fe      	b.n	8001728 <MemManage_Handler+0x4>

0800172a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172e:	e7fe      	b.n	800172e <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	e7fe      	b.n	8001734 <UsageFault_Handler+0x4>

08001736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001748:	4802      	ldr	r0, [pc, #8]	; (8001754 <TIM1_CC_IRQHandler+0x10>)
 800174a:	f002 fea5 	bl	8004498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	2000047c 	.word	0x2000047c

08001758 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800175c:	4802      	ldr	r0, [pc, #8]	; (8001768 <TIM3_IRQHandler+0x10>)
 800175e:	f002 fe9b 	bl	8004498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	2000050c 	.word	0x2000050c

0800176c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001770:	4802      	ldr	r0, [pc, #8]	; (800177c <TIM4_IRQHandler+0x10>)
 8001772:	f002 fe91 	bl	8004498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000554 	.word	0x20000554

08001780 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001784:	4802      	ldr	r0, [pc, #8]	; (8001790 <USART2_IRQHandler+0x10>)
 8001786:	f003 fff1 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200005e0 	.word	0x200005e0

08001794 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001798:	4802      	ldr	r0, [pc, #8]	; (80017a4 <USART3_IRQHandler+0x10>)
 800179a:	f003 ffe7 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000624 	.word	0x20000624

080017a8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80017ac:	4802      	ldr	r0, [pc, #8]	; (80017b8 <TIM5_IRQHandler+0x10>)
 80017ae:	f002 fe73 	bl	8004498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000430 	.word	0x20000430

080017bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80017c0:	4802      	ldr	r0, [pc, #8]	; (80017cc <USART6_IRQHandler+0x10>)
 80017c2:	f003 ffd3 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000668 	.word	0x20000668

080017d0 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80017d4:	4802      	ldr	r0, [pc, #8]	; (80017e0 <UART7_IRQHandler+0x10>)
 80017d6:	f003 ffc9 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	2000059c 	.word	0x2000059c

080017e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	e00a      	b.n	800180c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017f6:	f3af 8000 	nop.w
 80017fa:	4601      	mov	r1, r0
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	b2ca      	uxtb	r2, r1
 8001804:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3301      	adds	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbf0      	blt.n	80017f6 <_read+0x12>
	}

return len;
 8001814:	687b      	ldr	r3, [r7, #4]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e009      	b.n	8001844 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	1c5a      	adds	r2, r3, #1
 8001834:	60ba      	str	r2, [r7, #8]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe feb3 	bl	80005a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbf1      	blt.n	8001830 <_write+0x12>
	}
	return len;
 800184c:	687b      	ldr	r3, [r7, #4]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <_close>:

int _close(int file)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
	return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800187e:	605a      	str	r2, [r3, #4]
	return 0;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <_isatty>:

int _isatty(int file)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
	return 1;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
	return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c8:	4a14      	ldr	r2, [pc, #80]	; (800191c <_sbrk+0x5c>)
 80018ca:	4b15      	ldr	r3, [pc, #84]	; (8001920 <_sbrk+0x60>)
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d102      	bne.n	80018e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018dc:	4b11      	ldr	r3, [pc, #68]	; (8001924 <_sbrk+0x64>)
 80018de:	4a12      	ldr	r2, [pc, #72]	; (8001928 <_sbrk+0x68>)
 80018e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d207      	bcs.n	8001900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f0:	f007 f83c 	bl	800896c <__errno>
 80018f4:	4603      	mov	r3, r0
 80018f6:	220c      	movs	r2, #12
 80018f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
 80018fe:	e009      	b.n	8001914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	4a05      	ldr	r2, [pc, #20]	; (8001924 <_sbrk+0x64>)
 8001910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20030000 	.word	0x20030000
 8001920:	00000400 	.word	0x00000400
 8001924:	20000478 	.word	0x20000478
 8001928:	20004418 	.word	0x20004418

0800192c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001930:	4b06      	ldr	r3, [pc, #24]	; (800194c <SystemInit+0x20>)
 8001932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001936:	4a05      	ldr	r2, [pc, #20]	; (800194c <SystemInit+0x20>)
 8001938:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800193c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001956:	f107 0318 	add.w	r3, r7, #24
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001964:	f107 0310 	add.w	r3, r7, #16
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800196e:	463b      	mov	r3, r7
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800197a:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <MX_TIM1_Init+0xe0>)
 800197c:	4a2d      	ldr	r2, [pc, #180]	; (8001a34 <MX_TIM1_Init+0xe4>)
 800197e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8001980:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <MX_TIM1_Init+0xe0>)
 8001982:	22b3      	movs	r2, #179	; 0xb3
 8001984:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <MX_TIM1_Init+0xe0>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <MX_TIM1_Init+0xe0>)
 800198e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001992:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001994:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <MX_TIM1_Init+0xe0>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800199a:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <MX_TIM1_Init+0xe0>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a0:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <MX_TIM1_Init+0xe0>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019a6:	4822      	ldr	r0, [pc, #136]	; (8001a30 <MX_TIM1_Init+0xe0>)
 80019a8:	f002 f9a2 	bl	8003cf0 <HAL_TIM_Base_Init>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80019b2:	f7ff fbdb 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ba:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019bc:	f107 0318 	add.w	r3, r7, #24
 80019c0:	4619      	mov	r1, r3
 80019c2:	481b      	ldr	r0, [pc, #108]	; (8001a30 <MX_TIM1_Init+0xe0>)
 80019c4:	f002 ffce 	bl	8004964 <HAL_TIM_ConfigClockSource>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80019ce:	f7ff fbcd 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80019d2:	4817      	ldr	r0, [pc, #92]	; (8001a30 <MX_TIM1_Init+0xe0>)
 80019d4:	f002 fbde 	bl	8004194 <HAL_TIM_IC_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80019de:	f7ff fbc5 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	4619      	mov	r1, r3
 80019f0:	480f      	ldr	r0, [pc, #60]	; (8001a30 <MX_TIM1_Init+0xe0>)
 80019f2:	f003 fd1b 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80019fc:	f7ff fbb6 	bl	800116c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001a00:	230a      	movs	r3, #10
 8001a02:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a04:	2301      	movs	r3, #1
 8001a06:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 5;
 8001a0c:	2305      	movs	r3, #5
 8001a0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	4619      	mov	r1, r3
 8001a16:	4806      	ldr	r0, [pc, #24]	; (8001a30 <MX_TIM1_Init+0xe0>)
 8001a18:	f002 fe46 	bl	80046a8 <HAL_TIM_IC_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001a22:	f7ff fba3 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	3728      	adds	r7, #40	; 0x28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	2000047c 	.word	0x2000047c
 8001a34:	40010000 	.word	0x40010000

08001a38 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08e      	sub	sp, #56	; 0x38
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a4c:	f107 0320 	add.w	r3, r7, #32
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
 8001a64:	615a      	str	r2, [r3, #20]
 8001a66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a68:	4b3d      	ldr	r3, [pc, #244]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001a70:	4b3b      	ldr	r3, [pc, #236]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a72:	2259      	movs	r2, #89	; 0x59
 8001a74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	4b3a      	ldr	r3, [pc, #232]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001a7c:	4b38      	ldr	r3, [pc, #224]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a84:	4b36      	ldr	r3, [pc, #216]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8a:	4b35      	ldr	r3, [pc, #212]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a90:	4833      	ldr	r0, [pc, #204]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001a92:	f002 f92d 	bl	8003cf0 <HAL_TIM_Base_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001a9c:	f7ff fb66 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aaa:	4619      	mov	r1, r3
 8001aac:	482c      	ldr	r0, [pc, #176]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001aae:	f002 ff59 	bl	8004964 <HAL_TIM_ConfigClockSource>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ab8:	f7ff fb58 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001abc:	4828      	ldr	r0, [pc, #160]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001abe:	f002 f9d7 	bl	8003e70 <HAL_TIM_PWM_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001ac8:	f7ff fb50 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001acc:	2300      	movs	r3, #0
 8001ace:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4821      	ldr	r0, [pc, #132]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001adc:	f003 fca6 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001ae6:	f7ff fb41 	bl	800116c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001aea:	2370      	movs	r3, #112	; 0x70
 8001aec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2200      	movs	r2, #0
 8001afe:	4619      	mov	r1, r3
 8001b00:	4817      	ldr	r0, [pc, #92]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001b02:	f002 fe6d 	bl	80047e0 <HAL_TIM_PWM_ConfigChannel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b0c:	f7ff fb2e 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	2204      	movs	r2, #4
 8001b14:	4619      	mov	r1, r3
 8001b16:	4812      	ldr	r0, [pc, #72]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001b18:	f002 fe62 	bl	80047e0 <HAL_TIM_PWM_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001b22:	f7ff fb23 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	2208      	movs	r2, #8
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	480c      	ldr	r0, [pc, #48]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001b2e:	f002 fe57 	bl	80047e0 <HAL_TIM_PWM_ConfigChannel>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001b38:	f7ff fb18 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	220c      	movs	r2, #12
 8001b40:	4619      	mov	r1, r3
 8001b42:	4807      	ldr	r0, [pc, #28]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001b44:	f002 fe4c 	bl	80047e0 <HAL_TIM_PWM_ConfigChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8001b4e:	f7ff fb0d 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b52:	4803      	ldr	r0, [pc, #12]	; (8001b60 <MX_TIM2_Init+0x128>)
 8001b54:	f000 f9b0 	bl	8001eb8 <HAL_TIM_MspPostInit>

}
 8001b58:	bf00      	nop
 8001b5a:	3738      	adds	r7, #56	; 0x38
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200004c4 	.word	0x200004c4

08001b64 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	; 0x28
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b6a:	f107 0318 	add.w	r3, r7, #24
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b82:	463b      	mov	r3, r7
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b8e:	4b2b      	ldr	r3, [pc, #172]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001b90:	4a2b      	ldr	r2, [pc, #172]	; (8001c40 <MX_TIM3_Init+0xdc>)
 8001b92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8001b94:	4b29      	ldr	r3, [pc, #164]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001b96:	2259      	movs	r2, #89	; 0x59
 8001b98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9a:	4b28      	ldr	r3, [pc, #160]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 8001ba0:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001ba2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001ba6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba8:	4b24      	ldr	r3, [pc, #144]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bae:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bb4:	4821      	ldr	r0, [pc, #132]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001bb6:	f002 f89b 	bl	8003cf0 <HAL_TIM_Base_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001bc0:	f7ff fad4 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bca:	f107 0318 	add.w	r3, r7, #24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	481a      	ldr	r0, [pc, #104]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001bd2:	f002 fec7 	bl	8004964 <HAL_TIM_ConfigClockSource>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001bdc:	f7ff fac6 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001be0:	4816      	ldr	r0, [pc, #88]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001be2:	f002 fad7 	bl	8004194 <HAL_TIM_IC_Init>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001bec:	f7ff fabe 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480f      	ldr	r0, [pc, #60]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001c00:	f003 fc14 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001c0a:	f7ff faaf 	bl	800116c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001c0e:	230a      	movs	r3, #10
 8001c10:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c12:	2301      	movs	r3, #1
 8001c14:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 5;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2200      	movs	r2, #0
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_TIM3_Init+0xd8>)
 8001c26:	f002 fd3f 	bl	80046a8 <HAL_TIM_IC_ConfigChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001c30:	f7ff fa9c 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	3728      	adds	r7, #40	; 0x28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2000050c 	.word	0x2000050c
 8001c40:	40000400 	.word	0x40000400

08001c44 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08a      	sub	sp, #40	; 0x28
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4a:	f107 0318 	add.w	r3, r7, #24
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c62:	463b      	mov	r3, r7
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c6e:	4b2b      	ldr	r3, [pc, #172]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c70:	4a2b      	ldr	r2, [pc, #172]	; (8001d20 <MX_TIM4_Init+0xdc>)
 8001c72:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8001c74:	4b29      	ldr	r3, [pc, #164]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c76:	2259      	movs	r2, #89	; 0x59
 8001c78:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7a:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 8001c80:	4b26      	ldr	r3, [pc, #152]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c82:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001c86:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c88:	4b24      	ldr	r3, [pc, #144]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8e:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c94:	4821      	ldr	r0, [pc, #132]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001c96:	f002 f82b 	bl	8003cf0 <HAL_TIM_Base_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001ca0:	f7ff fa64 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ca8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001caa:	f107 0318 	add.w	r3, r7, #24
 8001cae:	4619      	mov	r1, r3
 8001cb0:	481a      	ldr	r0, [pc, #104]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001cb2:	f002 fe57 	bl	8004964 <HAL_TIM_ConfigClockSource>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001cbc:	f7ff fa56 	bl	800116c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001cc0:	4816      	ldr	r0, [pc, #88]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001cc2:	f002 fa67 	bl	8004194 <HAL_TIM_IC_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001ccc:	f7ff fa4e 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cd8:	f107 0310 	add.w	r3, r7, #16
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480f      	ldr	r0, [pc, #60]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001ce0:	f003 fba4 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001cea:	f7ff fa3f 	bl	800116c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001cee:	230a      	movs	r3, #10
 8001cf0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 5;
 8001cfa:	2305      	movs	r3, #5
 8001cfc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001cfe:	463b      	mov	r3, r7
 8001d00:	2200      	movs	r2, #0
 8001d02:	4619      	mov	r1, r3
 8001d04:	4805      	ldr	r0, [pc, #20]	; (8001d1c <MX_TIM4_Init+0xd8>)
 8001d06:	f002 fccf 	bl	80046a8 <HAL_TIM_IC_ConfigChannel>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001d10:	f7ff fa2c 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d14:	bf00      	nop
 8001d16:	3728      	adds	r7, #40	; 0x28
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000554 	.word	0x20000554
 8001d20:	40000800 	.word	0x40000800

08001d24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08e      	sub	sp, #56	; 0x38
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a56      	ldr	r2, [pc, #344]	; (8001e9c <HAL_TIM_Base_MspInit+0x178>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d12d      	bne.n	8001da2 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	623b      	str	r3, [r7, #32]
 8001d4a:	4b55      	ldr	r3, [pc, #340]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4e:	4a54      	ldr	r2, [pc, #336]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6453      	str	r3, [r2, #68]	; 0x44
 8001d56:	4b52      	ldr	r3, [pc, #328]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	623b      	str	r3, [r7, #32]
 8001d60:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	4b4e      	ldr	r3, [pc, #312]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a4d      	ldr	r2, [pc, #308]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d6c:	f043 0310 	orr.w	r3, r3, #16
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b4b      	ldr	r3, [pc, #300]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0310 	and.w	r3, r3, #16
 8001d7a:	61fb      	str	r3, [r7, #28]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d90:	2301      	movs	r3, #1
 8001d92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4842      	ldr	r0, [pc, #264]	; (8001ea4 <HAL_TIM_Base_MspInit+0x180>)
 8001d9c:	f000 fc8e 	bl	80026bc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001da0:	e077      	b.n	8001e92 <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001daa:	d10e      	bne.n	8001dca <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]
 8001db0:	4b3b      	ldr	r3, [pc, #236]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	4a3a      	ldr	r2, [pc, #232]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbc:	4b38      	ldr	r3, [pc, #224]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	61bb      	str	r3, [r7, #24]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
}
 8001dc8:	e063      	b.n	8001e92 <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM3)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a36      	ldr	r2, [pc, #216]	; (8001ea8 <HAL_TIM_Base_MspInit+0x184>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d12c      	bne.n	8001e2e <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	4b31      	ldr	r3, [pc, #196]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	4a30      	ldr	r2, [pc, #192]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001dde:	f043 0302 	orr.w	r3, r3, #2
 8001de2:	6413      	str	r3, [r2, #64]	; 0x40
 8001de4:	4b2e      	ldr	r3, [pc, #184]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	4b2a      	ldr	r3, [pc, #168]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df8:	4a29      	ldr	r2, [pc, #164]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6313      	str	r3, [r2, #48]	; 0x30
 8001e00:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e0c:	2340      	movs	r3, #64	; 0x40
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e24:	4619      	mov	r1, r3
 8001e26:	4821      	ldr	r0, [pc, #132]	; (8001eac <HAL_TIM_Base_MspInit+0x188>)
 8001e28:	f000 fc48 	bl	80026bc <HAL_GPIO_Init>
}
 8001e2c:	e031      	b.n	8001e92 <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM4)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a1f      	ldr	r2, [pc, #124]	; (8001eb0 <HAL_TIM_Base_MspInit+0x18c>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d12c      	bne.n	8001e92 <HAL_TIM_Base_MspInit+0x16e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	4a17      	ldr	r2, [pc, #92]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e42:	f043 0304 	orr.w	r3, r3, #4
 8001e46:	6413      	str	r3, [r2, #64]	; 0x40
 8001e48:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e54:	2300      	movs	r3, #0
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5c:	4a10      	ldr	r2, [pc, #64]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e5e:	f043 0308 	orr.w	r3, r3, #8
 8001e62:	6313      	str	r3, [r2, #48]	; 0x30
 8001e64:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <HAL_TIM_Base_MspInit+0x17c>)
 8001e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e68:	f003 0308 	and.w	r3, r3, #8
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e82:	2302      	movs	r3, #2
 8001e84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4809      	ldr	r0, [pc, #36]	; (8001eb4 <HAL_TIM_Base_MspInit+0x190>)
 8001e8e:	f000 fc15 	bl	80026bc <HAL_GPIO_Init>
}
 8001e92:	bf00      	nop
 8001e94:	3738      	adds	r7, #56	; 0x38
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40010000 	.word	0x40010000
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40000400 	.word	0x40000400
 8001eac:	40020000 	.word	0x40020000
 8001eb0:	40000800 	.word	0x40000800
 8001eb4:	40020c00 	.word	0x40020c00

08001eb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08a      	sub	sp, #40	; 0x28
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed8:	d13c      	bne.n	8001f54 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a1e      	ldr	r2, [pc, #120]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a17      	ldr	r2, [pc, #92]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <HAL_TIM_MspPostInit+0xa4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f12:	2301      	movs	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f22:	2301      	movs	r3, #1
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f107 0314 	add.w	r3, r7, #20
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	480c      	ldr	r0, [pc, #48]	; (8001f60 <HAL_TIM_MspPostInit+0xa8>)
 8001f2e:	f000 fbc5 	bl	80026bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8001f32:	f640 4308 	movw	r3, #3080	; 0xc08
 8001f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f40:	2300      	movs	r3, #0
 8001f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f44:	2301      	movs	r3, #1
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4805      	ldr	r0, [pc, #20]	; (8001f64 <HAL_TIM_MspPostInit+0xac>)
 8001f50:	f000 fbb4 	bl	80026bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f54:	bf00      	nop
 8001f56:	3728      	adds	r7, #40	; 0x28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020000 	.word	0x40020000
 8001f64:	40020400 	.word	0x40020400

08001f68 <MX_UART7_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f6e:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <MX_UART7_Init+0x50>)
 8001f70:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 8001f72:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f78:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001f86:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001f8c:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f8e:	220c      	movs	r2, #12
 8001f90:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f92:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001f9e:	4805      	ldr	r0, [pc, #20]	; (8001fb4 <MX_UART7_Init+0x4c>)
 8001fa0:	f003 fad4 	bl	800554c <HAL_UART_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8001faa:	f7ff f8df 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000059c 	.word	0x2000059c
 8001fb8:	40007800 	.word	0x40007800

08001fbc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fc2:	4a12      	ldr	r2, [pc, #72]	; (800200c <MX_USART2_UART_Init+0x50>)
 8001fc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fc8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fe2:	220c      	movs	r2, #12
 8001fe4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe6:	4b08      	ldr	r3, [pc, #32]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ff2:	4805      	ldr	r0, [pc, #20]	; (8002008 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	f003 faaa 	bl	800554c <HAL_UART_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ffe:	f7ff f8b5 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200005e0 	.word	0x200005e0
 800200c:	40004400 	.word	0x40004400

08002010 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002014:	4b11      	ldr	r3, [pc, #68]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002016:	4a12      	ldr	r2, [pc, #72]	; (8002060 <MX_USART3_UART_Init+0x50>)
 8002018:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <MX_USART3_UART_Init+0x4c>)
 800201c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002020:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <MX_USART3_UART_Init+0x4c>)
 800202a:	2200      	movs	r2, #0
 800202c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002036:	220c      	movs	r2, #12
 8002038:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800203a:	4b08      	ldr	r3, [pc, #32]	; (800205c <MX_USART3_UART_Init+0x4c>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002040:	4b06      	ldr	r3, [pc, #24]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002042:	2200      	movs	r2, #0
 8002044:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002046:	4805      	ldr	r0, [pc, #20]	; (800205c <MX_USART3_UART_Init+0x4c>)
 8002048:	f003 fa80 	bl	800554c <HAL_UART_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002052:	f7ff f88b 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000624 	.word	0x20000624
 8002060:	40004800 	.word	0x40004800

08002064 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 800206a:	4a12      	ldr	r2, [pc, #72]	; (80020b4 <MX_USART6_UART_Init+0x50>)
 800206c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 8002070:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002074:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002076:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800207c:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 800207e:	2200      	movs	r2, #0
 8002080:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002082:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 8002084:	2200      	movs	r2, #0
 8002086:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 800208a:	220c      	movs	r2, #12
 800208c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800208e:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 8002096:	2200      	movs	r2, #0
 8002098:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800209a:	4805      	ldr	r0, [pc, #20]	; (80020b0 <MX_USART6_UART_Init+0x4c>)
 800209c:	f003 fa56 	bl	800554c <HAL_UART_Init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020a6:	f7ff f861 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000668 	.word	0x20000668
 80020b4:	40011400 	.word	0x40011400

080020b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b090      	sub	sp, #64	; 0x40
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a80      	ldr	r2, [pc, #512]	; (80022d8 <HAL_UART_MspInit+0x220>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d135      	bne.n	8002146 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80020de:	4b7f      	ldr	r3, [pc, #508]	; (80022dc <HAL_UART_MspInit+0x224>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	4a7e      	ldr	r2, [pc, #504]	; (80022dc <HAL_UART_MspInit+0x224>)
 80020e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80020e8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ea:	4b7c      	ldr	r3, [pc, #496]	; (80022dc <HAL_UART_MspInit+0x224>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80020f4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
 80020fa:	4b78      	ldr	r3, [pc, #480]	; (80022dc <HAL_UART_MspInit+0x224>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	4a77      	ldr	r2, [pc, #476]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002100:	f043 0310 	orr.w	r3, r3, #16
 8002104:	6313      	str	r3, [r2, #48]	; 0x30
 8002106:	4b75      	ldr	r3, [pc, #468]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f003 0310 	and.w	r3, r3, #16
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
 8002110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART7 GPIO Configuration
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002112:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002120:	2303      	movs	r3, #3
 8002122:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002124:	2308      	movs	r3, #8
 8002126:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002128:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800212c:	4619      	mov	r1, r3
 800212e:	486c      	ldr	r0, [pc, #432]	; (80022e0 <HAL_UART_MspInit+0x228>)
 8002130:	f000 fac4 	bl	80026bc <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8002134:	2200      	movs	r2, #0
 8002136:	2105      	movs	r1, #5
 8002138:	2052      	movs	r0, #82	; 0x52
 800213a:	f000 fa03 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 800213e:	2052      	movs	r0, #82	; 0x52
 8002140:	f000 fa1c 	bl	800257c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002144:	e0c4      	b.n	80022d0 <HAL_UART_MspInit+0x218>
  else if(uartHandle->Instance==USART2)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a66      	ldr	r2, [pc, #408]	; (80022e4 <HAL_UART_MspInit+0x22c>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d152      	bne.n	80021f6 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002150:	2300      	movs	r3, #0
 8002152:	623b      	str	r3, [r7, #32]
 8002154:	4b61      	ldr	r3, [pc, #388]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	4a60      	ldr	r2, [pc, #384]	; (80022dc <HAL_UART_MspInit+0x224>)
 800215a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800215e:	6413      	str	r3, [r2, #64]	; 0x40
 8002160:	4b5e      	ldr	r3, [pc, #376]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002168:	623b      	str	r3, [r7, #32]
 800216a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
 8002170:	4b5a      	ldr	r3, [pc, #360]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002174:	4a59      	ldr	r2, [pc, #356]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	6313      	str	r3, [r2, #48]	; 0x30
 800217c:	4b57      	ldr	r3, [pc, #348]	; (80022dc <HAL_UART_MspInit+0x224>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	61fb      	str	r3, [r7, #28]
 8002186:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]
 800218c:	4b53      	ldr	r3, [pc, #332]	; (80022dc <HAL_UART_MspInit+0x224>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002190:	4a52      	ldr	r2, [pc, #328]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002192:	f043 0308 	orr.w	r3, r3, #8
 8002196:	6313      	str	r3, [r2, #48]	; 0x30
 8002198:	4b50      	ldr	r3, [pc, #320]	; (80022dc <HAL_UART_MspInit+0x224>)
 800219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	61bb      	str	r3, [r7, #24]
 80021a2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021a4:	2308      	movs	r3, #8
 80021a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021b4:	2307      	movs	r3, #7
 80021b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021bc:	4619      	mov	r1, r3
 80021be:	484a      	ldr	r0, [pc, #296]	; (80022e8 <HAL_UART_MspInit+0x230>)
 80021c0:	f000 fa7c 	bl	80026bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021c4:	2320      	movs	r3, #32
 80021c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021d4:	2307      	movs	r3, #7
 80021d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021dc:	4619      	mov	r1, r3
 80021de:	4843      	ldr	r0, [pc, #268]	; (80022ec <HAL_UART_MspInit+0x234>)
 80021e0:	f000 fa6c 	bl	80026bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	2105      	movs	r1, #5
 80021e8:	2026      	movs	r0, #38	; 0x26
 80021ea:	f000 f9ab 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021ee:	2026      	movs	r0, #38	; 0x26
 80021f0:	f000 f9c4 	bl	800257c <HAL_NVIC_EnableIRQ>
}
 80021f4:	e06c      	b.n	80022d0 <HAL_UART_MspInit+0x218>
  else if(uartHandle->Instance==USART3)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a3d      	ldr	r2, [pc, #244]	; (80022f0 <HAL_UART_MspInit+0x238>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d135      	bne.n	800226c <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	4b35      	ldr	r3, [pc, #212]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	4a34      	ldr	r2, [pc, #208]	; (80022dc <HAL_UART_MspInit+0x224>)
 800220a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800220e:	6413      	str	r3, [r2, #64]	; 0x40
 8002210:	4b32      	ldr	r3, [pc, #200]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a2d      	ldr	r2, [pc, #180]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002226:	f043 0308 	orr.w	r3, r3, #8
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <HAL_UART_MspInit+0x224>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002238:	f44f 7340 	mov.w	r3, #768	; 0x300
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
 8002240:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002246:	2303      	movs	r3, #3
 8002248:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800224a:	2307      	movs	r3, #7
 800224c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800224e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002252:	4619      	mov	r1, r3
 8002254:	4825      	ldr	r0, [pc, #148]	; (80022ec <HAL_UART_MspInit+0x234>)
 8002256:	f000 fa31 	bl	80026bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800225a:	2200      	movs	r2, #0
 800225c:	2105      	movs	r1, #5
 800225e:	2027      	movs	r0, #39	; 0x27
 8002260:	f000 f970 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002264:	2027      	movs	r0, #39	; 0x27
 8002266:	f000 f989 	bl	800257c <HAL_NVIC_EnableIRQ>
}
 800226a:	e031      	b.n	80022d0 <HAL_UART_MspInit+0x218>
  else if(uartHandle->Instance==USART6)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a20      	ldr	r2, [pc, #128]	; (80022f4 <HAL_UART_MspInit+0x23c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d12c      	bne.n	80022d0 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b18      	ldr	r3, [pc, #96]	; (80022dc <HAL_UART_MspInit+0x224>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	4a17      	ldr	r2, [pc, #92]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002280:	f043 0320 	orr.w	r3, r3, #32
 8002284:	6453      	str	r3, [r2, #68]	; 0x44
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	f003 0320 	and.w	r3, r3, #32
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	4b11      	ldr	r3, [pc, #68]	; (80022dc <HAL_UART_MspInit+0x224>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	4a10      	ldr	r2, [pc, #64]	; (80022dc <HAL_UART_MspInit+0x224>)
 800229c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022a0:	6313      	str	r3, [r2, #48]	; 0x30
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <HAL_UART_MspInit+0x224>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80022ae:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b4:	2302      	movs	r3, #2
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022bc:	2303      	movs	r3, #3
 80022be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80022c0:	2308      	movs	r3, #8
 80022c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022c8:	4619      	mov	r1, r3
 80022ca:	480b      	ldr	r0, [pc, #44]	; (80022f8 <HAL_UART_MspInit+0x240>)
 80022cc:	f000 f9f6 	bl	80026bc <HAL_GPIO_Init>
}
 80022d0:	bf00      	nop
 80022d2:	3740      	adds	r7, #64	; 0x40
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40007800 	.word	0x40007800
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40004400 	.word	0x40004400
 80022e8:	40020000 	.word	0x40020000
 80022ec:	40020c00 	.word	0x40020c00
 80022f0:	40004800 	.word	0x40004800
 80022f4:	40011400 	.word	0x40011400
 80022f8:	40021800 	.word	0x40021800

080022fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80022fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002334 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002300:	480d      	ldr	r0, [pc, #52]	; (8002338 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002302:	490e      	ldr	r1, [pc, #56]	; (800233c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002304:	4a0e      	ldr	r2, [pc, #56]	; (8002340 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002308:	e002      	b.n	8002310 <LoopCopyDataInit>

0800230a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800230c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230e:	3304      	adds	r3, #4

08002310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002314:	d3f9      	bcc.n	800230a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002316:	4a0b      	ldr	r2, [pc, #44]	; (8002344 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002318:	4c0b      	ldr	r4, [pc, #44]	; (8002348 <LoopFillZerobss+0x26>)
  movs r3, #0
 800231a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800231c:	e001      	b.n	8002322 <LoopFillZerobss>

0800231e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002320:	3204      	adds	r2, #4

08002322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002324:	d3fb      	bcc.n	800231e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002326:	f7ff fb01 	bl	800192c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800232a:	f006 fc1b 	bl	8008b64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800232e:	f7fe fe51 	bl	8000fd4 <main>
  bx  lr    
 8002332:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002334:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800233c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002340:	08009f68 	.word	0x08009f68
  ldr r2, =_sbss
 8002344:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002348:	20004414 	.word	0x20004414

0800234c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800234c:	e7fe      	b.n	800234c <ADC_IRQHandler>
	...

08002350 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002354:	4b0e      	ldr	r3, [pc, #56]	; (8002390 <HAL_Init+0x40>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a0d      	ldr	r2, [pc, #52]	; (8002390 <HAL_Init+0x40>)
 800235a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800235e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002360:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <HAL_Init+0x40>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <HAL_Init+0x40>)
 8002366:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800236a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_Init+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a07      	ldr	r2, [pc, #28]	; (8002390 <HAL_Init+0x40>)
 8002372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002376:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002378:	2003      	movs	r0, #3
 800237a:	f000 f8d8 	bl	800252e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800237e:	200f      	movs	r0, #15
 8002380:	f7ff f970 	bl	8001664 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002384:	f7ff f942 	bl	800160c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40023c00 	.word	0x40023c00

08002394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_IncTick+0x20>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	461a      	mov	r2, r3
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <HAL_IncTick+0x24>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4413      	add	r3, r2
 80023a4:	4a04      	ldr	r2, [pc, #16]	; (80023b8 <HAL_IncTick+0x24>)
 80023a6:	6013      	str	r3, [r2, #0]
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	20000008 	.word	0x20000008
 80023b8:	200006ac 	.word	0x200006ac

080023bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return uwTick;
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <HAL_GetTick+0x14>)
 80023c2:	681b      	ldr	r3, [r3, #0]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	200006ac 	.word	0x200006ac

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002406:	4a04      	ldr	r2, [pc, #16]	; (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	60d3      	str	r3, [r2, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	; (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	db0b      	blt.n	8002462 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4907      	ldr	r1, [pc, #28]	; (8002470 <__NVIC_EnableIRQ+0x38>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2001      	movs	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	; (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	; (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	; 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff4c 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002556:	f7ff ff61 	bl	800241c <__NVIC_GetPriorityGrouping>
 800255a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	68b9      	ldr	r1, [r7, #8]
 8002560:	6978      	ldr	r0, [r7, #20]
 8002562:	f7ff ffb1 	bl	80024c8 <NVIC_EncodePriority>
 8002566:	4602      	mov	r2, r0
 8002568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256c:	4611      	mov	r1, r2
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ff80 	bl	8002474 <__NVIC_SetPriority>
}
 8002574:	bf00      	nop
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff ff54 	bl	8002438 <__NVIC_EnableIRQ>
}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80025a6:	f7ff ff09 	bl	80023bc <HAL_GetTick>
 80025aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d008      	beq.n	80025ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2280      	movs	r2, #128	; 0x80
 80025bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e052      	b.n	8002670 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0216 	bic.w	r2, r2, #22
 80025d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695a      	ldr	r2, [r3, #20]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d103      	bne.n	80025fa <HAL_DMA_Abort+0x62>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0208 	bic.w	r2, r2, #8
 8002608:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 0201 	bic.w	r2, r2, #1
 8002618:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800261a:	e013      	b.n	8002644 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800261c:	f7ff fece 	bl	80023bc <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b05      	cmp	r3, #5
 8002628:	d90c      	bls.n	8002644 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2203      	movs	r2, #3
 8002634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e015      	b.n	8002670 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1e4      	bne.n	800261c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002656:	223f      	movs	r2, #63	; 0x3f
 8002658:	409a      	lsls	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d004      	beq.n	8002696 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2280      	movs	r2, #128	; 0x80
 8002690:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00c      	b.n	80026b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2205      	movs	r2, #5
 800269a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0201 	bic.w	r2, r2, #1
 80026ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
 80026d6:	e177      	b.n	80029c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026d8:	2201      	movs	r2, #1
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	f040 8166 	bne.w	80029c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d005      	beq.n	800270e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800270a:	2b02      	cmp	r3, #2
 800270c:	d130      	bne.n	8002770 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	2203      	movs	r2, #3
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4313      	orrs	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002744:	2201      	movs	r2, #1
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	091b      	lsrs	r3, r3, #4
 800275a:	f003 0201 	and.w	r2, r3, #1
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b03      	cmp	r3, #3
 800277a:	d017      	beq.n	80027ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	2203      	movs	r2, #3
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4013      	ands	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d123      	bne.n	8002800 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	08da      	lsrs	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3208      	adds	r2, #8
 80027c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	220f      	movs	r2, #15
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	08da      	lsrs	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3208      	adds	r2, #8
 80027fa:	69b9      	ldr	r1, [r7, #24]
 80027fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	2203      	movs	r2, #3
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 0203 	and.w	r2, r3, #3
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80c0 	beq.w	80029c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b66      	ldr	r3, [pc, #408]	; (80029e0 <HAL_GPIO_Init+0x324>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	4a65      	ldr	r2, [pc, #404]	; (80029e0 <HAL_GPIO_Init+0x324>)
 800284c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002850:	6453      	str	r3, [r2, #68]	; 0x44
 8002852:	4b63      	ldr	r3, [pc, #396]	; (80029e0 <HAL_GPIO_Init+0x324>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800285e:	4a61      	ldr	r2, [pc, #388]	; (80029e4 <HAL_GPIO_Init+0x328>)
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	089b      	lsrs	r3, r3, #2
 8002864:	3302      	adds	r3, #2
 8002866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	220f      	movs	r2, #15
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4013      	ands	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a58      	ldr	r2, [pc, #352]	; (80029e8 <HAL_GPIO_Init+0x32c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d037      	beq.n	80028fa <HAL_GPIO_Init+0x23e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a57      	ldr	r2, [pc, #348]	; (80029ec <HAL_GPIO_Init+0x330>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d031      	beq.n	80028f6 <HAL_GPIO_Init+0x23a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a56      	ldr	r2, [pc, #344]	; (80029f0 <HAL_GPIO_Init+0x334>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d02b      	beq.n	80028f2 <HAL_GPIO_Init+0x236>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a55      	ldr	r2, [pc, #340]	; (80029f4 <HAL_GPIO_Init+0x338>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d025      	beq.n	80028ee <HAL_GPIO_Init+0x232>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a54      	ldr	r2, [pc, #336]	; (80029f8 <HAL_GPIO_Init+0x33c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d01f      	beq.n	80028ea <HAL_GPIO_Init+0x22e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a53      	ldr	r2, [pc, #332]	; (80029fc <HAL_GPIO_Init+0x340>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d019      	beq.n	80028e6 <HAL_GPIO_Init+0x22a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a52      	ldr	r2, [pc, #328]	; (8002a00 <HAL_GPIO_Init+0x344>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d013      	beq.n	80028e2 <HAL_GPIO_Init+0x226>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a51      	ldr	r2, [pc, #324]	; (8002a04 <HAL_GPIO_Init+0x348>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d00d      	beq.n	80028de <HAL_GPIO_Init+0x222>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a50      	ldr	r2, [pc, #320]	; (8002a08 <HAL_GPIO_Init+0x34c>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d007      	beq.n	80028da <HAL_GPIO_Init+0x21e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a4f      	ldr	r2, [pc, #316]	; (8002a0c <HAL_GPIO_Init+0x350>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d101      	bne.n	80028d6 <HAL_GPIO_Init+0x21a>
 80028d2:	2309      	movs	r3, #9
 80028d4:	e012      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028d6:	230a      	movs	r3, #10
 80028d8:	e010      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028da:	2308      	movs	r3, #8
 80028dc:	e00e      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028de:	2307      	movs	r3, #7
 80028e0:	e00c      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028e2:	2306      	movs	r3, #6
 80028e4:	e00a      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028e6:	2305      	movs	r3, #5
 80028e8:	e008      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028ea:	2304      	movs	r3, #4
 80028ec:	e006      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028ee:	2303      	movs	r3, #3
 80028f0:	e004      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e002      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e000      	b.n	80028fc <HAL_GPIO_Init+0x240>
 80028fa:	2300      	movs	r3, #0
 80028fc:	69fa      	ldr	r2, [r7, #28]
 80028fe:	f002 0203 	and.w	r2, r2, #3
 8002902:	0092      	lsls	r2, r2, #2
 8002904:	4093      	lsls	r3, r2
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800290c:	4935      	ldr	r1, [pc, #212]	; (80029e4 <HAL_GPIO_Init+0x328>)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	089b      	lsrs	r3, r3, #2
 8002912:	3302      	adds	r3, #2
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800291a:	4b3d      	ldr	r3, [pc, #244]	; (8002a10 <HAL_GPIO_Init+0x354>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800293e:	4a34      	ldr	r2, [pc, #208]	; (8002a10 <HAL_GPIO_Init+0x354>)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002944:	4b32      	ldr	r3, [pc, #200]	; (8002a10 <HAL_GPIO_Init+0x354>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002968:	4a29      	ldr	r2, [pc, #164]	; (8002a10 <HAL_GPIO_Init+0x354>)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800296e:	4b28      	ldr	r3, [pc, #160]	; (8002a10 <HAL_GPIO_Init+0x354>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	4313      	orrs	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002992:	4a1f      	ldr	r2, [pc, #124]	; (8002a10 <HAL_GPIO_Init+0x354>)
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002998:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <HAL_GPIO_Init+0x354>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	43db      	mvns	r3, r3
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	4013      	ands	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029bc:	4a14      	ldr	r2, [pc, #80]	; (8002a10 <HAL_GPIO_Init+0x354>)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3301      	adds	r3, #1
 80029c6:	61fb      	str	r3, [r7, #28]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	2b0f      	cmp	r3, #15
 80029cc:	f67f ae84 	bls.w	80026d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3724      	adds	r7, #36	; 0x24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40013800 	.word	0x40013800
 80029e8:	40020000 	.word	0x40020000
 80029ec:	40020400 	.word	0x40020400
 80029f0:	40020800 	.word	0x40020800
 80029f4:	40020c00 	.word	0x40020c00
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40021400 	.word	0x40021400
 8002a00:	40021800 	.word	0x40021800
 8002a04:	40021c00 	.word	0x40021c00
 8002a08:	40022000 	.word	0x40022000
 8002a0c:	40022400 	.word	0x40022400
 8002a10:	40013c00 	.word	0x40013c00

08002a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	807b      	strh	r3, [r7, #2]
 8002a20:	4613      	mov	r3, r2
 8002a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a24:	787b      	ldrb	r3, [r7, #1]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a2a:	887a      	ldrh	r2, [r7, #2]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a30:	e003      	b.n	8002a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a32:	887b      	ldrh	r3, [r7, #2]
 8002a34:	041a      	lsls	r2, r3, #16
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	619a      	str	r2, [r3, #24]
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e12b      	b.n	8002cb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d106      	bne.n	8002a74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7fe fa68 	bl	8000f44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2224      	movs	r2, #36	; 0x24
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0201 	bic.w	r2, r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002aac:	f000 fe0c 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 8002ab0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4a81      	ldr	r2, [pc, #516]	; (8002cbc <HAL_I2C_Init+0x274>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d807      	bhi.n	8002acc <HAL_I2C_Init+0x84>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4a80      	ldr	r2, [pc, #512]	; (8002cc0 <HAL_I2C_Init+0x278>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	bf94      	ite	ls
 8002ac4:	2301      	movls	r3, #1
 8002ac6:	2300      	movhi	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	e006      	b.n	8002ada <HAL_I2C_Init+0x92>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4a7d      	ldr	r2, [pc, #500]	; (8002cc4 <HAL_I2C_Init+0x27c>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	bf94      	ite	ls
 8002ad4:	2301      	movls	r3, #1
 8002ad6:	2300      	movhi	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e0e7      	b.n	8002cb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	4a78      	ldr	r2, [pc, #480]	; (8002cc8 <HAL_I2C_Init+0x280>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	0c9b      	lsrs	r3, r3, #18
 8002aec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4a6a      	ldr	r2, [pc, #424]	; (8002cbc <HAL_I2C_Init+0x274>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d802      	bhi.n	8002b1c <HAL_I2C_Init+0xd4>
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	e009      	b.n	8002b30 <HAL_I2C_Init+0xe8>
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	4a69      	ldr	r2, [pc, #420]	; (8002ccc <HAL_I2C_Init+0x284>)
 8002b28:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2c:	099b      	lsrs	r3, r3, #6
 8002b2e:	3301      	adds	r3, #1
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	430b      	orrs	r3, r1
 8002b36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	495c      	ldr	r1, [pc, #368]	; (8002cbc <HAL_I2C_Init+0x274>)
 8002b4c:	428b      	cmp	r3, r1
 8002b4e:	d819      	bhi.n	8002b84 <HAL_I2C_Init+0x13c>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	1e59      	subs	r1, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b5e:	1c59      	adds	r1, r3, #1
 8002b60:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b64:	400b      	ands	r3, r1
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00a      	beq.n	8002b80 <HAL_I2C_Init+0x138>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1e59      	subs	r1, r3, #1
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b78:	3301      	adds	r3, #1
 8002b7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b7e:	e051      	b.n	8002c24 <HAL_I2C_Init+0x1dc>
 8002b80:	2304      	movs	r3, #4
 8002b82:	e04f      	b.n	8002c24 <HAL_I2C_Init+0x1dc>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d111      	bne.n	8002bb0 <HAL_I2C_Init+0x168>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	1e58      	subs	r0, r3, #1
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6859      	ldr	r1, [r3, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	440b      	add	r3, r1
 8002b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	e012      	b.n	8002bd6 <HAL_I2C_Init+0x18e>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	0099      	lsls	r1, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	bf0c      	ite	eq
 8002bd0:	2301      	moveq	r3, #1
 8002bd2:	2300      	movne	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_I2C_Init+0x196>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e022      	b.n	8002c24 <HAL_I2C_Init+0x1dc>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d10e      	bne.n	8002c04 <HAL_I2C_Init+0x1bc>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1e58      	subs	r0, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6859      	ldr	r1, [r3, #4]
 8002bee:	460b      	mov	r3, r1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	440b      	add	r3, r1
 8002bf4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c02:	e00f      	b.n	8002c24 <HAL_I2C_Init+0x1dc>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1e58      	subs	r0, r3, #1
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6859      	ldr	r1, [r3, #4]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	440b      	add	r3, r1
 8002c12:	0099      	lsls	r1, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c24:	6879      	ldr	r1, [r7, #4]
 8002c26:	6809      	ldr	r1, [r1, #0]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69da      	ldr	r2, [r3, #28]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6911      	ldr	r1, [r2, #16]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68d2      	ldr	r2, [r2, #12]
 8002c5e:	4311      	orrs	r1, r2
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	430b      	orrs	r3, r1
 8002c66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0201 	orr.w	r2, r2, #1
 8002c92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	000186a0 	.word	0x000186a0
 8002cc0:	001e847f 	.word	0x001e847f
 8002cc4:	003d08ff 	.word	0x003d08ff
 8002cc8:	431bde83 	.word	0x431bde83
 8002ccc:	10624dd3 	.word	0x10624dd3

08002cd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b20      	cmp	r3, #32
 8002ce4:	d129      	bne.n	8002d3a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2224      	movs	r2, #36	; 0x24
 8002cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0210 	bic.w	r2, r2, #16
 8002d0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f042 0201 	orr.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e000      	b.n	8002d3c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
  }
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d12a      	bne.n	8002db8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2224      	movs	r2, #36	; 0x24
 8002d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0201 	bic.w	r2, r2, #1
 8002d78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002d82:	89fb      	ldrh	r3, [r7, #14]
 8002d84:	f023 030f 	bic.w	r3, r3, #15
 8002d88:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	89fb      	ldrh	r3, [r7, #14]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	89fa      	ldrh	r2, [r7, #14]
 8002d9a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0201 	orr.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	e000      	b.n	8002dba <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
	...

08002dc8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	603b      	str	r3, [r7, #0]
 8002dd6:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <HAL_PWREx_EnableOverDrive+0x90>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a1f      	ldr	r2, [pc, #124]	; (8002e58 <HAL_PWREx_EnableOverDrive+0x90>)
 8002ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
 8002de2:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <HAL_PWREx_EnableOverDrive+0x90>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dea:	603b      	str	r3, [r7, #0]
 8002dec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dee:	4b1b      	ldr	r3, [pc, #108]	; (8002e5c <HAL_PWREx_EnableOverDrive+0x94>)
 8002df0:	2201      	movs	r2, #1
 8002df2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df4:	f7ff fae2 	bl	80023bc <HAL_GetTick>
 8002df8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002dfa:	e009      	b.n	8002e10 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002dfc:	f7ff fade 	bl	80023bc <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e0a:	d901      	bls.n	8002e10 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e01f      	b.n	8002e50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e10:	4b13      	ldr	r3, [pc, #76]	; (8002e60 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e1c:	d1ee      	bne.n	8002dfc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e1e:	4b11      	ldr	r3, [pc, #68]	; (8002e64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e24:	f7ff faca 	bl	80023bc <HAL_GetTick>
 8002e28:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e2a:	e009      	b.n	8002e40 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e2c:	f7ff fac6 	bl	80023bc <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e3a:	d901      	bls.n	8002e40 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e007      	b.n	8002e50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e40:	4b07      	ldr	r3, [pc, #28]	; (8002e60 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e4c:	d1ee      	bne.n	8002e2c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3708      	adds	r7, #8
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	420e0040 	.word	0x420e0040
 8002e60:	40007000 	.word	0x40007000
 8002e64:	420e0044 	.word	0x420e0044

08002e68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e267      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d075      	beq.n	8002f72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e86:	4b88      	ldr	r3, [pc, #544]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 030c 	and.w	r3, r3, #12
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	d00c      	beq.n	8002eac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e92:	4b85      	ldr	r3, [pc, #532]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d112      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9e:	4b82      	ldr	r3, [pc, #520]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ea6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eaa:	d10b      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eac:	4b7e      	ldr	r3, [pc, #504]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d05b      	beq.n	8002f70 <HAL_RCC_OscConfig+0x108>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d157      	bne.n	8002f70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e242      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ecc:	d106      	bne.n	8002edc <HAL_RCC_OscConfig+0x74>
 8002ece:	4b76      	ldr	r3, [pc, #472]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a75      	ldr	r2, [pc, #468]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e01d      	b.n	8002f18 <HAL_RCC_OscConfig+0xb0>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ee4:	d10c      	bne.n	8002f00 <HAL_RCC_OscConfig+0x98>
 8002ee6:	4b70      	ldr	r3, [pc, #448]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a6f      	ldr	r2, [pc, #444]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ef0:	6013      	str	r3, [r2, #0]
 8002ef2:	4b6d      	ldr	r3, [pc, #436]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a6c      	ldr	r2, [pc, #432]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	e00b      	b.n	8002f18 <HAL_RCC_OscConfig+0xb0>
 8002f00:	4b69      	ldr	r3, [pc, #420]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a68      	ldr	r2, [pc, #416]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4b66      	ldr	r3, [pc, #408]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a65      	ldr	r2, [pc, #404]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d013      	beq.n	8002f48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7ff fa4c 	bl	80023bc <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f28:	f7ff fa48 	bl	80023bc <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b64      	cmp	r3, #100	; 0x64
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e207      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b5b      	ldr	r3, [pc, #364]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCC_OscConfig+0xc0>
 8002f46:	e014      	b.n	8002f72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7ff fa38 	bl	80023bc <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f50:	f7ff fa34 	bl	80023bc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b64      	cmp	r3, #100	; 0x64
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e1f3      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f62:	4b51      	ldr	r3, [pc, #324]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f0      	bne.n	8002f50 <HAL_RCC_OscConfig+0xe8>
 8002f6e:	e000      	b.n	8002f72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d063      	beq.n	8003046 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f7e:	4b4a      	ldr	r3, [pc, #296]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00b      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f8a:	4b47      	ldr	r3, [pc, #284]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f92:	2b08      	cmp	r3, #8
 8002f94:	d11c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f96:	4b44      	ldr	r3, [pc, #272]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d116      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa2:	4b41      	ldr	r3, [pc, #260]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_RCC_OscConfig+0x152>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d001      	beq.n	8002fba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e1c7      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fba:	4b3b      	ldr	r3, [pc, #236]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4937      	ldr	r1, [pc, #220]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fce:	e03a      	b.n	8003046 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d020      	beq.n	800301a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd8:	4b34      	ldr	r3, [pc, #208]	; (80030ac <HAL_RCC_OscConfig+0x244>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fde:	f7ff f9ed 	bl	80023bc <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe4:	e008      	b.n	8002ff8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fe6:	f7ff f9e9 	bl	80023bc <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e1a8      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff8:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0f0      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003004:	4b28      	ldr	r3, [pc, #160]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	4925      	ldr	r1, [pc, #148]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 8003014:	4313      	orrs	r3, r2
 8003016:	600b      	str	r3, [r1, #0]
 8003018:	e015      	b.n	8003046 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800301a:	4b24      	ldr	r3, [pc, #144]	; (80030ac <HAL_RCC_OscConfig+0x244>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7ff f9cc 	bl	80023bc <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003028:	f7ff f9c8 	bl	80023bc <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e187      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800303a:	4b1b      	ldr	r3, [pc, #108]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d036      	beq.n	80030c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d016      	beq.n	8003088 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800305a:	4b15      	ldr	r3, [pc, #84]	; (80030b0 <HAL_RCC_OscConfig+0x248>)
 800305c:	2201      	movs	r2, #1
 800305e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003060:	f7ff f9ac 	bl	80023bc <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003068:	f7ff f9a8 	bl	80023bc <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e167      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800307a:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <HAL_RCC_OscConfig+0x240>)
 800307c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0x200>
 8003086:	e01b      	b.n	80030c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003088:	4b09      	ldr	r3, [pc, #36]	; (80030b0 <HAL_RCC_OscConfig+0x248>)
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308e:	f7ff f995 	bl	80023bc <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003094:	e00e      	b.n	80030b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003096:	f7ff f991 	bl	80023bc <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d907      	bls.n	80030b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e150      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
 80030a8:	40023800 	.word	0x40023800
 80030ac:	42470000 	.word	0x42470000
 80030b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b4:	4b88      	ldr	r3, [pc, #544]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80030b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1ea      	bne.n	8003096 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 8097 	beq.w	80031fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ce:	2300      	movs	r3, #0
 80030d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d2:	4b81      	ldr	r3, [pc, #516]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10f      	bne.n	80030fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	4b7d      	ldr	r3, [pc, #500]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	4a7c      	ldr	r2, [pc, #496]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80030e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ec:	6413      	str	r3, [r2, #64]	; 0x40
 80030ee:	4b7a      	ldr	r3, [pc, #488]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f6:	60bb      	str	r3, [r7, #8]
 80030f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030fa:	2301      	movs	r3, #1
 80030fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fe:	4b77      	ldr	r3, [pc, #476]	; (80032dc <HAL_RCC_OscConfig+0x474>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003106:	2b00      	cmp	r3, #0
 8003108:	d118      	bne.n	800313c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800310a:	4b74      	ldr	r3, [pc, #464]	; (80032dc <HAL_RCC_OscConfig+0x474>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a73      	ldr	r2, [pc, #460]	; (80032dc <HAL_RCC_OscConfig+0x474>)
 8003110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003114:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003116:	f7ff f951 	bl	80023bc <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800311e:	f7ff f94d 	bl	80023bc <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e10c      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003130:	4b6a      	ldr	r3, [pc, #424]	; (80032dc <HAL_RCC_OscConfig+0x474>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0f0      	beq.n	800311e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d106      	bne.n	8003152 <HAL_RCC_OscConfig+0x2ea>
 8003144:	4b64      	ldr	r3, [pc, #400]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003148:	4a63      	ldr	r2, [pc, #396]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800314a:	f043 0301 	orr.w	r3, r3, #1
 800314e:	6713      	str	r3, [r2, #112]	; 0x70
 8003150:	e01c      	b.n	800318c <HAL_RCC_OscConfig+0x324>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2b05      	cmp	r3, #5
 8003158:	d10c      	bne.n	8003174 <HAL_RCC_OscConfig+0x30c>
 800315a:	4b5f      	ldr	r3, [pc, #380]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800315c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315e:	4a5e      	ldr	r2, [pc, #376]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003160:	f043 0304 	orr.w	r3, r3, #4
 8003164:	6713      	str	r3, [r2, #112]	; 0x70
 8003166:	4b5c      	ldr	r3, [pc, #368]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316a:	4a5b      	ldr	r2, [pc, #364]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6713      	str	r3, [r2, #112]	; 0x70
 8003172:	e00b      	b.n	800318c <HAL_RCC_OscConfig+0x324>
 8003174:	4b58      	ldr	r3, [pc, #352]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003178:	4a57      	ldr	r2, [pc, #348]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800317a:	f023 0301 	bic.w	r3, r3, #1
 800317e:	6713      	str	r3, [r2, #112]	; 0x70
 8003180:	4b55      	ldr	r3, [pc, #340]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	4a54      	ldr	r2, [pc, #336]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003186:	f023 0304 	bic.w	r3, r3, #4
 800318a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d015      	beq.n	80031c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003194:	f7ff f912 	bl	80023bc <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7ff f90e 	bl	80023bc <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e0cb      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b2:	4b49      	ldr	r3, [pc, #292]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0ee      	beq.n	800319c <HAL_RCC_OscConfig+0x334>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c0:	f7ff f8fc 	bl	80023bc <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c6:	e00a      	b.n	80031de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c8:	f7ff f8f8 	bl	80023bc <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e0b5      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031de:	4b3e      	ldr	r3, [pc, #248]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80031e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1ee      	bne.n	80031c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d105      	bne.n	80031fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031f0:	4b39      	ldr	r3, [pc, #228]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	4a38      	ldr	r2, [pc, #224]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80031f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 80a1 	beq.w	8003348 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003206:	4b34      	ldr	r3, [pc, #208]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b08      	cmp	r3, #8
 8003210:	d05c      	beq.n	80032cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d141      	bne.n	800329e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321a:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <HAL_RCC_OscConfig+0x478>)
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003220:	f7ff f8cc 	bl	80023bc <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003226:	e008      	b.n	800323a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003228:	f7ff f8c8 	bl	80023bc <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	2b02      	cmp	r3, #2
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e087      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800323a:	4b27      	ldr	r3, [pc, #156]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1f0      	bne.n	8003228 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	019b      	lsls	r3, r3, #6
 8003256:	431a      	orrs	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325c:	085b      	lsrs	r3, r3, #1
 800325e:	3b01      	subs	r3, #1
 8003260:	041b      	lsls	r3, r3, #16
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	061b      	lsls	r3, r3, #24
 800326a:	491b      	ldr	r1, [pc, #108]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003270:	4b1b      	ldr	r3, [pc, #108]	; (80032e0 <HAL_RCC_OscConfig+0x478>)
 8003272:	2201      	movs	r2, #1
 8003274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003276:	f7ff f8a1 	bl	80023bc <HAL_GetTick>
 800327a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327c:	e008      	b.n	8003290 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800327e:	f7ff f89d 	bl	80023bc <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e05c      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0f0      	beq.n	800327e <HAL_RCC_OscConfig+0x416>
 800329c:	e054      	b.n	8003348 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <HAL_RCC_OscConfig+0x478>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7ff f88a 	bl	80023bc <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ac:	f7ff f886 	bl	80023bc <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e045      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032be:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <HAL_RCC_OscConfig+0x470>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x444>
 80032ca:	e03d      	b.n	8003348 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d107      	bne.n	80032e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e038      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
 80032d8:	40023800 	.word	0x40023800
 80032dc:	40007000 	.word	0x40007000
 80032e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032e4:	4b1b      	ldr	r3, [pc, #108]	; (8003354 <HAL_RCC_OscConfig+0x4ec>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d028      	beq.n	8003344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d121      	bne.n	8003344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800330a:	429a      	cmp	r2, r3
 800330c:	d11a      	bne.n	8003344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003314:	4013      	ands	r3, r2
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800331a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800331c:	4293      	cmp	r3, r2
 800331e:	d111      	bne.n	8003344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332a:	085b      	lsrs	r3, r3, #1
 800332c:	3b01      	subs	r3, #1
 800332e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003330:	429a      	cmp	r2, r3
 8003332:	d107      	bne.n	8003344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003340:	429a      	cmp	r2, r3
 8003342:	d001      	beq.n	8003348 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e000      	b.n	800334a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800

08003358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e0cc      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800336c:	4b68      	ldr	r3, [pc, #416]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 030f 	and.w	r3, r3, #15
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d90c      	bls.n	8003394 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800337a:	4b65      	ldr	r3, [pc, #404]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003382:	4b63      	ldr	r3, [pc, #396]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 030f 	and.w	r3, r3, #15
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d001      	beq.n	8003394 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0b8      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d020      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ac:	4b59      	ldr	r3, [pc, #356]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	4a58      	ldr	r2, [pc, #352]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c4:	4b53      	ldr	r3, [pc, #332]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	4a52      	ldr	r2, [pc, #328]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d0:	4b50      	ldr	r3, [pc, #320]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	494d      	ldr	r1, [pc, #308]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d044      	beq.n	8003478 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f6:	4b47      	ldr	r3, [pc, #284]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d119      	bne.n	8003436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e07f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d003      	beq.n	8003416 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003412:	2b03      	cmp	r3, #3
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003416:	4b3f      	ldr	r3, [pc, #252]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d109      	bne.n	8003436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e06f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003426:	4b3b      	ldr	r3, [pc, #236]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e067      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003436:	4b37      	ldr	r3, [pc, #220]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f023 0203 	bic.w	r2, r3, #3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	4934      	ldr	r1, [pc, #208]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	4313      	orrs	r3, r2
 8003446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003448:	f7fe ffb8 	bl	80023bc <HAL_GetTick>
 800344c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344e:	e00a      	b.n	8003466 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003450:	f7fe ffb4 	bl	80023bc <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	f241 3288 	movw	r2, #5000	; 0x1388
 800345e:	4293      	cmp	r3, r2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e04f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003466:	4b2b      	ldr	r3, [pc, #172]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 020c 	and.w	r2, r3, #12
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	429a      	cmp	r2, r3
 8003476:	d1eb      	bne.n	8003450 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003478:	4b25      	ldr	r3, [pc, #148]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	429a      	cmp	r2, r3
 8003484:	d20c      	bcs.n	80034a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003486:	4b22      	ldr	r3, [pc, #136]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <HAL_RCC_ClockConfig+0x1b8>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e032      	b.n	8003506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ac:	4b19      	ldr	r3, [pc, #100]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4916      	ldr	r1, [pc, #88]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	490e      	ldr	r1, [pc, #56]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034de:	f000 f821 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 80034e2:	4602      	mov	r2, r0
 80034e4:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	490a      	ldr	r1, [pc, #40]	; (8003518 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	5ccb      	ldrb	r3, [r1, r3]
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	4a09      	ldr	r2, [pc, #36]	; (800351c <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <HAL_RCC_ClockConfig+0x1c8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe f8b0 	bl	8001664 <HAL_InitTick>

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40023c00 	.word	0x40023c00
 8003514:	40023800 	.word	0x40023800
 8003518:	08009ea8 	.word	0x08009ea8
 800351c:	20000000 	.word	0x20000000
 8003520:	20000004 	.word	0x20000004

08003524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003528:	b090      	sub	sp, #64	; 0x40
 800352a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	637b      	str	r3, [r7, #52]	; 0x34
 8003530:	2300      	movs	r3, #0
 8003532:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003534:	2300      	movs	r3, #0
 8003536:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800353c:	4b59      	ldr	r3, [pc, #356]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 030c 	and.w	r3, r3, #12
 8003544:	2b08      	cmp	r3, #8
 8003546:	d00d      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x40>
 8003548:	2b08      	cmp	r3, #8
 800354a:	f200 80a1 	bhi.w	8003690 <HAL_RCC_GetSysClockFreq+0x16c>
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <HAL_RCC_GetSysClockFreq+0x34>
 8003552:	2b04      	cmp	r3, #4
 8003554:	d003      	beq.n	800355e <HAL_RCC_GetSysClockFreq+0x3a>
 8003556:	e09b      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003558:	4b53      	ldr	r3, [pc, #332]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800355a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800355c:	e09b      	b.n	8003696 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800355e:	4b53      	ldr	r3, [pc, #332]	; (80036ac <HAL_RCC_GetSysClockFreq+0x188>)
 8003560:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003562:	e098      	b.n	8003696 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003564:	4b4f      	ldr	r3, [pc, #316]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800356c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800356e:	4b4d      	ldr	r3, [pc, #308]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d028      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800357a:	4b4a      	ldr	r3, [pc, #296]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	099b      	lsrs	r3, r3, #6
 8003580:	2200      	movs	r2, #0
 8003582:	623b      	str	r3, [r7, #32]
 8003584:	627a      	str	r2, [r7, #36]	; 0x24
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800358c:	2100      	movs	r1, #0
 800358e:	4b47      	ldr	r3, [pc, #284]	; (80036ac <HAL_RCC_GetSysClockFreq+0x188>)
 8003590:	fb03 f201 	mul.w	r2, r3, r1
 8003594:	2300      	movs	r3, #0
 8003596:	fb00 f303 	mul.w	r3, r0, r3
 800359a:	4413      	add	r3, r2
 800359c:	4a43      	ldr	r2, [pc, #268]	; (80036ac <HAL_RCC_GetSysClockFreq+0x188>)
 800359e:	fba0 1202 	umull	r1, r2, r0, r2
 80035a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035a4:	460a      	mov	r2, r1
 80035a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80035a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035aa:	4413      	add	r3, r2
 80035ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b0:	2200      	movs	r2, #0
 80035b2:	61bb      	str	r3, [r7, #24]
 80035b4:	61fa      	str	r2, [r7, #28]
 80035b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035be:	f7fc fe6f 	bl	80002a0 <__aeabi_uldivmod>
 80035c2:	4602      	mov	r2, r0
 80035c4:	460b      	mov	r3, r1
 80035c6:	4613      	mov	r3, r2
 80035c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ca:	e053      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035cc:	4b35      	ldr	r3, [pc, #212]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	2200      	movs	r2, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	617a      	str	r2, [r7, #20]
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035de:	f04f 0b00 	mov.w	fp, #0
 80035e2:	4652      	mov	r2, sl
 80035e4:	465b      	mov	r3, fp
 80035e6:	f04f 0000 	mov.w	r0, #0
 80035ea:	f04f 0100 	mov.w	r1, #0
 80035ee:	0159      	lsls	r1, r3, #5
 80035f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035f4:	0150      	lsls	r0, r2, #5
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	ebb2 080a 	subs.w	r8, r2, sl
 80035fe:	eb63 090b 	sbc.w	r9, r3, fp
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800360e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003612:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003616:	ebb2 0408 	subs.w	r4, r2, r8
 800361a:	eb63 0509 	sbc.w	r5, r3, r9
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	f04f 0300 	mov.w	r3, #0
 8003626:	00eb      	lsls	r3, r5, #3
 8003628:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800362c:	00e2      	lsls	r2, r4, #3
 800362e:	4614      	mov	r4, r2
 8003630:	461d      	mov	r5, r3
 8003632:	eb14 030a 	adds.w	r3, r4, sl
 8003636:	603b      	str	r3, [r7, #0]
 8003638:	eb45 030b 	adc.w	r3, r5, fp
 800363c:	607b      	str	r3, [r7, #4]
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	e9d7 4500 	ldrd	r4, r5, [r7]
 800364a:	4629      	mov	r1, r5
 800364c:	028b      	lsls	r3, r1, #10
 800364e:	4621      	mov	r1, r4
 8003650:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003654:	4621      	mov	r1, r4
 8003656:	028a      	lsls	r2, r1, #10
 8003658:	4610      	mov	r0, r2
 800365a:	4619      	mov	r1, r3
 800365c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800365e:	2200      	movs	r2, #0
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	60fa      	str	r2, [r7, #12]
 8003664:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003668:	f7fc fe1a 	bl	80002a0 <__aeabi_uldivmod>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4613      	mov	r3, r2
 8003672:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003674:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	0c1b      	lsrs	r3, r3, #16
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	3301      	adds	r3, #1
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003684:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003688:	fbb2 f3f3 	udiv	r3, r2, r3
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800368e:	e002      	b.n	8003696 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003690:	4b05      	ldr	r3, [pc, #20]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003692:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003698:	4618      	mov	r0, r3
 800369a:	3740      	adds	r7, #64	; 0x40
 800369c:	46bd      	mov	sp, r7
 800369e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036a2:	bf00      	nop
 80036a4:	40023800 	.word	0x40023800
 80036a8:	00f42400 	.word	0x00f42400
 80036ac:	017d7840 	.word	0x017d7840

080036b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036b4:	4b03      	ldr	r3, [pc, #12]	; (80036c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	20000000 	.word	0x20000000

080036c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036cc:	f7ff fff0 	bl	80036b0 <HAL_RCC_GetHCLKFreq>
 80036d0:	4602      	mov	r2, r0
 80036d2:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	0a9b      	lsrs	r3, r3, #10
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	4903      	ldr	r1, [pc, #12]	; (80036ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80036de:	5ccb      	ldrb	r3, [r1, r3]
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40023800 	.word	0x40023800
 80036ec:	08009eb8 	.word	0x08009eb8

080036f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80036f4:	f7ff ffdc 	bl	80036b0 <HAL_RCC_GetHCLKFreq>
 80036f8:	4602      	mov	r2, r0
 80036fa:	4b05      	ldr	r3, [pc, #20]	; (8003710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	0b5b      	lsrs	r3, r3, #13
 8003700:	f003 0307 	and.w	r3, r3, #7
 8003704:	4903      	ldr	r1, [pc, #12]	; (8003714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003706:	5ccb      	ldrb	r3, [r1, r3]
 8003708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800370c:	4618      	mov	r0, r3
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40023800 	.word	0x40023800
 8003714:	08009eb8 	.word	0x08009eb8

08003718 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	220f      	movs	r2, #15
 8003726:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003728:	4b12      	ldr	r3, [pc, #72]	; (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 0203 	and.w	r2, r3, #3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003734:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003740:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800374c:	4b09      	ldr	r3, [pc, #36]	; (8003774 <HAL_RCC_GetClockConfig+0x5c>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	08db      	lsrs	r3, r3, #3
 8003752:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <HAL_RCC_GetClockConfig+0x60>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 020f 	and.w	r2, r3, #15
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	601a      	str	r2, [r3, #0]
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800
 8003778:	40023c00 	.word	0x40023c00

0800377c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10b      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d105      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d075      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80037b0:	4b91      	ldr	r3, [pc, #580]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037b6:	f7fe fe01 	bl	80023bc <HAL_GetTick>
 80037ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037bc:	e008      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80037be:	f7fe fdfd 	bl	80023bc <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e189      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037d0:	4b8a      	ldr	r3, [pc, #552]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1f0      	bne.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d009      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	019a      	lsls	r2, r3, #6
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	071b      	lsls	r3, r3, #28
 80037f4:	4981      	ldr	r1, [pc, #516]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d01f      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003808:	4b7c      	ldr	r3, [pc, #496]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800380a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800380e:	0f1b      	lsrs	r3, r3, #28
 8003810:	f003 0307 	and.w	r3, r3, #7
 8003814:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	019a      	lsls	r2, r3, #6
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	061b      	lsls	r3, r3, #24
 8003822:	431a      	orrs	r2, r3
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	071b      	lsls	r3, r3, #28
 8003828:	4974      	ldr	r1, [pc, #464]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003830:	4b72      	ldr	r3, [pc, #456]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003836:	f023 021f 	bic.w	r2, r3, #31
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	3b01      	subs	r3, #1
 8003840:	496e      	ldr	r1, [pc, #440]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00d      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	019a      	lsls	r2, r3, #6
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	061b      	lsls	r3, r3, #24
 8003860:	431a      	orrs	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	071b      	lsls	r3, r3, #28
 8003868:	4964      	ldr	r1, [pc, #400]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003870:	4b61      	ldr	r3, [pc, #388]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003872:	2201      	movs	r2, #1
 8003874:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003876:	f7fe fda1 	bl	80023bc <HAL_GetTick>
 800387a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800387c:	e008      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800387e:	f7fe fd9d 	bl	80023bc <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e129      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003890:	4b5a      	ldr	r3, [pc, #360]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f0      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0304 	and.w	r3, r3, #4
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d105      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d079      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038b4:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038ba:	f7fe fd7f 	bl	80023bc <HAL_GetTick>
 80038be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038c0:	e008      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80038c2:	f7fe fd7b 	bl	80023bc <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e107      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038d4:	4b49      	ldr	r3, [pc, #292]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038e0:	d0ef      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d020      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80038ee:	4b43      	ldr	r3, [pc, #268]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80038f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f4:	0f1b      	lsrs	r3, r3, #28
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	019a      	lsls	r2, r3, #6
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	061b      	lsls	r3, r3, #24
 8003908:	431a      	orrs	r2, r3
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	071b      	lsls	r3, r3, #28
 800390e:	493b      	ldr	r1, [pc, #236]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003916:	4b39      	ldr	r3, [pc, #228]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003918:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800391c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	3b01      	subs	r3, #1
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	4934      	ldr	r1, [pc, #208]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800392a:	4313      	orrs	r3, r2
 800392c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d01e      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800393c:	4b2f      	ldr	r3, [pc, #188]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800393e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003942:	0e1b      	lsrs	r3, r3, #24
 8003944:	f003 030f 	and.w	r3, r3, #15
 8003948:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	019a      	lsls	r2, r3, #6
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	061b      	lsls	r3, r3, #24
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	071b      	lsls	r3, r3, #28
 800395c:	4927      	ldr	r1, [pc, #156]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003964:	4b25      	ldr	r3, [pc, #148]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003966:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800396a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	4922      	ldr	r1, [pc, #136]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003974:	4313      	orrs	r3, r2
 8003976:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800397a:	4b21      	ldr	r3, [pc, #132]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800397c:	2201      	movs	r2, #1
 800397e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003980:	f7fe fd1c 	bl	80023bc <HAL_GetTick>
 8003984:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003986:	e008      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003988:	f7fe fd18 	bl	80023bc <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e0a4      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800399a:	4b18      	ldr	r3, [pc, #96]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039a6:	d1ef      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0320 	and.w	r3, r3, #32
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 808b 	beq.w	8003acc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b10      	ldr	r3, [pc, #64]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	4a0f      	ldr	r2, [pc, #60]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039c4:	6413      	str	r3, [r2, #64]	; 0x40
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80039d2:	4b0c      	ldr	r3, [pc, #48]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a0b      	ldr	r2, [pc, #44]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039dc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039de:	f7fe fced 	bl	80023bc <HAL_GetTick>
 80039e2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80039e4:	e010      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80039e6:	f7fe fce9 	bl	80023bc <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d909      	bls.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e075      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80039f8:	42470068 	.word	0x42470068
 80039fc:	40023800 	.word	0x40023800
 8003a00:	42470070 	.word	0x42470070
 8003a04:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a08:	4b38      	ldr	r3, [pc, #224]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0e8      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a14:	4b36      	ldr	r3, [pc, #216]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d02f      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d028      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a32:	4b2f      	ldr	r3, [pc, #188]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a3c:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003a3e:	2201      	movs	r2, #1
 8003a40:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a42:	4b2c      	ldr	r3, [pc, #176]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003a48:	4a29      	ldr	r2, [pc, #164]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a4e:	4b28      	ldr	r3, [pc, #160]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d114      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003a5a:	f7fe fcaf 	bl	80023bc <HAL_GetTick>
 8003a5e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a60:	e00a      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7fe fcab 	bl	80023bc <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e035      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a78:	4b1d      	ldr	r3, [pc, #116]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0ee      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a90:	d10d      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003a92:	4b17      	ldr	r3, [pc, #92]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aa6:	4912      	ldr	r1, [pc, #72]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	608b      	str	r3, [r1, #8]
 8003aac:	e005      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003aae:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	4a0f      	ldr	r2, [pc, #60]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ab4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003ab8:	6093      	str	r3, [r2, #8]
 8003aba:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003abc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac6:	490a      	ldr	r1, [pc, #40]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d004      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003ade:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003ae0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40007000 	.word	0x40007000
 8003af0:	40023800 	.word	0x40023800
 8003af4:	42470e40 	.word	0x42470e40
 8003af8:	424711e0 	.word	0x424711e0

08003afc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e066      	b.n	8003be0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	7f5b      	ldrb	r3, [r3, #29]
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d105      	bne.n	8003b28 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fd fd48 	bl	80015b8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	22ca      	movs	r2, #202	; 0xca
 8003b34:	625a      	str	r2, [r3, #36]	; 0x24
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2253      	movs	r2, #83	; 0x53
 8003b3c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f87a 	bl	8003c38 <RTC_EnterInitMode>
 8003b44:	4603      	mov	r3, r0
 8003b46:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d12c      	bne.n	8003ba8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003b5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b60:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6899      	ldr	r1, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	68d2      	ldr	r2, [r2, #12]
 8003b88:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6919      	ldr	r1, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	041a      	lsls	r2, r3, #16
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f881 	bl	8003ca6 <RTC_ExitInitMode>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d113      	bne.n	8003bd6 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	699a      	ldr	r2, [r3, #24]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	22ff      	movs	r2, #255	; 0xff
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68da      	ldr	r2, [r3, #12]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c02:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c04:	f7fe fbda 	bl	80023bc <HAL_GetTick>
 8003c08:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c0a:	e009      	b.n	8003c20 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c0c:	f7fe fbd6 	bl	80023bc <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c1a:	d901      	bls.n	8003c20 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e007      	b.n	8003c30 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f003 0320 	and.w	r3, r3, #32
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0ee      	beq.n	8003c0c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d122      	bne.n	8003c9c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c64:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c66:	f7fe fba9 	bl	80023bc <HAL_GetTick>
 8003c6a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c6c:	e00c      	b.n	8003c88 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c6e:	f7fe fba5 	bl	80023bc <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c7c:	d904      	bls.n	8003c88 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2204      	movs	r2, #4
 8003c82:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d102      	bne.n	8003c9c <RTC_EnterInitMode+0x64>
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d1e8      	bne.n	8003c6e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b084      	sub	sp, #16
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cc0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0320 	and.w	r3, r3, #32
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10a      	bne.n	8003ce6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff ff89 	bl	8003be8 <HAL_RTC_WaitForSynchro>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d004      	beq.n	8003ce6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2204      	movs	r2, #4
 8003ce0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e041      	b.n	8003d86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fe f804 	bl	8001d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4610      	mov	r0, r2
 8003d30:	f000 ff42 	bl	8004bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
	...

08003d90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d001      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e04e      	b.n	8003e46 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 0201 	orr.w	r2, r2, #1
 8003dbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a23      	ldr	r2, [pc, #140]	; (8003e54 <HAL_TIM_Base_Start_IT+0xc4>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d022      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd2:	d01d      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a1f      	ldr	r2, [pc, #124]	; (8003e58 <HAL_TIM_Base_Start_IT+0xc8>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d018      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1e      	ldr	r2, [pc, #120]	; (8003e5c <HAL_TIM_Base_Start_IT+0xcc>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d013      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1c      	ldr	r2, [pc, #112]	; (8003e60 <HAL_TIM_Base_Start_IT+0xd0>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d00e      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1b      	ldr	r2, [pc, #108]	; (8003e64 <HAL_TIM_Base_Start_IT+0xd4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d009      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a19      	ldr	r2, [pc, #100]	; (8003e68 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d004      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x80>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a18      	ldr	r2, [pc, #96]	; (8003e6c <HAL_TIM_Base_Start_IT+0xdc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d111      	bne.n	8003e34 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2b06      	cmp	r3, #6
 8003e20:	d010      	beq.n	8003e44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0201 	orr.w	r2, r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e32:	e007      	b.n	8003e44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40010000 	.word	0x40010000
 8003e58:	40000400 	.word	0x40000400
 8003e5c:	40000800 	.word	0x40000800
 8003e60:	40000c00 	.word	0x40000c00
 8003e64:	40010400 	.word	0x40010400
 8003e68:	40014000 	.word	0x40014000
 8003e6c:	40001800 	.word	0x40001800

08003e70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e041      	b.n	8003f06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f839 	bl	8003f0e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4619      	mov	r1, r3
 8003eae:	4610      	mov	r0, r2
 8003eb0:	f000 fe82 	bl	8004bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b083      	sub	sp, #12
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d109      	bne.n	8003f48 <HAL_TIM_PWM_Start+0x24>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	bf14      	ite	ne
 8003f40:	2301      	movne	r3, #1
 8003f42:	2300      	moveq	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	e022      	b.n	8003f8e <HAL_TIM_PWM_Start+0x6a>
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d109      	bne.n	8003f62 <HAL_TIM_PWM_Start+0x3e>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	bf14      	ite	ne
 8003f5a:	2301      	movne	r3, #1
 8003f5c:	2300      	moveq	r3, #0
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	e015      	b.n	8003f8e <HAL_TIM_PWM_Start+0x6a>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d109      	bne.n	8003f7c <HAL_TIM_PWM_Start+0x58>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	bf14      	ite	ne
 8003f74:	2301      	movne	r3, #1
 8003f76:	2300      	moveq	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	e008      	b.n	8003f8e <HAL_TIM_PWM_Start+0x6a>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	bf14      	ite	ne
 8003f88:	2301      	movne	r3, #1
 8003f8a:	2300      	moveq	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e07c      	b.n	8004090 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d104      	bne.n	8003fa6 <HAL_TIM_PWM_Start+0x82>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fa4:	e013      	b.n	8003fce <HAL_TIM_PWM_Start+0xaa>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d104      	bne.n	8003fb6 <HAL_TIM_PWM_Start+0x92>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fb4:	e00b      	b.n	8003fce <HAL_TIM_PWM_Start+0xaa>
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d104      	bne.n	8003fc6 <HAL_TIM_PWM_Start+0xa2>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc4:	e003      	b.n	8003fce <HAL_TIM_PWM_Start+0xaa>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	6839      	ldr	r1, [r7, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f001 fa02 	bl	80053e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a2d      	ldr	r2, [pc, #180]	; (8004098 <HAL_TIM_PWM_Start+0x174>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d004      	beq.n	8003ff0 <HAL_TIM_PWM_Start+0xcc>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a2c      	ldr	r2, [pc, #176]	; (800409c <HAL_TIM_PWM_Start+0x178>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d101      	bne.n	8003ff4 <HAL_TIM_PWM_Start+0xd0>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e000      	b.n	8003ff6 <HAL_TIM_PWM_Start+0xd2>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004008:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a22      	ldr	r2, [pc, #136]	; (8004098 <HAL_TIM_PWM_Start+0x174>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d022      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800401c:	d01d      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1f      	ldr	r2, [pc, #124]	; (80040a0 <HAL_TIM_PWM_Start+0x17c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d018      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1d      	ldr	r2, [pc, #116]	; (80040a4 <HAL_TIM_PWM_Start+0x180>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d013      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1c      	ldr	r2, [pc, #112]	; (80040a8 <HAL_TIM_PWM_Start+0x184>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00e      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a16      	ldr	r2, [pc, #88]	; (800409c <HAL_TIM_PWM_Start+0x178>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d009      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a18      	ldr	r2, [pc, #96]	; (80040ac <HAL_TIM_PWM_Start+0x188>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d004      	beq.n	800405a <HAL_TIM_PWM_Start+0x136>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a16      	ldr	r2, [pc, #88]	; (80040b0 <HAL_TIM_PWM_Start+0x18c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d111      	bne.n	800407e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b06      	cmp	r3, #6
 800406a:	d010      	beq.n	800408e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407c:	e007      	b.n	800408e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 0201 	orr.w	r2, r2, #1
 800408c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40010000 	.word	0x40010000
 800409c:	40010400 	.word	0x40010400
 80040a0:	40000400 	.word	0x40000400
 80040a4:	40000800 	.word	0x40000800
 80040a8:	40000c00 	.word	0x40000c00
 80040ac:	40014000 	.word	0x40014000
 80040b0:	40001800 	.word	0x40001800

080040b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2200      	movs	r2, #0
 80040c4:	6839      	ldr	r1, [r7, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f001 f98a 	bl	80053e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a2e      	ldr	r2, [pc, #184]	; (800418c <HAL_TIM_PWM_Stop+0xd8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d004      	beq.n	80040e0 <HAL_TIM_PWM_Stop+0x2c>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a2d      	ldr	r2, [pc, #180]	; (8004190 <HAL_TIM_PWM_Stop+0xdc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d101      	bne.n	80040e4 <HAL_TIM_PWM_Stop+0x30>
 80040e0:	2301      	movs	r3, #1
 80040e2:	e000      	b.n	80040e6 <HAL_TIM_PWM_Stop+0x32>
 80040e4:	2300      	movs	r3, #0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d017      	beq.n	800411a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6a1a      	ldr	r2, [r3, #32]
 80040f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80040f4:	4013      	ands	r3, r2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10f      	bne.n	800411a <HAL_TIM_PWM_Stop+0x66>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6a1a      	ldr	r2, [r3, #32]
 8004100:	f240 4344 	movw	r3, #1092	; 0x444
 8004104:	4013      	ands	r3, r2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d107      	bne.n	800411a <HAL_TIM_PWM_Stop+0x66>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004118:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6a1a      	ldr	r2, [r3, #32]
 8004120:	f241 1311 	movw	r3, #4369	; 0x1111
 8004124:	4013      	ands	r3, r2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10f      	bne.n	800414a <HAL_TIM_PWM_Stop+0x96>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	6a1a      	ldr	r2, [r3, #32]
 8004130:	f240 4344 	movw	r3, #1092	; 0x444
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d107      	bne.n	800414a <HAL_TIM_PWM_Stop+0x96>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0201 	bic.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d104      	bne.n	800415a <HAL_TIM_PWM_Stop+0xa6>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004158:	e013      	b.n	8004182 <HAL_TIM_PWM_Stop+0xce>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b04      	cmp	r3, #4
 800415e:	d104      	bne.n	800416a <HAL_TIM_PWM_Stop+0xb6>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004168:	e00b      	b.n	8004182 <HAL_TIM_PWM_Stop+0xce>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d104      	bne.n	800417a <HAL_TIM_PWM_Stop+0xc6>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004178:	e003      	b.n	8004182 <HAL_TIM_PWM_Stop+0xce>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40010000 	.word	0x40010000
 8004190:	40010400 	.word	0x40010400

08004194 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e041      	b.n	800422a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f839 	bl	8004232 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3304      	adds	r3, #4
 80041d0:	4619      	mov	r1, r3
 80041d2:	4610      	mov	r0, r2
 80041d4:	f000 fcf0 	bl	8004bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
	...

08004248 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d104      	bne.n	8004266 <HAL_TIM_IC_Start_IT+0x1e>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004262:	b2db      	uxtb	r3, r3
 8004264:	e013      	b.n	800428e <HAL_TIM_IC_Start_IT+0x46>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b04      	cmp	r3, #4
 800426a:	d104      	bne.n	8004276 <HAL_TIM_IC_Start_IT+0x2e>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004272:	b2db      	uxtb	r3, r3
 8004274:	e00b      	b.n	800428e <HAL_TIM_IC_Start_IT+0x46>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b08      	cmp	r3, #8
 800427a:	d104      	bne.n	8004286 <HAL_TIM_IC_Start_IT+0x3e>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004282:	b2db      	uxtb	r3, r3
 8004284:	e003      	b.n	800428e <HAL_TIM_IC_Start_IT+0x46>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800428c:	b2db      	uxtb	r3, r3
 800428e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d104      	bne.n	80042a0 <HAL_TIM_IC_Start_IT+0x58>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800429c:	b2db      	uxtb	r3, r3
 800429e:	e013      	b.n	80042c8 <HAL_TIM_IC_Start_IT+0x80>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d104      	bne.n	80042b0 <HAL_TIM_IC_Start_IT+0x68>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	e00b      	b.n	80042c8 <HAL_TIM_IC_Start_IT+0x80>
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d104      	bne.n	80042c0 <HAL_TIM_IC_Start_IT+0x78>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	e003      	b.n	80042c8 <HAL_TIM_IC_Start_IT+0x80>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80042ca:	7bbb      	ldrb	r3, [r7, #14]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d102      	bne.n	80042d6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80042d0:	7b7b      	ldrb	r3, [r7, #13]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d001      	beq.n	80042da <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e0cc      	b.n	8004474 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d104      	bne.n	80042ea <HAL_TIM_IC_Start_IT+0xa2>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042e8:	e013      	b.n	8004312 <HAL_TIM_IC_Start_IT+0xca>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d104      	bne.n	80042fa <HAL_TIM_IC_Start_IT+0xb2>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042f8:	e00b      	b.n	8004312 <HAL_TIM_IC_Start_IT+0xca>
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d104      	bne.n	800430a <HAL_TIM_IC_Start_IT+0xc2>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004308:	e003      	b.n	8004312 <HAL_TIM_IC_Start_IT+0xca>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2202      	movs	r2, #2
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d104      	bne.n	8004322 <HAL_TIM_IC_Start_IT+0xda>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004320:	e013      	b.n	800434a <HAL_TIM_IC_Start_IT+0x102>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b04      	cmp	r3, #4
 8004326:	d104      	bne.n	8004332 <HAL_TIM_IC_Start_IT+0xea>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004330:	e00b      	b.n	800434a <HAL_TIM_IC_Start_IT+0x102>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b08      	cmp	r3, #8
 8004336:	d104      	bne.n	8004342 <HAL_TIM_IC_Start_IT+0xfa>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004340:	e003      	b.n	800434a <HAL_TIM_IC_Start_IT+0x102>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2202      	movs	r2, #2
 8004346:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b0c      	cmp	r3, #12
 800434e:	d841      	bhi.n	80043d4 <HAL_TIM_IC_Start_IT+0x18c>
 8004350:	a201      	add	r2, pc, #4	; (adr r2, 8004358 <HAL_TIM_IC_Start_IT+0x110>)
 8004352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004356:	bf00      	nop
 8004358:	0800438d 	.word	0x0800438d
 800435c:	080043d5 	.word	0x080043d5
 8004360:	080043d5 	.word	0x080043d5
 8004364:	080043d5 	.word	0x080043d5
 8004368:	0800439f 	.word	0x0800439f
 800436c:	080043d5 	.word	0x080043d5
 8004370:	080043d5 	.word	0x080043d5
 8004374:	080043d5 	.word	0x080043d5
 8004378:	080043b1 	.word	0x080043b1
 800437c:	080043d5 	.word	0x080043d5
 8004380:	080043d5 	.word	0x080043d5
 8004384:	080043d5 	.word	0x080043d5
 8004388:	080043c3 	.word	0x080043c3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68da      	ldr	r2, [r3, #12]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0202 	orr.w	r2, r2, #2
 800439a:	60da      	str	r2, [r3, #12]
      break;
 800439c:	e01d      	b.n	80043da <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f042 0204 	orr.w	r2, r2, #4
 80043ac:	60da      	str	r2, [r3, #12]
      break;
 80043ae:	e014      	b.n	80043da <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0208 	orr.w	r2, r2, #8
 80043be:	60da      	str	r2, [r3, #12]
      break;
 80043c0:	e00b      	b.n	80043da <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68da      	ldr	r2, [r3, #12]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f042 0210 	orr.w	r2, r2, #16
 80043d0:	60da      	str	r2, [r3, #12]
      break;
 80043d2:	e002      	b.n	80043da <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      break;
 80043d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d148      	bne.n	8004472 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2201      	movs	r2, #1
 80043e6:	6839      	ldr	r1, [r7, #0]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fff9 	bl	80053e0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a22      	ldr	r2, [pc, #136]	; (800447c <HAL_TIM_IC_Start_IT+0x234>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d022      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004400:	d01d      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a1e      	ldr	r2, [pc, #120]	; (8004480 <HAL_TIM_IC_Start_IT+0x238>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d018      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a1c      	ldr	r2, [pc, #112]	; (8004484 <HAL_TIM_IC_Start_IT+0x23c>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a1b      	ldr	r2, [pc, #108]	; (8004488 <HAL_TIM_IC_Start_IT+0x240>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d00e      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a19      	ldr	r2, [pc, #100]	; (800448c <HAL_TIM_IC_Start_IT+0x244>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d009      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a18      	ldr	r2, [pc, #96]	; (8004490 <HAL_TIM_IC_Start_IT+0x248>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d004      	beq.n	800443e <HAL_TIM_IC_Start_IT+0x1f6>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a16      	ldr	r2, [pc, #88]	; (8004494 <HAL_TIM_IC_Start_IT+0x24c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d111      	bne.n	8004462 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b06      	cmp	r3, #6
 800444e:	d010      	beq.n	8004472 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0201 	orr.w	r2, r2, #1
 800445e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004460:	e007      	b.n	8004472 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004472:	7bfb      	ldrb	r3, [r7, #15]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40010000 	.word	0x40010000
 8004480:	40000400 	.word	0x40000400
 8004484:	40000800 	.word	0x40000800
 8004488:	40000c00 	.word	0x40000c00
 800448c:	40010400 	.word	0x40010400
 8004490:	40014000 	.word	0x40014000
 8004494:	40001800 	.word	0x40001800

08004498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d122      	bne.n	80044f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d11b      	bne.n	80044f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f06f 0202 	mvn.w	r2, #2
 80044c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7fc f9f8 	bl	80008d0 <HAL_TIM_IC_CaptureCallback>
 80044e0:	e005      	b.n	80044ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fb4a 	bl	8004b7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 fb51 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d122      	bne.n	8004548 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b04      	cmp	r3, #4
 800450e:	d11b      	bne.n	8004548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f06f 0204 	mvn.w	r2, #4
 8004518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2202      	movs	r2, #2
 800451e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7fc f9ce 	bl	80008d0 <HAL_TIM_IC_CaptureCallback>
 8004534:	e005      	b.n	8004542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fb20 	bl	8004b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fb27 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f003 0308 	and.w	r3, r3, #8
 8004552:	2b08      	cmp	r3, #8
 8004554:	d122      	bne.n	800459c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	f003 0308 	and.w	r3, r3, #8
 8004560:	2b08      	cmp	r3, #8
 8004562:	d11b      	bne.n	800459c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0208 	mvn.w	r2, #8
 800456c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2204      	movs	r2, #4
 8004572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7fc f9a4 	bl	80008d0 <HAL_TIM_IC_CaptureCallback>
 8004588:	e005      	b.n	8004596 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 faf6 	bl	8004b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 fafd 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b10      	cmp	r3, #16
 80045a8:	d122      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f003 0310 	and.w	r3, r3, #16
 80045b4:	2b10      	cmp	r3, #16
 80045b6:	d11b      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0210 	mvn.w	r2, #16
 80045c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2208      	movs	r2, #8
 80045c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7fc f97a 	bl	80008d0 <HAL_TIM_IC_CaptureCallback>
 80045dc:	e005      	b.n	80045ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 facc 	bl	8004b7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fad3 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d10e      	bne.n	800461c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b01      	cmp	r3, #1
 800460a:	d107      	bne.n	800461c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0201 	mvn.w	r2, #1
 8004614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fc fd96 	bl	8001148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004626:	2b80      	cmp	r3, #128	; 0x80
 8004628:	d10e      	bne.n	8004648 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004634:	2b80      	cmp	r3, #128	; 0x80
 8004636:	d107      	bne.n	8004648 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 ff78 	bl	8005538 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004652:	2b40      	cmp	r3, #64	; 0x40
 8004654:	d10e      	bne.n	8004674 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d107      	bne.n	8004674 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800466c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa98 	bl	8004ba4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b20      	cmp	r3, #32
 8004680:	d10e      	bne.n	80046a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b20      	cmp	r3, #32
 800468e:	d107      	bne.n	80046a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0220 	mvn.w	r2, #32
 8004698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 ff42 	bl	8005524 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046a0:	bf00      	nop
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e088      	b.n	80047d8 <HAL_TIM_IC_ConfigChannel+0x130>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d11b      	bne.n	800470c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6818      	ldr	r0, [r3, #0]
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	6819      	ldr	r1, [r3, #0]
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f000 fcb8 	bl	8005058 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 020c 	bic.w	r2, r2, #12
 80046f6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6999      	ldr	r1, [r3, #24]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	619a      	str	r2, [r3, #24]
 800470a:	e060      	b.n	80047ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b04      	cmp	r3, #4
 8004710:	d11c      	bne.n	800474c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6818      	ldr	r0, [r3, #0]
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	6819      	ldr	r1, [r3, #0]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f000 fd3c 	bl	800519e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699a      	ldr	r2, [r3, #24]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004734:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6999      	ldr	r1, [r3, #24]
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	021a      	lsls	r2, r3, #8
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	619a      	str	r2, [r3, #24]
 800474a:	e040      	b.n	80047ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b08      	cmp	r3, #8
 8004750:	d11b      	bne.n	800478a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6819      	ldr	r1, [r3, #0]
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f000 fd89 	bl	8005278 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69da      	ldr	r2, [r3, #28]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 020c 	bic.w	r2, r2, #12
 8004774:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	69d9      	ldr	r1, [r3, #28]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	61da      	str	r2, [r3, #28]
 8004788:	e021      	b.n	80047ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b0c      	cmp	r3, #12
 800478e:	d11c      	bne.n	80047ca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6818      	ldr	r0, [r3, #0]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	6819      	ldr	r1, [r3, #0]
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	f000 fda6 	bl	80052f0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80047b2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	69d9      	ldr	r1, [r3, #28]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	021a      	lsls	r2, r3, #8
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	61da      	str	r2, [r3, #28]
 80047c8:	e001      	b.n	80047ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047ec:	2300      	movs	r3, #0
 80047ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e0ae      	b.n	800495c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b0c      	cmp	r3, #12
 800480a:	f200 809f 	bhi.w	800494c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800480e:	a201      	add	r2, pc, #4	; (adr r2, 8004814 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004814:	08004849 	.word	0x08004849
 8004818:	0800494d 	.word	0x0800494d
 800481c:	0800494d 	.word	0x0800494d
 8004820:	0800494d 	.word	0x0800494d
 8004824:	08004889 	.word	0x08004889
 8004828:	0800494d 	.word	0x0800494d
 800482c:	0800494d 	.word	0x0800494d
 8004830:	0800494d 	.word	0x0800494d
 8004834:	080048cb 	.word	0x080048cb
 8004838:	0800494d 	.word	0x0800494d
 800483c:	0800494d 	.word	0x0800494d
 8004840:	0800494d 	.word	0x0800494d
 8004844:	0800490b 	.word	0x0800490b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68b9      	ldr	r1, [r7, #8]
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fa52 	bl	8004cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699a      	ldr	r2, [r3, #24]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0208 	orr.w	r2, r2, #8
 8004862:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0204 	bic.w	r2, r2, #4
 8004872:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6999      	ldr	r1, [r3, #24]
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	691a      	ldr	r2, [r3, #16]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	619a      	str	r2, [r3, #24]
      break;
 8004886:	e064      	b.n	8004952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	4618      	mov	r0, r3
 8004890:	f000 faa2 	bl	8004dd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	699a      	ldr	r2, [r3, #24]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6999      	ldr	r1, [r3, #24]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	021a      	lsls	r2, r3, #8
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	619a      	str	r2, [r3, #24]
      break;
 80048c8:	e043      	b.n	8004952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 faf7 	bl	8004ec4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	69da      	ldr	r2, [r3, #28]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0208 	orr.w	r2, r2, #8
 80048e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0204 	bic.w	r2, r2, #4
 80048f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	69d9      	ldr	r1, [r3, #28]
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	691a      	ldr	r2, [r3, #16]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	430a      	orrs	r2, r1
 8004906:	61da      	str	r2, [r3, #28]
      break;
 8004908:	e023      	b.n	8004952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68b9      	ldr	r1, [r7, #8]
 8004910:	4618      	mov	r0, r3
 8004912:	f000 fb4b 	bl	8004fac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	69da      	ldr	r2, [r3, #28]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004924:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69da      	ldr	r2, [r3, #28]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004934:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69d9      	ldr	r1, [r3, #28]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	021a      	lsls	r2, r3, #8
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	61da      	str	r2, [r3, #28]
      break;
 800494a:	e002      	b.n	8004952 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	75fb      	strb	r3, [r7, #23]
      break;
 8004950:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800495a:	7dfb      	ldrb	r3, [r7, #23]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800496e:	2300      	movs	r3, #0
 8004970:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <HAL_TIM_ConfigClockSource+0x1c>
 800497c:	2302      	movs	r3, #2
 800497e:	e0b4      	b.n	8004aea <HAL_TIM_ConfigClockSource+0x186>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800499e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049b8:	d03e      	beq.n	8004a38 <HAL_TIM_ConfigClockSource+0xd4>
 80049ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049be:	f200 8087 	bhi.w	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c6:	f000 8086 	beq.w	8004ad6 <HAL_TIM_ConfigClockSource+0x172>
 80049ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ce:	d87f      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049d0:	2b70      	cmp	r3, #112	; 0x70
 80049d2:	d01a      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0xa6>
 80049d4:	2b70      	cmp	r3, #112	; 0x70
 80049d6:	d87b      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049d8:	2b60      	cmp	r3, #96	; 0x60
 80049da:	d050      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x11a>
 80049dc:	2b60      	cmp	r3, #96	; 0x60
 80049de:	d877      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049e0:	2b50      	cmp	r3, #80	; 0x50
 80049e2:	d03c      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0xfa>
 80049e4:	2b50      	cmp	r3, #80	; 0x50
 80049e6:	d873      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049e8:	2b40      	cmp	r3, #64	; 0x40
 80049ea:	d058      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0x13a>
 80049ec:	2b40      	cmp	r3, #64	; 0x40
 80049ee:	d86f      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049f0:	2b30      	cmp	r3, #48	; 0x30
 80049f2:	d064      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0x15a>
 80049f4:	2b30      	cmp	r3, #48	; 0x30
 80049f6:	d86b      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d060      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0x15a>
 80049fc:	2b20      	cmp	r3, #32
 80049fe:	d867      	bhi.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d05c      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0x15a>
 8004a04:	2b10      	cmp	r3, #16
 8004a06:	d05a      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0x15a>
 8004a08:	e062      	b.n	8004ad0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6818      	ldr	r0, [r3, #0]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6899      	ldr	r1, [r3, #8]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f000 fcc1 	bl	80053a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68ba      	ldr	r2, [r7, #8]
 8004a34:	609a      	str	r2, [r3, #8]
      break;
 8004a36:	e04f      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6818      	ldr	r0, [r3, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	6899      	ldr	r1, [r3, #8]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f000 fcaa 	bl	80053a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a5a:	609a      	str	r2, [r3, #8]
      break;
 8004a5c:	e03c      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6859      	ldr	r1, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f000 fb68 	bl	8005140 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2150      	movs	r1, #80	; 0x50
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 fc77 	bl	800536a <TIM_ITRx_SetConfig>
      break;
 8004a7c:	e02c      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6859      	ldr	r1, [r3, #4]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f000 fbc4 	bl	8005218 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2160      	movs	r1, #96	; 0x60
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fc67 	bl	800536a <TIM_ITRx_SetConfig>
      break;
 8004a9c:	e01c      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6818      	ldr	r0, [r3, #0]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	6859      	ldr	r1, [r3, #4]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f000 fb48 	bl	8005140 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2140      	movs	r1, #64	; 0x40
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fc57 	bl	800536a <TIM_ITRx_SetConfig>
      break;
 8004abc:	e00c      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	4610      	mov	r0, r2
 8004aca:	f000 fc4e 	bl	800536a <TIM_ITRx_SetConfig>
      break;
 8004ace:	e003      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ad4:	e000      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ad6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b0c      	cmp	r3, #12
 8004b06:	d831      	bhi.n	8004b6c <HAL_TIM_ReadCapturedValue+0x78>
 8004b08:	a201      	add	r2, pc, #4	; (adr r2, 8004b10 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0e:	bf00      	nop
 8004b10:	08004b45 	.word	0x08004b45
 8004b14:	08004b6d 	.word	0x08004b6d
 8004b18:	08004b6d 	.word	0x08004b6d
 8004b1c:	08004b6d 	.word	0x08004b6d
 8004b20:	08004b4f 	.word	0x08004b4f
 8004b24:	08004b6d 	.word	0x08004b6d
 8004b28:	08004b6d 	.word	0x08004b6d
 8004b2c:	08004b6d 	.word	0x08004b6d
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	08004b6d 	.word	0x08004b6d
 8004b38:	08004b6d 	.word	0x08004b6d
 8004b3c:	08004b6d 	.word	0x08004b6d
 8004b40:	08004b63 	.word	0x08004b63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4a:	60fb      	str	r3, [r7, #12]

      break;
 8004b4c:	e00f      	b.n	8004b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b54:	60fb      	str	r3, [r7, #12]

      break;
 8004b56:	e00a      	b.n	8004b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b5e:	60fb      	str	r3, [r7, #12]

      break;
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	60fb      	str	r3, [r7, #12]

      break;
 8004b6a:	e000      	b.n	8004b6e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004b6c:	bf00      	nop
  }

  return tmpreg;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a40      	ldr	r2, [pc, #256]	; (8004ccc <TIM_Base_SetConfig+0x114>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d013      	beq.n	8004bf8 <TIM_Base_SetConfig+0x40>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bd6:	d00f      	beq.n	8004bf8 <TIM_Base_SetConfig+0x40>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a3d      	ldr	r2, [pc, #244]	; (8004cd0 <TIM_Base_SetConfig+0x118>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d00b      	beq.n	8004bf8 <TIM_Base_SetConfig+0x40>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a3c      	ldr	r2, [pc, #240]	; (8004cd4 <TIM_Base_SetConfig+0x11c>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d007      	beq.n	8004bf8 <TIM_Base_SetConfig+0x40>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a3b      	ldr	r2, [pc, #236]	; (8004cd8 <TIM_Base_SetConfig+0x120>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d003      	beq.n	8004bf8 <TIM_Base_SetConfig+0x40>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a3a      	ldr	r2, [pc, #232]	; (8004cdc <TIM_Base_SetConfig+0x124>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d108      	bne.n	8004c0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a2f      	ldr	r2, [pc, #188]	; (8004ccc <TIM_Base_SetConfig+0x114>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d02b      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c18:	d027      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a2c      	ldr	r2, [pc, #176]	; (8004cd0 <TIM_Base_SetConfig+0x118>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d023      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a2b      	ldr	r2, [pc, #172]	; (8004cd4 <TIM_Base_SetConfig+0x11c>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d01f      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a2a      	ldr	r2, [pc, #168]	; (8004cd8 <TIM_Base_SetConfig+0x120>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d01b      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a29      	ldr	r2, [pc, #164]	; (8004cdc <TIM_Base_SetConfig+0x124>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d017      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a28      	ldr	r2, [pc, #160]	; (8004ce0 <TIM_Base_SetConfig+0x128>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d013      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a27      	ldr	r2, [pc, #156]	; (8004ce4 <TIM_Base_SetConfig+0x12c>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00f      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a26      	ldr	r2, [pc, #152]	; (8004ce8 <TIM_Base_SetConfig+0x130>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d00b      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a25      	ldr	r2, [pc, #148]	; (8004cec <TIM_Base_SetConfig+0x134>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d007      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a24      	ldr	r2, [pc, #144]	; (8004cf0 <TIM_Base_SetConfig+0x138>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d003      	beq.n	8004c6a <TIM_Base_SetConfig+0xb2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a23      	ldr	r2, [pc, #140]	; (8004cf4 <TIM_Base_SetConfig+0x13c>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d108      	bne.n	8004c7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a0a      	ldr	r2, [pc, #40]	; (8004ccc <TIM_Base_SetConfig+0x114>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d003      	beq.n	8004cb0 <TIM_Base_SetConfig+0xf8>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a0c      	ldr	r2, [pc, #48]	; (8004cdc <TIM_Base_SetConfig+0x124>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d103      	bne.n	8004cb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	691a      	ldr	r2, [r3, #16]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	615a      	str	r2, [r3, #20]
}
 8004cbe:	bf00      	nop
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40010000 	.word	0x40010000
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40010400 	.word	0x40010400
 8004ce0:	40014000 	.word	0x40014000
 8004ce4:	40014400 	.word	0x40014400
 8004ce8:	40014800 	.word	0x40014800
 8004cec:	40001800 	.word	0x40001800
 8004cf0:	40001c00 	.word	0x40001c00
 8004cf4:	40002000 	.word	0x40002000

08004cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	f023 0201 	bic.w	r2, r3, #1
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0303 	bic.w	r3, r3, #3
 8004d2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f023 0302 	bic.w	r3, r3, #2
 8004d40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a20      	ldr	r2, [pc, #128]	; (8004dd0 <TIM_OC1_SetConfig+0xd8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d003      	beq.n	8004d5c <TIM_OC1_SetConfig+0x64>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a1f      	ldr	r2, [pc, #124]	; (8004dd4 <TIM_OC1_SetConfig+0xdc>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d10c      	bne.n	8004d76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	f023 0308 	bic.w	r3, r3, #8
 8004d62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f023 0304 	bic.w	r3, r3, #4
 8004d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a15      	ldr	r2, [pc, #84]	; (8004dd0 <TIM_OC1_SetConfig+0xd8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d003      	beq.n	8004d86 <TIM_OC1_SetConfig+0x8e>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a14      	ldr	r2, [pc, #80]	; (8004dd4 <TIM_OC1_SetConfig+0xdc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d111      	bne.n	8004daa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	621a      	str	r2, [r3, #32]
}
 8004dc4:	bf00      	nop
 8004dc6:	371c      	adds	r7, #28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	40010000 	.word	0x40010000
 8004dd4:	40010400 	.word	0x40010400

08004dd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	f023 0210 	bic.w	r2, r3, #16
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	021b      	lsls	r3, r3, #8
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f023 0320 	bic.w	r3, r3, #32
 8004e22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	011b      	lsls	r3, r3, #4
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a22      	ldr	r2, [pc, #136]	; (8004ebc <TIM_OC2_SetConfig+0xe4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d003      	beq.n	8004e40 <TIM_OC2_SetConfig+0x68>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a21      	ldr	r2, [pc, #132]	; (8004ec0 <TIM_OC2_SetConfig+0xe8>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d10d      	bne.n	8004e5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a17      	ldr	r2, [pc, #92]	; (8004ebc <TIM_OC2_SetConfig+0xe4>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d003      	beq.n	8004e6c <TIM_OC2_SetConfig+0x94>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a16      	ldr	r2, [pc, #88]	; (8004ec0 <TIM_OC2_SetConfig+0xe8>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d113      	bne.n	8004e94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40010400 	.word	0x40010400

08004ec4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0303 	bic.w	r3, r3, #3
 8004efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a21      	ldr	r2, [pc, #132]	; (8004fa4 <TIM_OC3_SetConfig+0xe0>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d003      	beq.n	8004f2a <TIM_OC3_SetConfig+0x66>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a20      	ldr	r2, [pc, #128]	; (8004fa8 <TIM_OC3_SetConfig+0xe4>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d10d      	bne.n	8004f46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	021b      	lsls	r3, r3, #8
 8004f38:	697a      	ldr	r2, [r7, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a16      	ldr	r2, [pc, #88]	; (8004fa4 <TIM_OC3_SetConfig+0xe0>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d003      	beq.n	8004f56 <TIM_OC3_SetConfig+0x92>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a15      	ldr	r2, [pc, #84]	; (8004fa8 <TIM_OC3_SetConfig+0xe4>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d113      	bne.n	8004f7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	621a      	str	r2, [r3, #32]
}
 8004f98:	bf00      	nop
 8004f9a:	371c      	adds	r7, #28
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr
 8004fa4:	40010000 	.word	0x40010000
 8004fa8:	40010400 	.word	0x40010400

08004fac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	021b      	lsls	r3, r3, #8
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	031b      	lsls	r3, r3, #12
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a12      	ldr	r2, [pc, #72]	; (8005050 <TIM_OC4_SetConfig+0xa4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_OC4_SetConfig+0x68>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a11      	ldr	r2, [pc, #68]	; (8005054 <TIM_OC4_SetConfig+0xa8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d109      	bne.n	8005028 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800501a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	019b      	lsls	r3, r3, #6
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	40010000 	.word	0x40010000
 8005054:	40010400 	.word	0x40010400

08005058 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005058:	b480      	push	{r7}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	f023 0201 	bic.w	r2, r3, #1
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	4a28      	ldr	r2, [pc, #160]	; (8005124 <TIM_TI1_SetConfig+0xcc>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d01b      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508c:	d017      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	4a25      	ldr	r2, [pc, #148]	; (8005128 <TIM_TI1_SetConfig+0xd0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d013      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	4a24      	ldr	r2, [pc, #144]	; (800512c <TIM_TI1_SetConfig+0xd4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d00f      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4a23      	ldr	r2, [pc, #140]	; (8005130 <TIM_TI1_SetConfig+0xd8>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d00b      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	4a22      	ldr	r2, [pc, #136]	; (8005134 <TIM_TI1_SetConfig+0xdc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d007      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4a21      	ldr	r2, [pc, #132]	; (8005138 <TIM_TI1_SetConfig+0xe0>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d003      	beq.n	80050be <TIM_TI1_SetConfig+0x66>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	4a20      	ldr	r2, [pc, #128]	; (800513c <TIM_TI1_SetConfig+0xe4>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d101      	bne.n	80050c2 <TIM_TI1_SetConfig+0x6a>
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <TIM_TI1_SetConfig+0x6c>
 80050c2:	2300      	movs	r3, #0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f023 0303 	bic.w	r3, r3, #3
 80050ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]
 80050d8:	e003      	b.n	80050e2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f043 0301 	orr.w	r3, r3, #1
 80050e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	011b      	lsls	r3, r3, #4
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f023 030a 	bic.w	r3, r3, #10
 80050fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	f003 030a 	and.w	r3, r3, #10
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40010000 	.word	0x40010000
 8005128:	40000400 	.word	0x40000400
 800512c:	40000800 	.word	0x40000800
 8005130:	40000c00 	.word	0x40000c00
 8005134:	40010400 	.word	0x40010400
 8005138:	40014000 	.word	0x40014000
 800513c:	40001800 	.word	0x40001800

08005140 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	f023 0201 	bic.w	r2, r3, #1
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800516a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f023 030a 	bic.w	r3, r3, #10
 800517c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	621a      	str	r2, [r3, #32]
}
 8005192:	bf00      	nop
 8005194:	371c      	adds	r7, #28
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800519e:	b480      	push	{r7}
 80051a0:	b087      	sub	sp, #28
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	60f8      	str	r0, [r7, #12]
 80051a6:	60b9      	str	r1, [r7, #8]
 80051a8:	607a      	str	r2, [r7, #4]
 80051aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	f023 0210 	bic.w	r2, r3, #16
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	021b      	lsls	r3, r3, #8
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	031b      	lsls	r3, r3, #12
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	f023 0210 	bic.w	r2, r3, #16
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005242:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	031b      	lsls	r3, r3, #12
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005254:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	011b      	lsls	r3, r3, #4
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	621a      	str	r2, [r3, #32]
}
 800526c:	bf00      	nop
 800526e:	371c      	adds	r7, #28
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005278:	b480      	push	{r7}
 800527a:	b087      	sub	sp, #28
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f023 0303 	bic.w	r3, r3, #3
 80052a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	4313      	orrs	r3, r2
 80052c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80052c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	021b      	lsls	r3, r3, #8
 80052ce:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	621a      	str	r2, [r3, #32]
}
 80052e4:	bf00      	nop
 80052e6:	371c      	adds	r7, #28
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800531c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	021b      	lsls	r3, r3, #8
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800532e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	031b      	lsls	r3, r3, #12
 8005334:	b29b      	uxth	r3, r3
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005342:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	031b      	lsls	r3, r3, #12
 8005348:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4313      	orrs	r3, r2
 8005350:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	621a      	str	r2, [r3, #32]
}
 800535e:	bf00      	nop
 8005360:	371c      	adds	r7, #28
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800536a:	b480      	push	{r7}
 800536c:	b085      	sub	sp, #20
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005380:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005382:	683a      	ldr	r2, [r7, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	4313      	orrs	r3, r2
 8005388:	f043 0307 	orr.w	r3, r3, #7
 800538c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	609a      	str	r2, [r3, #8]
}
 8005394:	bf00      	nop
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
 80053ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	021a      	lsls	r2, r3, #8
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	431a      	orrs	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	609a      	str	r2, [r3, #8]
}
 80053d4:	bf00      	nop
 80053d6:	371c      	adds	r7, #28
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f003 031f 	and.w	r3, r3, #31
 80053f2:	2201      	movs	r2, #1
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a1a      	ldr	r2, [r3, #32]
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	43db      	mvns	r3, r3
 8005402:	401a      	ands	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 031f 	and.w	r3, r3, #31
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	fa01 f303 	lsl.w	r3, r1, r3
 8005418:	431a      	orrs	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]
}
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
	...

0800542c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800543c:	2b01      	cmp	r3, #1
 800543e:	d101      	bne.n	8005444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005440:	2302      	movs	r3, #2
 8005442:	e05a      	b.n	80054fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800546a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	4313      	orrs	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a21      	ldr	r2, [pc, #132]	; (8005508 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d022      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005490:	d01d      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a1d      	ldr	r2, [pc, #116]	; (800550c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d018      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1b      	ldr	r2, [pc, #108]	; (8005510 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1a      	ldr	r2, [pc, #104]	; (8005514 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00e      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a18      	ldr	r2, [pc, #96]	; (8005518 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d009      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a17      	ldr	r2, [pc, #92]	; (800551c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d004      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a15      	ldr	r2, [pc, #84]	; (8005520 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d10c      	bne.n	80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40010000 	.word	0x40010000
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800
 8005514:	40000c00 	.word	0x40000c00
 8005518:	40010400 	.word	0x40010400
 800551c:	40014000 	.word	0x40014000
 8005520:	40001800 	.word	0x40001800

08005524 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e03f      	b.n	80055de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7fc fda0 	bl	80020b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2224      	movs	r2, #36	; 0x24
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800558e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fddf 	bl	8006154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695a      	ldr	r2, [r3, #20]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2220      	movs	r2, #32
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b08a      	sub	sp, #40	; 0x28
 80055ea:	af02      	add	r7, sp, #8
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	603b      	str	r3, [r7, #0]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b20      	cmp	r3, #32
 8005604:	d17c      	bne.n	8005700 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d002      	beq.n	8005612 <HAL_UART_Transmit+0x2c>
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e075      	b.n	8005702 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800561c:	2b01      	cmp	r3, #1
 800561e:	d101      	bne.n	8005624 <HAL_UART_Transmit+0x3e>
 8005620:	2302      	movs	r3, #2
 8005622:	e06e      	b.n	8005702 <HAL_UART_Transmit+0x11c>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2221      	movs	r2, #33	; 0x21
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800563a:	f7fc febf 	bl	80023bc <HAL_GetTick>
 800563e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	88fa      	ldrh	r2, [r7, #6]
 8005644:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	88fa      	ldrh	r2, [r7, #6]
 800564a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005654:	d108      	bne.n	8005668 <HAL_UART_Transmit+0x82>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d104      	bne.n	8005668 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800565e:	2300      	movs	r3, #0
 8005660:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	61bb      	str	r3, [r7, #24]
 8005666:	e003      	b.n	8005670 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800566c:	2300      	movs	r3, #0
 800566e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005678:	e02a      	b.n	80056d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	2200      	movs	r2, #0
 8005682:	2180      	movs	r1, #128	; 0x80
 8005684:	68f8      	ldr	r0, [r7, #12]
 8005686:	f000 fb1f 	bl	8005cc8 <UART_WaitOnFlagUntilTimeout>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e036      	b.n	8005702 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10b      	bne.n	80056b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	3302      	adds	r3, #2
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	e007      	b.n	80056c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	781a      	ldrb	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	3301      	adds	r3, #1
 80056c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	3b01      	subs	r3, #1
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1cf      	bne.n	800567a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2200      	movs	r2, #0
 80056e2:	2140      	movs	r1, #64	; 0x40
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 faef 	bl	8005cc8 <UART_WaitOnFlagUntilTimeout>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e006      	b.n	8005702 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b084      	sub	sp, #16
 800570e:	af00      	add	r7, sp, #0
 8005710:	60f8      	str	r0, [r7, #12]
 8005712:	60b9      	str	r1, [r7, #8]
 8005714:	4613      	mov	r3, r2
 8005716:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b20      	cmp	r3, #32
 8005722:	d11d      	bne.n	8005760 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d002      	beq.n	8005730 <HAL_UART_Receive_IT+0x26>
 800572a:	88fb      	ldrh	r3, [r7, #6]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e016      	b.n	8005762 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800573a:	2b01      	cmp	r3, #1
 800573c:	d101      	bne.n	8005742 <HAL_UART_Receive_IT+0x38>
 800573e:	2302      	movs	r3, #2
 8005740:	e00f      	b.n	8005762 <HAL_UART_Receive_IT+0x58>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005750:	88fb      	ldrh	r3, [r7, #6]
 8005752:	461a      	mov	r2, r3
 8005754:	68b9      	ldr	r1, [r7, #8]
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fb24 	bl	8005da4 <UART_Start_Receive_IT>
 800575c:	4603      	mov	r3, r0
 800575e:	e000      	b.n	8005762 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005760:	2302      	movs	r3, #2
  }
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
	...

0800576c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b0ba      	sub	sp, #232	; 0xe8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005792:	2300      	movs	r3, #0
 8005794:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005798:	2300      	movs	r3, #0
 800579a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800579e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057a2:	f003 030f 	and.w	r3, r3, #15
 80057a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10f      	bne.n	80057d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d009      	beq.n	80057d2 <HAL_UART_IRQHandler+0x66>
 80057be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fc07 	bl	8005fde <UART_Receive_IT>
      return;
 80057d0:	e256      	b.n	8005c80 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 80de 	beq.w	8005998 <HAL_UART_IRQHandler+0x22c>
 80057dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d106      	bne.n	80057f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 80d1 	beq.w	8005998 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00b      	beq.n	800581a <HAL_UART_IRQHandler+0xae>
 8005802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580a:	2b00      	cmp	r3, #0
 800580c:	d005      	beq.n	800581a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	f043 0201 	orr.w	r2, r3, #1
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800581a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800581e:	f003 0304 	and.w	r3, r3, #4
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00b      	beq.n	800583e <HAL_UART_IRQHandler+0xd2>
 8005826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d005      	beq.n	800583e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005836:	f043 0202 	orr.w	r2, r3, #2
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800583e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00b      	beq.n	8005862 <HAL_UART_IRQHandler+0xf6>
 800584a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	f043 0204 	orr.w	r2, r3, #4
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005866:	f003 0308 	and.w	r3, r3, #8
 800586a:	2b00      	cmp	r3, #0
 800586c:	d011      	beq.n	8005892 <HAL_UART_IRQHandler+0x126>
 800586e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d105      	bne.n	8005886 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800587a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d005      	beq.n	8005892 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	f043 0208 	orr.w	r2, r3, #8
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 81ed 	beq.w	8005c76 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800589c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <HAL_UART_IRQHandler+0x14e>
 80058a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058ac:	f003 0320 	and.w	r3, r3, #32
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 fb92 	bl	8005fde <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c4:	2b40      	cmp	r3, #64	; 0x40
 80058c6:	bf0c      	ite	eq
 80058c8:	2301      	moveq	r3, #1
 80058ca:	2300      	movne	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d103      	bne.n	80058e6 <HAL_UART_IRQHandler+0x17a>
 80058de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d04f      	beq.n	8005986 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 fa9a 	bl	8005e20 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f6:	2b40      	cmp	r3, #64	; 0x40
 80058f8:	d141      	bne.n	800597e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	3314      	adds	r3, #20
 8005900:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005904:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005908:	e853 3f00 	ldrex	r3, [r3]
 800590c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005910:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005918:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3314      	adds	r3, #20
 8005922:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005926:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800592a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005932:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800593e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1d9      	bne.n	80058fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	2b00      	cmp	r3, #0
 800594c:	d013      	beq.n	8005976 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005952:	4a7d      	ldr	r2, [pc, #500]	; (8005b48 <HAL_UART_IRQHandler+0x3dc>)
 8005954:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	4618      	mov	r0, r3
 800595c:	f7fc fe8c 	bl	8002678 <HAL_DMA_Abort_IT>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d016      	beq.n	8005994 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005970:	4610      	mov	r0, r2
 8005972:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005974:	e00e      	b.n	8005994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f990 	bl	8005c9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	e00a      	b.n	8005994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f98c 	bl	8005c9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005984:	e006      	b.n	8005994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f988 	bl	8005c9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005992:	e170      	b.n	8005c76 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	bf00      	nop
    return;
 8005996:	e16e      	b.n	8005c76 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800599c:	2b01      	cmp	r3, #1
 800599e:	f040 814a 	bne.w	8005c36 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a6:	f003 0310 	and.w	r3, r3, #16
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 8143 	beq.w	8005c36 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059b4:	f003 0310 	and.w	r3, r3, #16
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 813c 	beq.w	8005c36 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059be:	2300      	movs	r3, #0
 80059c0:	60bb      	str	r3, [r7, #8]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60bb      	str	r3, [r7, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	60bb      	str	r3, [r7, #8]
 80059d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059de:	2b40      	cmp	r3, #64	; 0x40
 80059e0:	f040 80b4 	bne.w	8005b4c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 8140 	beq.w	8005c7a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a02:	429a      	cmp	r2, r3
 8005a04:	f080 8139 	bcs.w	8005c7a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a0e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a1a:	f000 8088 	beq.w	8005b2e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	330c      	adds	r3, #12
 8005a24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	330c      	adds	r3, #12
 8005a46:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1d9      	bne.n	8005a1e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3314      	adds	r3, #20
 8005a70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3314      	adds	r3, #20
 8005a8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005aa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e1      	bne.n	8005a6a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3314      	adds	r3, #20
 8005aac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ab6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ab8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005abc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3314      	adds	r3, #20
 8005ac6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005aca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005acc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ad0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e3      	bne.n	8005aa6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005afc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005afe:	f023 0310 	bic.w	r3, r3, #16
 8005b02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b10:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e3      	bne.n	8005aec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7fc fd35 	bl	8002598 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f8b6 	bl	8005cb0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b44:	e099      	b.n	8005c7a <HAL_UART_IRQHandler+0x50e>
 8005b46:	bf00      	nop
 8005b48:	08005ee7 	.word	0x08005ee7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f000 808b 	beq.w	8005c7e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 8086 	beq.w	8005c7e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	330c      	adds	r3, #12
 8005b78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	330c      	adds	r3, #12
 8005b92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005b96:	647a      	str	r2, [r7, #68]	; 0x44
 8005b98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1e3      	bne.n	8005b72 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3314      	adds	r3, #20
 8005bb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f023 0301 	bic.w	r3, r3, #1
 8005bc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	3314      	adds	r3, #20
 8005bca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bce:	633a      	str	r2, [r7, #48]	; 0x30
 8005bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bd6:	e841 2300 	strex	r3, r2, [r1]
 8005bda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1e3      	bne.n	8005baa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	330c      	adds	r3, #12
 8005bf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	e853 3f00 	ldrex	r3, [r3]
 8005bfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f023 0310 	bic.w	r3, r3, #16
 8005c06:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	330c      	adds	r3, #12
 8005c10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c14:	61fa      	str	r2, [r7, #28]
 8005c16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c18:	69b9      	ldr	r1, [r7, #24]
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	e841 2300 	strex	r3, r2, [r1]
 8005c20:	617b      	str	r3, [r7, #20]
   return(result);
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1e3      	bne.n	8005bf0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f83e 	bl	8005cb0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c34:	e023      	b.n	8005c7e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d009      	beq.n	8005c56 <HAL_UART_IRQHandler+0x4ea>
 8005c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d003      	beq.n	8005c56 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 f95d 	bl	8005f0e <UART_Transmit_IT>
    return;
 8005c54:	e014      	b.n	8005c80 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00e      	beq.n	8005c80 <HAL_UART_IRQHandler+0x514>
 8005c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d008      	beq.n	8005c80 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f99d 	bl	8005fae <UART_EndTransmit_IT>
    return;
 8005c74:	e004      	b.n	8005c80 <HAL_UART_IRQHandler+0x514>
    return;
 8005c76:	bf00      	nop
 8005c78:	e002      	b.n	8005c80 <HAL_UART_IRQHandler+0x514>
      return;
 8005c7a:	bf00      	nop
 8005c7c:	e000      	b.n	8005c80 <HAL_UART_IRQHandler+0x514>
      return;
 8005c7e:	bf00      	nop
  }
}
 8005c80:	37e8      	adds	r7, #232	; 0xe8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop

08005c88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b090      	sub	sp, #64	; 0x40
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd8:	e050      	b.n	8005d7c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce0:	d04c      	beq.n	8005d7c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d007      	beq.n	8005cf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ce8:	f7fc fb68 	bl	80023bc <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d241      	bcs.n	8005d7c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	330c      	adds	r3, #12
 8005cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d02:	e853 3f00 	ldrex	r3, [r3]
 8005d06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d18:	637a      	str	r2, [r7, #52]	; 0x34
 8005d1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d20:	e841 2300 	strex	r3, r2, [r1]
 8005d24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e5      	bne.n	8005cf8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	3314      	adds	r3, #20
 8005d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	e853 3f00 	ldrex	r3, [r3]
 8005d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f023 0301 	bic.w	r3, r3, #1
 8005d42:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	3314      	adds	r3, #20
 8005d4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d4c:	623a      	str	r2, [r7, #32]
 8005d4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d50:	69f9      	ldr	r1, [r7, #28]
 8005d52:	6a3a      	ldr	r2, [r7, #32]
 8005d54:	e841 2300 	strex	r3, r2, [r1]
 8005d58:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1e5      	bne.n	8005d2c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2220      	movs	r2, #32
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e00f      	b.n	8005d9c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	4013      	ands	r3, r2
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	bf0c      	ite	eq
 8005d8c:	2301      	moveq	r3, #1
 8005d8e:	2300      	movne	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	461a      	mov	r2, r3
 8005d94:	79fb      	ldrb	r3, [r7, #7]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d09f      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3740      	adds	r7, #64	; 0x40
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	4613      	mov	r3, r2
 8005db0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	88fa      	ldrh	r2, [r7, #6]
 8005dbc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	88fa      	ldrh	r2, [r7, #6]
 8005dc2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2222      	movs	r2, #34	; 0x22
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d007      	beq.n	8005df2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68da      	ldr	r2, [r3, #12]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005df0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	695a      	ldr	r2, [r3, #20]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0201 	orr.w	r2, r2, #1
 8005e00:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f042 0220 	orr.w	r2, r2, #32
 8005e10:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b095      	sub	sp, #84	; 0x54
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	330c      	adds	r3, #12
 8005e2e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e32:	e853 3f00 	ldrex	r3, [r3]
 8005e36:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	330c      	adds	r3, #12
 8005e46:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e48:	643a      	str	r2, [r7, #64]	; 0x40
 8005e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e50:	e841 2300 	strex	r3, r2, [r1]
 8005e54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e5      	bne.n	8005e28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3314      	adds	r3, #20
 8005e62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	e853 3f00 	ldrex	r3, [r3]
 8005e6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	f023 0301 	bic.w	r3, r3, #1
 8005e72:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3314      	adds	r3, #20
 8005e7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e7c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e84:	e841 2300 	strex	r3, r2, [r1]
 8005e88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1e5      	bne.n	8005e5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d119      	bne.n	8005ecc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	e853 3f00 	ldrex	r3, [r3]
 8005ea6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f023 0310 	bic.w	r3, r3, #16
 8005eae:	647b      	str	r3, [r7, #68]	; 0x44
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	330c      	adds	r3, #12
 8005eb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005eb8:	61ba      	str	r2, [r7, #24]
 8005eba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebc:	6979      	ldr	r1, [r7, #20]
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	e841 2300 	strex	r3, r2, [r1]
 8005ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e5      	bne.n	8005e98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2220      	movs	r2, #32
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005eda:	bf00      	nop
 8005edc:	3754      	adds	r7, #84	; 0x54
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ee6:	b580      	push	{r7, lr}
 8005ee8:	b084      	sub	sp, #16
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f7ff fecb 	bl	8005c9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b085      	sub	sp, #20
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b21      	cmp	r3, #33	; 0x21
 8005f20:	d13e      	bne.n	8005fa0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f2a:	d114      	bne.n	8005f56 <UART_Transmit_IT+0x48>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d110      	bne.n	8005f56 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	881b      	ldrh	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f48:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	1c9a      	adds	r2, r3, #2
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	621a      	str	r2, [r3, #32]
 8005f54:	e008      	b.n	8005f68 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	1c59      	adds	r1, r3, #1
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6211      	str	r1, [r2, #32]
 8005f60:	781a      	ldrb	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	4619      	mov	r1, r3
 8005f76:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10f      	bne.n	8005f9c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f8a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f9a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	e000      	b.n	8005fa2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005fa0:	2302      	movs	r3, #2
  }
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fc4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff fe5a 	bl	8005c88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b08c      	sub	sp, #48	; 0x30
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b22      	cmp	r3, #34	; 0x22
 8005ff0:	f040 80ab 	bne.w	800614a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ffc:	d117      	bne.n	800602e <UART_Receive_IT+0x50>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d113      	bne.n	800602e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006006:	2300      	movs	r3, #0
 8006008:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	b29b      	uxth	r3, r3
 8006018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800601c:	b29a      	uxth	r2, r3
 800601e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006020:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006026:	1c9a      	adds	r2, r3, #2
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	629a      	str	r2, [r3, #40]	; 0x28
 800602c:	e026      	b.n	800607c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006032:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006034:	2300      	movs	r3, #0
 8006036:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006040:	d007      	beq.n	8006052 <UART_Receive_IT+0x74>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10a      	bne.n	8006060 <UART_Receive_IT+0x82>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d106      	bne.n	8006060 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	b2da      	uxtb	r2, r3
 800605a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605c:	701a      	strb	r2, [r3, #0]
 800605e:	e008      	b.n	8006072 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	b2db      	uxtb	r3, r3
 8006068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800606c:	b2da      	uxtb	r2, r3
 800606e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006070:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006076:	1c5a      	adds	r2, r3, #1
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29b      	uxth	r3, r3
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	4619      	mov	r1, r3
 800608a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800608c:	2b00      	cmp	r3, #0
 800608e:	d15a      	bne.n	8006146 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0220 	bic.w	r2, r2, #32
 800609e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	695a      	ldr	r2, [r3, #20]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f022 0201 	bic.w	r2, r2, #1
 80060be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d135      	bne.n	800613c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	330c      	adds	r3, #12
 80060dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	e853 3f00 	ldrex	r3, [r3]
 80060e4:	613b      	str	r3, [r7, #16]
   return(result);
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f023 0310 	bic.w	r3, r3, #16
 80060ec:	627b      	str	r3, [r7, #36]	; 0x24
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	330c      	adds	r3, #12
 80060f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060f6:	623a      	str	r2, [r7, #32]
 80060f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fa:	69f9      	ldr	r1, [r7, #28]
 80060fc:	6a3a      	ldr	r2, [r7, #32]
 80060fe:	e841 2300 	strex	r3, r2, [r1]
 8006102:	61bb      	str	r3, [r7, #24]
   return(result);
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1e5      	bne.n	80060d6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0310 	and.w	r3, r3, #16
 8006114:	2b10      	cmp	r3, #16
 8006116:	d10a      	bne.n	800612e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006118:	2300      	movs	r3, #0
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006132:	4619      	mov	r1, r3
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7ff fdbb 	bl	8005cb0 <HAL_UARTEx_RxEventCallback>
 800613a:	e002      	b.n	8006142 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7fa fb83 	bl	8000848 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	e002      	b.n	800614c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006146:	2300      	movs	r3, #0
 8006148:	e000      	b.n	800614c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800614a:	2302      	movs	r3, #2
  }
}
 800614c:	4618      	mov	r0, r3
 800614e:	3730      	adds	r7, #48	; 0x30
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006158:	b0c0      	sub	sp, #256	; 0x100
 800615a:	af00      	add	r7, sp, #0
 800615c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800616c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006170:	68d9      	ldr	r1, [r3, #12]
 8006172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	ea40 0301 	orr.w	r3, r0, r1
 800617c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800617e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	431a      	orrs	r2, r3
 800618c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	431a      	orrs	r2, r3
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	4313      	orrs	r3, r2
 800619c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80061ac:	f021 010c 	bic.w	r1, r1, #12
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80061ba:	430b      	orrs	r3, r1
 80061bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	6999      	ldr	r1, [r3, #24]
 80061d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	ea40 0301 	orr.w	r3, r0, r1
 80061da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	4b8f      	ldr	r3, [pc, #572]	; (8006420 <UART_SetConfig+0x2cc>)
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d005      	beq.n	80061f4 <UART_SetConfig+0xa0>
 80061e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4b8d      	ldr	r3, [pc, #564]	; (8006424 <UART_SetConfig+0x2d0>)
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d104      	bne.n	80061fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061f4:	f7fd fa7c 	bl	80036f0 <HAL_RCC_GetPCLK2Freq>
 80061f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80061fc:	e003      	b.n	8006206 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061fe:	f7fd fa63 	bl	80036c8 <HAL_RCC_GetPCLK1Freq>
 8006202:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006210:	f040 810c 	bne.w	800642c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006218:	2200      	movs	r2, #0
 800621a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800621e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006222:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006226:	4622      	mov	r2, r4
 8006228:	462b      	mov	r3, r5
 800622a:	1891      	adds	r1, r2, r2
 800622c:	65b9      	str	r1, [r7, #88]	; 0x58
 800622e:	415b      	adcs	r3, r3
 8006230:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006232:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006236:	4621      	mov	r1, r4
 8006238:	eb12 0801 	adds.w	r8, r2, r1
 800623c:	4629      	mov	r1, r5
 800623e:	eb43 0901 	adc.w	r9, r3, r1
 8006242:	f04f 0200 	mov.w	r2, #0
 8006246:	f04f 0300 	mov.w	r3, #0
 800624a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800624e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006256:	4690      	mov	r8, r2
 8006258:	4699      	mov	r9, r3
 800625a:	4623      	mov	r3, r4
 800625c:	eb18 0303 	adds.w	r3, r8, r3
 8006260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006264:	462b      	mov	r3, r5
 8006266:	eb49 0303 	adc.w	r3, r9, r3
 800626a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800626e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800627a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800627e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006282:	460b      	mov	r3, r1
 8006284:	18db      	adds	r3, r3, r3
 8006286:	653b      	str	r3, [r7, #80]	; 0x50
 8006288:	4613      	mov	r3, r2
 800628a:	eb42 0303 	adc.w	r3, r2, r3
 800628e:	657b      	str	r3, [r7, #84]	; 0x54
 8006290:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006294:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006298:	f7fa f802 	bl	80002a0 <__aeabi_uldivmod>
 800629c:	4602      	mov	r2, r0
 800629e:	460b      	mov	r3, r1
 80062a0:	4b61      	ldr	r3, [pc, #388]	; (8006428 <UART_SetConfig+0x2d4>)
 80062a2:	fba3 2302 	umull	r2, r3, r3, r2
 80062a6:	095b      	lsrs	r3, r3, #5
 80062a8:	011c      	lsls	r4, r3, #4
 80062aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80062b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80062bc:	4642      	mov	r2, r8
 80062be:	464b      	mov	r3, r9
 80062c0:	1891      	adds	r1, r2, r2
 80062c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80062c4:	415b      	adcs	r3, r3
 80062c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80062cc:	4641      	mov	r1, r8
 80062ce:	eb12 0a01 	adds.w	sl, r2, r1
 80062d2:	4649      	mov	r1, r9
 80062d4:	eb43 0b01 	adc.w	fp, r3, r1
 80062d8:	f04f 0200 	mov.w	r2, #0
 80062dc:	f04f 0300 	mov.w	r3, #0
 80062e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062ec:	4692      	mov	sl, r2
 80062ee:	469b      	mov	fp, r3
 80062f0:	4643      	mov	r3, r8
 80062f2:	eb1a 0303 	adds.w	r3, sl, r3
 80062f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062fa:	464b      	mov	r3, r9
 80062fc:	eb4b 0303 	adc.w	r3, fp, r3
 8006300:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006310:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006314:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006318:	460b      	mov	r3, r1
 800631a:	18db      	adds	r3, r3, r3
 800631c:	643b      	str	r3, [r7, #64]	; 0x40
 800631e:	4613      	mov	r3, r2
 8006320:	eb42 0303 	adc.w	r3, r2, r3
 8006324:	647b      	str	r3, [r7, #68]	; 0x44
 8006326:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800632a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800632e:	f7f9 ffb7 	bl	80002a0 <__aeabi_uldivmod>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4611      	mov	r1, r2
 8006338:	4b3b      	ldr	r3, [pc, #236]	; (8006428 <UART_SetConfig+0x2d4>)
 800633a:	fba3 2301 	umull	r2, r3, r3, r1
 800633e:	095b      	lsrs	r3, r3, #5
 8006340:	2264      	movs	r2, #100	; 0x64
 8006342:	fb02 f303 	mul.w	r3, r2, r3
 8006346:	1acb      	subs	r3, r1, r3
 8006348:	00db      	lsls	r3, r3, #3
 800634a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800634e:	4b36      	ldr	r3, [pc, #216]	; (8006428 <UART_SetConfig+0x2d4>)
 8006350:	fba3 2302 	umull	r2, r3, r3, r2
 8006354:	095b      	lsrs	r3, r3, #5
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800635c:	441c      	add	r4, r3
 800635e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006362:	2200      	movs	r2, #0
 8006364:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006368:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800636c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006370:	4642      	mov	r2, r8
 8006372:	464b      	mov	r3, r9
 8006374:	1891      	adds	r1, r2, r2
 8006376:	63b9      	str	r1, [r7, #56]	; 0x38
 8006378:	415b      	adcs	r3, r3
 800637a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800637c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006380:	4641      	mov	r1, r8
 8006382:	1851      	adds	r1, r2, r1
 8006384:	6339      	str	r1, [r7, #48]	; 0x30
 8006386:	4649      	mov	r1, r9
 8006388:	414b      	adcs	r3, r1
 800638a:	637b      	str	r3, [r7, #52]	; 0x34
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006398:	4659      	mov	r1, fp
 800639a:	00cb      	lsls	r3, r1, #3
 800639c:	4651      	mov	r1, sl
 800639e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063a2:	4651      	mov	r1, sl
 80063a4:	00ca      	lsls	r2, r1, #3
 80063a6:	4610      	mov	r0, r2
 80063a8:	4619      	mov	r1, r3
 80063aa:	4603      	mov	r3, r0
 80063ac:	4642      	mov	r2, r8
 80063ae:	189b      	adds	r3, r3, r2
 80063b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063b4:	464b      	mov	r3, r9
 80063b6:	460a      	mov	r2, r1
 80063b8:	eb42 0303 	adc.w	r3, r2, r3
 80063bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80063cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80063d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80063d4:	460b      	mov	r3, r1
 80063d6:	18db      	adds	r3, r3, r3
 80063d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80063da:	4613      	mov	r3, r2
 80063dc:	eb42 0303 	adc.w	r3, r2, r3
 80063e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80063e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80063ea:	f7f9 ff59 	bl	80002a0 <__aeabi_uldivmod>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4b0d      	ldr	r3, [pc, #52]	; (8006428 <UART_SetConfig+0x2d4>)
 80063f4:	fba3 1302 	umull	r1, r3, r3, r2
 80063f8:	095b      	lsrs	r3, r3, #5
 80063fa:	2164      	movs	r1, #100	; 0x64
 80063fc:	fb01 f303 	mul.w	r3, r1, r3
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	00db      	lsls	r3, r3, #3
 8006404:	3332      	adds	r3, #50	; 0x32
 8006406:	4a08      	ldr	r2, [pc, #32]	; (8006428 <UART_SetConfig+0x2d4>)
 8006408:	fba2 2303 	umull	r2, r3, r2, r3
 800640c:	095b      	lsrs	r3, r3, #5
 800640e:	f003 0207 	and.w	r2, r3, #7
 8006412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4422      	add	r2, r4
 800641a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800641c:	e105      	b.n	800662a <UART_SetConfig+0x4d6>
 800641e:	bf00      	nop
 8006420:	40011000 	.word	0x40011000
 8006424:	40011400 	.word	0x40011400
 8006428:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800642c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006430:	2200      	movs	r2, #0
 8006432:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006436:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800643a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800643e:	4642      	mov	r2, r8
 8006440:	464b      	mov	r3, r9
 8006442:	1891      	adds	r1, r2, r2
 8006444:	6239      	str	r1, [r7, #32]
 8006446:	415b      	adcs	r3, r3
 8006448:	627b      	str	r3, [r7, #36]	; 0x24
 800644a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800644e:	4641      	mov	r1, r8
 8006450:	1854      	adds	r4, r2, r1
 8006452:	4649      	mov	r1, r9
 8006454:	eb43 0501 	adc.w	r5, r3, r1
 8006458:	f04f 0200 	mov.w	r2, #0
 800645c:	f04f 0300 	mov.w	r3, #0
 8006460:	00eb      	lsls	r3, r5, #3
 8006462:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006466:	00e2      	lsls	r2, r4, #3
 8006468:	4614      	mov	r4, r2
 800646a:	461d      	mov	r5, r3
 800646c:	4643      	mov	r3, r8
 800646e:	18e3      	adds	r3, r4, r3
 8006470:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006474:	464b      	mov	r3, r9
 8006476:	eb45 0303 	adc.w	r3, r5, r3
 800647a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800647e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800648a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800648e:	f04f 0200 	mov.w	r2, #0
 8006492:	f04f 0300 	mov.w	r3, #0
 8006496:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800649a:	4629      	mov	r1, r5
 800649c:	008b      	lsls	r3, r1, #2
 800649e:	4621      	mov	r1, r4
 80064a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064a4:	4621      	mov	r1, r4
 80064a6:	008a      	lsls	r2, r1, #2
 80064a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80064ac:	f7f9 fef8 	bl	80002a0 <__aeabi_uldivmod>
 80064b0:	4602      	mov	r2, r0
 80064b2:	460b      	mov	r3, r1
 80064b4:	4b60      	ldr	r3, [pc, #384]	; (8006638 <UART_SetConfig+0x4e4>)
 80064b6:	fba3 2302 	umull	r2, r3, r3, r2
 80064ba:	095b      	lsrs	r3, r3, #5
 80064bc:	011c      	lsls	r4, r3, #4
 80064be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064c2:	2200      	movs	r2, #0
 80064c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80064cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80064d0:	4642      	mov	r2, r8
 80064d2:	464b      	mov	r3, r9
 80064d4:	1891      	adds	r1, r2, r2
 80064d6:	61b9      	str	r1, [r7, #24]
 80064d8:	415b      	adcs	r3, r3
 80064da:	61fb      	str	r3, [r7, #28]
 80064dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064e0:	4641      	mov	r1, r8
 80064e2:	1851      	adds	r1, r2, r1
 80064e4:	6139      	str	r1, [r7, #16]
 80064e6:	4649      	mov	r1, r9
 80064e8:	414b      	adcs	r3, r1
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	f04f 0200 	mov.w	r2, #0
 80064f0:	f04f 0300 	mov.w	r3, #0
 80064f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064f8:	4659      	mov	r1, fp
 80064fa:	00cb      	lsls	r3, r1, #3
 80064fc:	4651      	mov	r1, sl
 80064fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006502:	4651      	mov	r1, sl
 8006504:	00ca      	lsls	r2, r1, #3
 8006506:	4610      	mov	r0, r2
 8006508:	4619      	mov	r1, r3
 800650a:	4603      	mov	r3, r0
 800650c:	4642      	mov	r2, r8
 800650e:	189b      	adds	r3, r3, r2
 8006510:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006514:	464b      	mov	r3, r9
 8006516:	460a      	mov	r2, r1
 8006518:	eb42 0303 	adc.w	r3, r2, r3
 800651c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	67bb      	str	r3, [r7, #120]	; 0x78
 800652a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800652c:	f04f 0200 	mov.w	r2, #0
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006538:	4649      	mov	r1, r9
 800653a:	008b      	lsls	r3, r1, #2
 800653c:	4641      	mov	r1, r8
 800653e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006542:	4641      	mov	r1, r8
 8006544:	008a      	lsls	r2, r1, #2
 8006546:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800654a:	f7f9 fea9 	bl	80002a0 <__aeabi_uldivmod>
 800654e:	4602      	mov	r2, r0
 8006550:	460b      	mov	r3, r1
 8006552:	4b39      	ldr	r3, [pc, #228]	; (8006638 <UART_SetConfig+0x4e4>)
 8006554:	fba3 1302 	umull	r1, r3, r3, r2
 8006558:	095b      	lsrs	r3, r3, #5
 800655a:	2164      	movs	r1, #100	; 0x64
 800655c:	fb01 f303 	mul.w	r3, r1, r3
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	3332      	adds	r3, #50	; 0x32
 8006566:	4a34      	ldr	r2, [pc, #208]	; (8006638 <UART_SetConfig+0x4e4>)
 8006568:	fba2 2303 	umull	r2, r3, r2, r3
 800656c:	095b      	lsrs	r3, r3, #5
 800656e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006572:	441c      	add	r4, r3
 8006574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006578:	2200      	movs	r2, #0
 800657a:	673b      	str	r3, [r7, #112]	; 0x70
 800657c:	677a      	str	r2, [r7, #116]	; 0x74
 800657e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006582:	4642      	mov	r2, r8
 8006584:	464b      	mov	r3, r9
 8006586:	1891      	adds	r1, r2, r2
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	415b      	adcs	r3, r3
 800658c:	60fb      	str	r3, [r7, #12]
 800658e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006592:	4641      	mov	r1, r8
 8006594:	1851      	adds	r1, r2, r1
 8006596:	6039      	str	r1, [r7, #0]
 8006598:	4649      	mov	r1, r9
 800659a:	414b      	adcs	r3, r1
 800659c:	607b      	str	r3, [r7, #4]
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	f04f 0300 	mov.w	r3, #0
 80065a6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80065aa:	4659      	mov	r1, fp
 80065ac:	00cb      	lsls	r3, r1, #3
 80065ae:	4651      	mov	r1, sl
 80065b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065b4:	4651      	mov	r1, sl
 80065b6:	00ca      	lsls	r2, r1, #3
 80065b8:	4610      	mov	r0, r2
 80065ba:	4619      	mov	r1, r3
 80065bc:	4603      	mov	r3, r0
 80065be:	4642      	mov	r2, r8
 80065c0:	189b      	adds	r3, r3, r2
 80065c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80065c4:	464b      	mov	r3, r9
 80065c6:	460a      	mov	r2, r1
 80065c8:	eb42 0303 	adc.w	r3, r2, r3
 80065cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80065ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	663b      	str	r3, [r7, #96]	; 0x60
 80065d8:	667a      	str	r2, [r7, #100]	; 0x64
 80065da:	f04f 0200 	mov.w	r2, #0
 80065de:	f04f 0300 	mov.w	r3, #0
 80065e2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80065e6:	4649      	mov	r1, r9
 80065e8:	008b      	lsls	r3, r1, #2
 80065ea:	4641      	mov	r1, r8
 80065ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065f0:	4641      	mov	r1, r8
 80065f2:	008a      	lsls	r2, r1, #2
 80065f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80065f8:	f7f9 fe52 	bl	80002a0 <__aeabi_uldivmod>
 80065fc:	4602      	mov	r2, r0
 80065fe:	460b      	mov	r3, r1
 8006600:	4b0d      	ldr	r3, [pc, #52]	; (8006638 <UART_SetConfig+0x4e4>)
 8006602:	fba3 1302 	umull	r1, r3, r3, r2
 8006606:	095b      	lsrs	r3, r3, #5
 8006608:	2164      	movs	r1, #100	; 0x64
 800660a:	fb01 f303 	mul.w	r3, r1, r3
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	011b      	lsls	r3, r3, #4
 8006612:	3332      	adds	r3, #50	; 0x32
 8006614:	4a08      	ldr	r2, [pc, #32]	; (8006638 <UART_SetConfig+0x4e4>)
 8006616:	fba2 2303 	umull	r2, r3, r2, r3
 800661a:	095b      	lsrs	r3, r3, #5
 800661c:	f003 020f 	and.w	r2, r3, #15
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4422      	add	r2, r4
 8006628:	609a      	str	r2, [r3, #8]
}
 800662a:	bf00      	nop
 800662c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006630:	46bd      	mov	sp, r7
 8006632:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006636:	bf00      	nop
 8006638:	51eb851f 	.word	0x51eb851f

0800663c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	4603      	mov	r3, r0
 8006644:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006646:	2300      	movs	r3, #0
 8006648:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800664a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800664e:	2b84      	cmp	r3, #132	; 0x84
 8006650:	d005      	beq.n	800665e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006652:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4413      	add	r3, r2
 800665a:	3303      	adds	r3, #3
 800665c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800665e:	68fb      	ldr	r3, [r7, #12]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3714      	adds	r7, #20
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006670:	f001 f82a 	bl	80076c8 <vTaskStartScheduler>
  
  return osOK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	bd80      	pop	{r7, pc}

0800667a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800667a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800667c:	b089      	sub	sp, #36	; 0x24
 800667e:	af04      	add	r7, sp, #16
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d020      	beq.n	80066ce <osThreadCreate+0x54>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01c      	beq.n	80066ce <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685c      	ldr	r4, [r3, #4]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681d      	ldr	r5, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691e      	ldr	r6, [r3, #16]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7ff ffc8 	bl	800663c <makeFreeRtosPriority>
 80066ac:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066b6:	9202      	str	r2, [sp, #8]
 80066b8:	9301      	str	r3, [sp, #4]
 80066ba:	9100      	str	r1, [sp, #0]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	4632      	mov	r2, r6
 80066c0:	4629      	mov	r1, r5
 80066c2:	4620      	mov	r0, r4
 80066c4:	f000 fe22 	bl	800730c <xTaskCreateStatic>
 80066c8:	4603      	mov	r3, r0
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	e01c      	b.n	8006708 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	685c      	ldr	r4, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066da:	b29e      	uxth	r6, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7ff ffaa 	bl	800663c <makeFreeRtosPriority>
 80066e8:	4602      	mov	r2, r0
 80066ea:	f107 030c 	add.w	r3, r7, #12
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	9200      	str	r2, [sp, #0]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	4632      	mov	r2, r6
 80066f6:	4629      	mov	r1, r5
 80066f8:	4620      	mov	r0, r4
 80066fa:	f000 fe64 	bl	80073c6 <xTaskCreate>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b01      	cmp	r3, #1
 8006702:	d001      	beq.n	8006708 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006704:	2300      	movs	r3, #0
 8006706:	e000      	b.n	800670a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006708:	68fb      	ldr	r3, [r7, #12]
}
 800670a:	4618      	mov	r0, r3
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006712 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b084      	sub	sp, #16
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <osDelay+0x16>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	e000      	b.n	800672a <osDelay+0x18>
 8006728:	2301      	movs	r3, #1
 800672a:	4618      	mov	r0, r3
 800672c:	f000 ff98 	bl	8007660 <vTaskDelay>
  
  return osOK;
 8006730:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006732:	4618      	mov	r0, r3
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800673a:	b580      	push	{r7, lr}
 800673c:	b086      	sub	sp, #24
 800673e:	af02      	add	r7, sp, #8
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00f      	beq.n	800676c <osSemaphoreCreate+0x32>
    if (count == 1) {
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d10a      	bne.n	8006768 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	2203      	movs	r2, #3
 8006758:	9200      	str	r2, [sp, #0]
 800675a:	2200      	movs	r2, #0
 800675c:	2100      	movs	r1, #0
 800675e:	2001      	movs	r0, #1
 8006760:	f000 f962 	bl	8006a28 <xQueueGenericCreateStatic>
 8006764:	4603      	mov	r3, r0
 8006766:	e016      	b.n	8006796 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006768:	2300      	movs	r3, #0
 800676a:	e014      	b.n	8006796 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	2b01      	cmp	r3, #1
 8006770:	d110      	bne.n	8006794 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8006772:	2203      	movs	r2, #3
 8006774:	2100      	movs	r1, #0
 8006776:	2001      	movs	r0, #1
 8006778:	f000 f9ce 	bl	8006b18 <xQueueGenericCreate>
 800677c:	60f8      	str	r0, [r7, #12]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d005      	beq.n	8006790 <osSemaphoreCreate+0x56>
 8006784:	2300      	movs	r3, #0
 8006786:	2200      	movs	r2, #0
 8006788:	2100      	movs	r1, #0
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fa1e 	bl	8006bcc <xQueueGenericSend>
      return sema;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	e000      	b.n	8006796 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8006794:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800679e:	b590      	push	{r4, r7, lr}
 80067a0:	b085      	sub	sp, #20
 80067a2:	af02      	add	r7, sp, #8
 80067a4:	6078      	str	r0, [r7, #4]
 80067a6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d011      	beq.n	80067d4 <osMessageCreate+0x36>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00d      	beq.n	80067d4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6818      	ldr	r0, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6859      	ldr	r1, [r3, #4]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	2400      	movs	r4, #0
 80067ca:	9400      	str	r4, [sp, #0]
 80067cc:	f000 f92c 	bl	8006a28 <xQueueGenericCreateStatic>
 80067d0:	4603      	mov	r3, r0
 80067d2:	e008      	b.n	80067e6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	4619      	mov	r1, r3
 80067e0:	f000 f99a 	bl	8006b18 <xQueueGenericCreate>
 80067e4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd90      	pop	{r4, r7, pc}

080067ee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80067ee:	b480      	push	{r7}
 80067f0:	b083      	sub	sp, #12
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f103 0208 	add.w	r2, r3, #8
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f04f 32ff 	mov.w	r2, #4294967295
 8006806:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f103 0208 	add.w	r2, r3, #8
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f103 0208 	add.w	r2, r3, #8
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006822:	bf00      	nop
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800682e:	b480      	push	{r7}
 8006830:	b083      	sub	sp, #12
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	689a      	ldr	r2, [r3, #8]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	683a      	ldr	r2, [r7, #0]
 800686c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	683a      	ldr	r2, [r7, #0]
 8006872:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	1c5a      	adds	r2, r3, #1
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	601a      	str	r2, [r3, #0]
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006890:	b480      	push	{r7}
 8006892:	b085      	sub	sp, #20
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d103      	bne.n	80068b0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	60fb      	str	r3, [r7, #12]
 80068ae:	e00c      	b.n	80068ca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	3308      	adds	r3, #8
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	e002      	b.n	80068be <vListInsert+0x2e>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d2f6      	bcs.n	80068b8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	601a      	str	r2, [r3, #0]
}
 80068f6:	bf00      	nop
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006902:	b480      	push	{r7}
 8006904:	b085      	sub	sp, #20
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6892      	ldr	r2, [r2, #8]
 8006918:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	6852      	ldr	r2, [r2, #4]
 8006922:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	429a      	cmp	r2, r3
 800692c:	d103      	bne.n	8006936 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689a      	ldr	r2, [r3, #8]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	1e5a      	subs	r2, r3, #1
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
	...

08006958 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d10a      	bne.n	8006982 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800696c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006970:	f383 8811 	msr	BASEPRI, r3
 8006974:	f3bf 8f6f 	isb	sy
 8006978:	f3bf 8f4f 	dsb	sy
 800697c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800697e:	bf00      	nop
 8006980:	e7fe      	b.n	8006980 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006982:	f001 fce7 	bl	8008354 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800698e:	68f9      	ldr	r1, [r7, #12]
 8006990:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006992:	fb01 f303 	mul.w	r3, r1, r3
 8006996:	441a      	add	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069b2:	3b01      	subs	r3, #1
 80069b4:	68f9      	ldr	r1, [r7, #12]
 80069b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80069b8:	fb01 f303 	mul.w	r3, r1, r3
 80069bc:	441a      	add	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	22ff      	movs	r2, #255	; 0xff
 80069c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	22ff      	movs	r2, #255	; 0xff
 80069ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d114      	bne.n	8006a02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d01a      	beq.n	8006a16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	3310      	adds	r3, #16
 80069e4:	4618      	mov	r0, r3
 80069e6:	f001 f8c1 	bl	8007b6c <xTaskRemoveFromEventList>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d012      	beq.n	8006a16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80069f0:	4b0c      	ldr	r3, [pc, #48]	; (8006a24 <xQueueGenericReset+0xcc>)
 80069f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069f6:	601a      	str	r2, [r3, #0]
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	e009      	b.n	8006a16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	3310      	adds	r3, #16
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7ff fef1 	bl	80067ee <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	3324      	adds	r3, #36	; 0x24
 8006a10:	4618      	mov	r0, r3
 8006a12:	f7ff feec 	bl	80067ee <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006a16:	f001 fccd 	bl	80083b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006a1a:	2301      	movs	r3, #1
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	e000ed04 	.word	0xe000ed04

08006a28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b08e      	sub	sp, #56	; 0x38
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
 8006a34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10a      	bne.n	8006a52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a4e:	bf00      	nop
 8006a50:	e7fe      	b.n	8006a50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10a      	bne.n	8006a6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5c:	f383 8811 	msr	BASEPRI, r3
 8006a60:	f3bf 8f6f 	isb	sy
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a6a:	bf00      	nop
 8006a6c:	e7fe      	b.n	8006a6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <xQueueGenericCreateStatic+0x52>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d001      	beq.n	8006a7e <xQueueGenericCreateStatic+0x56>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e000      	b.n	8006a80 <xQueueGenericCreateStatic+0x58>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a88:	f383 8811 	msr	BASEPRI, r3
 8006a8c:	f3bf 8f6f 	isb	sy
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	623b      	str	r3, [r7, #32]
}
 8006a96:	bf00      	nop
 8006a98:	e7fe      	b.n	8006a98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d102      	bne.n	8006aa6 <xQueueGenericCreateStatic+0x7e>
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d101      	bne.n	8006aaa <xQueueGenericCreateStatic+0x82>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e000      	b.n	8006aac <xQueueGenericCreateStatic+0x84>
 8006aaa:	2300      	movs	r3, #0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10a      	bne.n	8006ac6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	61fb      	str	r3, [r7, #28]
}
 8006ac2:	bf00      	nop
 8006ac4:	e7fe      	b.n	8006ac4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006ac6:	2348      	movs	r3, #72	; 0x48
 8006ac8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b48      	cmp	r3, #72	; 0x48
 8006ace:	d00a      	beq.n	8006ae6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	61bb      	str	r3, [r7, #24]
}
 8006ae2:	bf00      	nop
 8006ae4:	e7fe      	b.n	8006ae4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006ae6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00d      	beq.n	8006b0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006afa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	4613      	mov	r3, r2
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	68b9      	ldr	r1, [r7, #8]
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f000 f83f 	bl	8006b8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3730      	adds	r7, #48	; 0x30
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b08a      	sub	sp, #40	; 0x28
 8006b1c:	af02      	add	r7, sp, #8
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	4613      	mov	r3, r2
 8006b24:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10a      	bne.n	8006b42 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	613b      	str	r3, [r7, #16]
}
 8006b3e:	bf00      	nop
 8006b40:	e7fe      	b.n	8006b40 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	fb02 f303 	mul.w	r3, r2, r3
 8006b4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	3348      	adds	r3, #72	; 0x48
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fd21 	bl	8008598 <pvPortMalloc>
 8006b56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d011      	beq.n	8006b82 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	3348      	adds	r3, #72	; 0x48
 8006b66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b70:	79fa      	ldrb	r2, [r7, #7]
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	4613      	mov	r3, r2
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	68b9      	ldr	r1, [r7, #8]
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f000 f805 	bl	8006b8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b82:	69bb      	ldr	r3, [r7, #24]
	}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3720      	adds	r7, #32
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d103      	bne.n	8006ba8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	69ba      	ldr	r2, [r7, #24]
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	e002      	b.n	8006bae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006bba:	2101      	movs	r1, #1
 8006bbc:	69b8      	ldr	r0, [r7, #24]
 8006bbe:	f7ff fecb 	bl	8006958 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006bc2:	bf00      	nop
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
	...

08006bcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b08e      	sub	sp, #56	; 0x38
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
 8006bd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10a      	bne.n	8006bfe <xQueueGenericSend+0x32>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006bfa:	bf00      	nop
 8006bfc:	e7fe      	b.n	8006bfc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <xQueueGenericSend+0x40>
 8006c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <xQueueGenericSend+0x44>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <xQueueGenericSend+0x46>
 8006c10:	2300      	movs	r3, #0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d10a      	bne.n	8006c2c <xQueueGenericSend+0x60>
	__asm volatile
 8006c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1a:	f383 8811 	msr	BASEPRI, r3
 8006c1e:	f3bf 8f6f 	isb	sy
 8006c22:	f3bf 8f4f 	dsb	sy
 8006c26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c28:	bf00      	nop
 8006c2a:	e7fe      	b.n	8006c2a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d103      	bne.n	8006c3a <xQueueGenericSend+0x6e>
 8006c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d101      	bne.n	8006c3e <xQueueGenericSend+0x72>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <xQueueGenericSend+0x74>
 8006c3e:	2300      	movs	r3, #0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10a      	bne.n	8006c5a <xQueueGenericSend+0x8e>
	__asm volatile
 8006c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c48:	f383 8811 	msr	BASEPRI, r3
 8006c4c:	f3bf 8f6f 	isb	sy
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	623b      	str	r3, [r7, #32]
}
 8006c56:	bf00      	nop
 8006c58:	e7fe      	b.n	8006c58 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c5a:	f001 f947 	bl	8007eec <xTaskGetSchedulerState>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d102      	bne.n	8006c6a <xQueueGenericSend+0x9e>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <xQueueGenericSend+0xa2>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e000      	b.n	8006c70 <xQueueGenericSend+0xa4>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10a      	bne.n	8006c8a <xQueueGenericSend+0xbe>
	__asm volatile
 8006c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c78:	f383 8811 	msr	BASEPRI, r3
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	f3bf 8f4f 	dsb	sy
 8006c84:	61fb      	str	r3, [r7, #28]
}
 8006c86:	bf00      	nop
 8006c88:	e7fe      	b.n	8006c88 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c8a:	f001 fb63 	bl	8008354 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d302      	bcc.n	8006ca0 <xQueueGenericSend+0xd4>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d129      	bne.n	8006cf4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ca6:	f000 fa37 	bl	8007118 <prvCopyDataToQueue>
 8006caa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d010      	beq.n	8006cd6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb6:	3324      	adds	r3, #36	; 0x24
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f000 ff57 	bl	8007b6c <xTaskRemoveFromEventList>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d013      	beq.n	8006cec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006cc4:	4b3f      	ldr	r3, [pc, #252]	; (8006dc4 <xQueueGenericSend+0x1f8>)
 8006cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	e00a      	b.n	8006cec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d007      	beq.n	8006cec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006cdc:	4b39      	ldr	r3, [pc, #228]	; (8006dc4 <xQueueGenericSend+0x1f8>)
 8006cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006cec:	f001 fb62 	bl	80083b4 <vPortExitCritical>
				return pdPASS;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e063      	b.n	8006dbc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d103      	bne.n	8006d02 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cfa:	f001 fb5b 	bl	80083b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	e05c      	b.n	8006dbc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d106      	bne.n	8006d16 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d08:	f107 0314 	add.w	r3, r7, #20
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f000 ff8f 	bl	8007c30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d12:	2301      	movs	r3, #1
 8006d14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d16:	f001 fb4d 	bl	80083b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d1a:	f000 fd3f 	bl	800779c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d1e:	f001 fb19 	bl	8008354 <vPortEnterCritical>
 8006d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d28:	b25b      	sxtb	r3, r3
 8006d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d2e:	d103      	bne.n	8006d38 <xQueueGenericSend+0x16c>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d32:	2200      	movs	r2, #0
 8006d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d3e:	b25b      	sxtb	r3, r3
 8006d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d44:	d103      	bne.n	8006d4e <xQueueGenericSend+0x182>
 8006d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d4e:	f001 fb31 	bl	80083b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d52:	1d3a      	adds	r2, r7, #4
 8006d54:	f107 0314 	add.w	r3, r7, #20
 8006d58:	4611      	mov	r1, r2
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 ff7e 	bl	8007c5c <xTaskCheckForTimeOut>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d124      	bne.n	8006db0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d68:	f000 fab8 	bl	80072dc <prvIsQueueFull>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d018      	beq.n	8006da4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d74:	3310      	adds	r3, #16
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	4611      	mov	r1, r2
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 fed2 	bl	8007b24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d82:	f000 fa59 	bl	8007238 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d86:	f000 fd17 	bl	80077b8 <xTaskResumeAll>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f47f af7c 	bne.w	8006c8a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d92:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <xQueueGenericSend+0x1f8>)
 8006d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	e772      	b.n	8006c8a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006da6:	f000 fa47 	bl	8007238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006daa:	f000 fd05 	bl	80077b8 <xTaskResumeAll>
 8006dae:	e76c      	b.n	8006c8a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006db2:	f000 fa41 	bl	8007238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006db6:	f000 fcff 	bl	80077b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006dba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3738      	adds	r7, #56	; 0x38
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	e000ed04 	.word	0xe000ed04

08006dc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b090      	sub	sp, #64	; 0x40
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
 8006dd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10a      	bne.n	8006df6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006df2:	bf00      	nop
 8006df4:	e7fe      	b.n	8006df4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d103      	bne.n	8006e04 <xQueueGenericSendFromISR+0x3c>
 8006dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <xQueueGenericSendFromISR+0x40>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e000      	b.n	8006e0a <xQueueGenericSendFromISR+0x42>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d10a      	bne.n	8006e24 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e20:	bf00      	nop
 8006e22:	e7fe      	b.n	8006e22 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d103      	bne.n	8006e32 <xQueueGenericSendFromISR+0x6a>
 8006e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d101      	bne.n	8006e36 <xQueueGenericSendFromISR+0x6e>
 8006e32:	2301      	movs	r3, #1
 8006e34:	e000      	b.n	8006e38 <xQueueGenericSendFromISR+0x70>
 8006e36:	2300      	movs	r3, #0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10a      	bne.n	8006e52 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	623b      	str	r3, [r7, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	e7fe      	b.n	8006e50 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e52:	f001 fb61 	bl	8008518 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e56:	f3ef 8211 	mrs	r2, BASEPRI
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	61fa      	str	r2, [r7, #28]
 8006e6c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e6e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e70:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d302      	bcc.n	8006e84 <xQueueGenericSendFromISR+0xbc>
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d12f      	bne.n	8006ee4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e9a:	f000 f93d 	bl	8007118 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e9e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea6:	d112      	bne.n	8006ece <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d016      	beq.n	8006ede <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb2:	3324      	adds	r3, #36	; 0x24
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f000 fe59 	bl	8007b6c <xTaskRemoveFromEventList>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00e      	beq.n	8006ede <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00b      	beq.n	8006ede <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	e007      	b.n	8006ede <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ece:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	b25a      	sxtb	r2, r3
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006ee2:	e001      	b.n	8006ee8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eea:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006ef2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3740      	adds	r7, #64	; 0x40
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b08e      	sub	sp, #56	; 0x38
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
 8006f06:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d10a      	bne.n	8006f28 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f16:	f383 8811 	msr	BASEPRI, r3
 8006f1a:	f3bf 8f6f 	isb	sy
 8006f1e:	f3bf 8f4f 	dsb	sy
 8006f22:	623b      	str	r3, [r7, #32]
}
 8006f24:	bf00      	nop
 8006f26:	e7fe      	b.n	8006f26 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00a      	beq.n	8006f46 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	61fb      	str	r3, [r7, #28]
}
 8006f42:	bf00      	nop
 8006f44:	e7fe      	b.n	8006f44 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d103      	bne.n	8006f56 <xQueueGiveFromISR+0x58>
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <xQueueGiveFromISR+0x5c>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueGiveFromISR+0x5e>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	61bb      	str	r3, [r7, #24]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f76:	f001 facf 	bl	8008518 <vPortValidateInterruptPriority>
	__asm volatile
 8006f7a:	f3ef 8211 	mrs	r2, BASEPRI
 8006f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f82:	f383 8811 	msr	BASEPRI, r3
 8006f86:	f3bf 8f6f 	isb	sy
 8006f8a:	f3bf 8f4f 	dsb	sy
 8006f8e:	617a      	str	r2, [r7, #20]
 8006f90:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006f92:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f94:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d22b      	bcs.n	8006ffe <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006fb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc0:	d112      	bne.n	8006fe8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d016      	beq.n	8006ff8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fcc:	3324      	adds	r3, #36	; 0x24
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fdcc 	bl	8007b6c <xTaskRemoveFromEventList>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00e      	beq.n	8006ff8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00b      	beq.n	8006ff8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	e007      	b.n	8006ff8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fec:	3301      	adds	r3, #1
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	b25a      	sxtb	r2, r3
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	637b      	str	r3, [r7, #52]	; 0x34
 8006ffc:	e001      	b.n	8007002 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ffe:	2300      	movs	r3, #0
 8007000:	637b      	str	r3, [r7, #52]	; 0x34
 8007002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007004:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f383 8811 	msr	BASEPRI, r3
}
 800700c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800700e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007010:	4618      	mov	r0, r3
 8007012:	3738      	adds	r7, #56	; 0x38
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08e      	sub	sp, #56	; 0x38
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702a:	2b00      	cmp	r3, #0
 800702c:	d10a      	bne.n	8007044 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	623b      	str	r3, [r7, #32]
}
 8007040:	bf00      	nop
 8007042:	e7fe      	b.n	8007042 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d103      	bne.n	8007052 <xQueueReceiveFromISR+0x3a>
 800704a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <xQueueReceiveFromISR+0x3e>
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <xQueueReceiveFromISR+0x40>
 8007056:	2300      	movs	r3, #0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10a      	bne.n	8007072 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800705c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007060:	f383 8811 	msr	BASEPRI, r3
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	61fb      	str	r3, [r7, #28]
}
 800706e:	bf00      	nop
 8007070:	e7fe      	b.n	8007070 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007072:	f001 fa51 	bl	8008518 <vPortValidateInterruptPriority>
	__asm volatile
 8007076:	f3ef 8211 	mrs	r2, BASEPRI
 800707a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	61ba      	str	r2, [r7, #24]
 800708c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800708e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007090:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007096:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709a:	2b00      	cmp	r3, #0
 800709c:	d02f      	beq.n	80070fe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80070a8:	68b9      	ldr	r1, [r7, #8]
 80070aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070ac:	f000 f89e 	bl	80071ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b2:	1e5a      	subs	r2, r3, #1
 80070b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80070b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80070bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c0:	d112      	bne.n	80070e8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d016      	beq.n	80070f8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070cc:	3310      	adds	r3, #16
 80070ce:	4618      	mov	r0, r3
 80070d0:	f000 fd4c 	bl	8007b6c <xTaskRemoveFromEventList>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00e      	beq.n	80070f8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00b      	beq.n	80070f8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	e007      	b.n	80070f8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80070e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070ec:	3301      	adds	r3, #1
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	b25a      	sxtb	r2, r3
 80070f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80070f8:	2301      	movs	r3, #1
 80070fa:	637b      	str	r3, [r7, #52]	; 0x34
 80070fc:	e001      	b.n	8007102 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80070fe:	2300      	movs	r3, #0
 8007100:	637b      	str	r3, [r7, #52]	; 0x34
 8007102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007104:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	f383 8811 	msr	BASEPRI, r3
}
 800710c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800710e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007110:	4618      	mov	r0, r3
 8007112:	3738      	adds	r7, #56	; 0x38
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007124:	2300      	movs	r3, #0
 8007126:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10d      	bne.n	8007152 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d14d      	bne.n	80071da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	4618      	mov	r0, r3
 8007144:	f000 fef0 	bl	8007f28 <xTaskPriorityDisinherit>
 8007148:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	609a      	str	r2, [r3, #8]
 8007150:	e043      	b.n	80071da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d119      	bne.n	800718c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6858      	ldr	r0, [r3, #4]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007160:	461a      	mov	r2, r3
 8007162:	68b9      	ldr	r1, [r7, #8]
 8007164:	f001 fd25 	bl	8008bb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007170:	441a      	add	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	429a      	cmp	r2, r3
 8007180:	d32b      	bcc.n	80071da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	605a      	str	r2, [r3, #4]
 800718a:	e026      	b.n	80071da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	68d8      	ldr	r0, [r3, #12]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007194:	461a      	mov	r2, r3
 8007196:	68b9      	ldr	r1, [r7, #8]
 8007198:	f001 fd0b 	bl	8008bb2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	68da      	ldr	r2, [r3, #12]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a4:	425b      	negs	r3, r3
 80071a6:	441a      	add	r2, r3
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	68da      	ldr	r2, [r3, #12]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d207      	bcs.n	80071c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689a      	ldr	r2, [r3, #8]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c0:	425b      	negs	r3, r3
 80071c2:	441a      	add	r2, r3
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d105      	bne.n	80071da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d002      	beq.n	80071da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	3b01      	subs	r3, #1
 80071d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80071e2:	697b      	ldr	r3, [r7, #20]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3718      	adds	r7, #24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d018      	beq.n	8007230 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68da      	ldr	r2, [r3, #12]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	441a      	add	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	68da      	ldr	r2, [r3, #12]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	429a      	cmp	r2, r3
 8007216:	d303      	bcc.n	8007220 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68d9      	ldr	r1, [r3, #12]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007228:	461a      	mov	r2, r3
 800722a:	6838      	ldr	r0, [r7, #0]
 800722c:	f001 fcc1 	bl	8008bb2 <memcpy>
	}
}
 8007230:	bf00      	nop
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007240:	f001 f888 	bl	8008354 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800724a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800724c:	e011      	b.n	8007272 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007252:	2b00      	cmp	r3, #0
 8007254:	d012      	beq.n	800727c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	3324      	adds	r3, #36	; 0x24
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fc86 	bl	8007b6c <xTaskRemoveFromEventList>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d001      	beq.n	800726a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007266:	f000 fd5b 	bl	8007d20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800726a:	7bfb      	ldrb	r3, [r7, #15]
 800726c:	3b01      	subs	r3, #1
 800726e:	b2db      	uxtb	r3, r3
 8007270:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007276:	2b00      	cmp	r3, #0
 8007278:	dce9      	bgt.n	800724e <prvUnlockQueue+0x16>
 800727a:	e000      	b.n	800727e <prvUnlockQueue+0x46>
					break;
 800727c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	22ff      	movs	r2, #255	; 0xff
 8007282:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007286:	f001 f895 	bl	80083b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800728a:	f001 f863 	bl	8008354 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007294:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007296:	e011      	b.n	80072bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d012      	beq.n	80072c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3310      	adds	r3, #16
 80072a4:	4618      	mov	r0, r3
 80072a6:	f000 fc61 	bl	8007b6c <xTaskRemoveFromEventList>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d001      	beq.n	80072b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072b0:	f000 fd36 	bl	8007d20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80072b4:	7bbb      	ldrb	r3, [r7, #14]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	dce9      	bgt.n	8007298 <prvUnlockQueue+0x60>
 80072c4:	e000      	b.n	80072c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80072c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	22ff      	movs	r2, #255	; 0xff
 80072cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80072d0:	f001 f870 	bl	80083b4 <vPortExitCritical>
}
 80072d4:	bf00      	nop
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80072e4:	f001 f836 	bl	8008354 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d102      	bne.n	80072fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80072f4:	2301      	movs	r3, #1
 80072f6:	60fb      	str	r3, [r7, #12]
 80072f8:	e001      	b.n	80072fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80072fa:	2300      	movs	r3, #0
 80072fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80072fe:	f001 f859 	bl	80083b4 <vPortExitCritical>

	return xReturn;
 8007302:	68fb      	ldr	r3, [r7, #12]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800730c:	b580      	push	{r7, lr}
 800730e:	b08e      	sub	sp, #56	; 0x38
 8007310:	af04      	add	r7, sp, #16
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
 8007318:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800731a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10a      	bne.n	8007336 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007324:	f383 8811 	msr	BASEPRI, r3
 8007328:	f3bf 8f6f 	isb	sy
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	623b      	str	r3, [r7, #32]
}
 8007332:	bf00      	nop
 8007334:	e7fe      	b.n	8007334 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007338:	2b00      	cmp	r3, #0
 800733a:	d10a      	bne.n	8007352 <xTaskCreateStatic+0x46>
	__asm volatile
 800733c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007340:	f383 8811 	msr	BASEPRI, r3
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	f3bf 8f4f 	dsb	sy
 800734c:	61fb      	str	r3, [r7, #28]
}
 800734e:	bf00      	nop
 8007350:	e7fe      	b.n	8007350 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007352:	23b4      	movs	r3, #180	; 0xb4
 8007354:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	2bb4      	cmp	r3, #180	; 0xb4
 800735a:	d00a      	beq.n	8007372 <xTaskCreateStatic+0x66>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	61bb      	str	r3, [r7, #24]
}
 800736e:	bf00      	nop
 8007370:	e7fe      	b.n	8007370 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007372:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01e      	beq.n	80073b8 <xTaskCreateStatic+0xac>
 800737a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800737c:	2b00      	cmp	r3, #0
 800737e:	d01b      	beq.n	80073b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007382:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007388:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	2202      	movs	r2, #2
 800738e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007392:	2300      	movs	r3, #0
 8007394:	9303      	str	r3, [sp, #12]
 8007396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007398:	9302      	str	r3, [sp, #8]
 800739a:	f107 0314 	add.w	r3, r7, #20
 800739e:	9301      	str	r3, [sp, #4]
 80073a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	68b9      	ldr	r1, [r7, #8]
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f000 f850 	bl	8007450 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073b2:	f000 f8eb 	bl	800758c <prvAddNewTaskToReadyList>
 80073b6:	e001      	b.n	80073bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80073b8:	2300      	movs	r3, #0
 80073ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073bc:	697b      	ldr	r3, [r7, #20]
	}
 80073be:	4618      	mov	r0, r3
 80073c0:	3728      	adds	r7, #40	; 0x28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b08c      	sub	sp, #48	; 0x30
 80073ca:	af04      	add	r7, sp, #16
 80073cc:	60f8      	str	r0, [r7, #12]
 80073ce:	60b9      	str	r1, [r7, #8]
 80073d0:	603b      	str	r3, [r7, #0]
 80073d2:	4613      	mov	r3, r2
 80073d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80073d6:	88fb      	ldrh	r3, [r7, #6]
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	4618      	mov	r0, r3
 80073dc:	f001 f8dc 	bl	8008598 <pvPortMalloc>
 80073e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00e      	beq.n	8007406 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80073e8:	20b4      	movs	r0, #180	; 0xb4
 80073ea:	f001 f8d5 	bl	8008598 <pvPortMalloc>
 80073ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	631a      	str	r2, [r3, #48]	; 0x30
 80073fc:	e005      	b.n	800740a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80073fe:	6978      	ldr	r0, [r7, #20]
 8007400:	f001 f996 	bl	8008730 <vPortFree>
 8007404:	e001      	b.n	800740a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007406:	2300      	movs	r3, #0
 8007408:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d017      	beq.n	8007440 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007418:	88fa      	ldrh	r2, [r7, #6]
 800741a:	2300      	movs	r3, #0
 800741c:	9303      	str	r3, [sp, #12]
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	9302      	str	r3, [sp, #8]
 8007422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007424:	9301      	str	r3, [sp, #4]
 8007426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007428:	9300      	str	r3, [sp, #0]
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	68b9      	ldr	r1, [r7, #8]
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 f80e 	bl	8007450 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007434:	69f8      	ldr	r0, [r7, #28]
 8007436:	f000 f8a9 	bl	800758c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800743a:	2301      	movs	r3, #1
 800743c:	61bb      	str	r3, [r7, #24]
 800743e:	e002      	b.n	8007446 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007440:	f04f 33ff 	mov.w	r3, #4294967295
 8007444:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007446:	69bb      	ldr	r3, [r7, #24]
	}
 8007448:	4618      	mov	r0, r3
 800744a:	3720      	adds	r7, #32
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
 800745c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800745e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007460:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007468:	3b01      	subs	r3, #1
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	f023 0307 	bic.w	r3, r3, #7
 8007476:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	f003 0307 	and.w	r3, r3, #7
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00a      	beq.n	8007498 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	617b      	str	r3, [r7, #20]
}
 8007494:	bf00      	nop
 8007496:	e7fe      	b.n	8007496 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d01f      	beq.n	80074de <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800749e:	2300      	movs	r3, #0
 80074a0:	61fb      	str	r3, [r7, #28]
 80074a2:	e012      	b.n	80074ca <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	4413      	add	r3, r2
 80074aa:	7819      	ldrb	r1, [r3, #0]
 80074ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	4413      	add	r3, r2
 80074b2:	3334      	adds	r3, #52	; 0x34
 80074b4:	460a      	mov	r2, r1
 80074b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80074b8:	68ba      	ldr	r2, [r7, #8]
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	4413      	add	r3, r2
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d006      	beq.n	80074d2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	3301      	adds	r3, #1
 80074c8:	61fb      	str	r3, [r7, #28]
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	2b0f      	cmp	r3, #15
 80074ce:	d9e9      	bls.n	80074a4 <prvInitialiseNewTask+0x54>
 80074d0:	e000      	b.n	80074d4 <prvInitialiseNewTask+0x84>
			{
				break;
 80074d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80074d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074dc:	e003      	b.n	80074e6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80074de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80074e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e8:	2b06      	cmp	r3, #6
 80074ea:	d901      	bls.n	80074f0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80074ec:	2306      	movs	r3, #6
 80074ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80074f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80074f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074fa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80074fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fe:	2200      	movs	r2, #0
 8007500:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007504:	3304      	adds	r3, #4
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff f991 	bl	800682e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800750c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800750e:	3318      	adds	r3, #24
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff f98c 	bl	800682e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800751a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800751c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751e:	f1c3 0207 	rsb	r2, r3, #7
 8007522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007524:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800752a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800752c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752e:	2200      	movs	r2, #0
 8007530:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007536:	2200      	movs	r2, #0
 8007538:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800753c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753e:	334c      	adds	r3, #76	; 0x4c
 8007540:	2260      	movs	r2, #96	; 0x60
 8007542:	2100      	movs	r1, #0
 8007544:	4618      	mov	r0, r3
 8007546:	f001 fb42 	bl	8008bce <memset>
 800754a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754c:	4a0c      	ldr	r2, [pc, #48]	; (8007580 <prvInitialiseNewTask+0x130>)
 800754e:	651a      	str	r2, [r3, #80]	; 0x50
 8007550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007552:	4a0c      	ldr	r2, [pc, #48]	; (8007584 <prvInitialiseNewTask+0x134>)
 8007554:	655a      	str	r2, [r3, #84]	; 0x54
 8007556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007558:	4a0b      	ldr	r2, [pc, #44]	; (8007588 <prvInitialiseNewTask+0x138>)
 800755a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	68f9      	ldr	r1, [r7, #12]
 8007560:	69b8      	ldr	r0, [r7, #24]
 8007562:	f000 fdcd 	bl	8008100 <pxPortInitialiseStack>
 8007566:	4602      	mov	r2, r0
 8007568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800756c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007576:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007578:	bf00      	nop
 800757a:	3720      	adds	r7, #32
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	08009ee0 	.word	0x08009ee0
 8007584:	08009f00 	.word	0x08009f00
 8007588:	08009ec0 	.word	0x08009ec0

0800758c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007594:	f000 fede 	bl	8008354 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007598:	4b2a      	ldr	r3, [pc, #168]	; (8007644 <prvAddNewTaskToReadyList+0xb8>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3301      	adds	r3, #1
 800759e:	4a29      	ldr	r2, [pc, #164]	; (8007644 <prvAddNewTaskToReadyList+0xb8>)
 80075a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075a2:	4b29      	ldr	r3, [pc, #164]	; (8007648 <prvAddNewTaskToReadyList+0xbc>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d109      	bne.n	80075be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075aa:	4a27      	ldr	r2, [pc, #156]	; (8007648 <prvAddNewTaskToReadyList+0xbc>)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075b0:	4b24      	ldr	r3, [pc, #144]	; (8007644 <prvAddNewTaskToReadyList+0xb8>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d110      	bne.n	80075da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075b8:	f000 fbd6 	bl	8007d68 <prvInitialiseTaskLists>
 80075bc:	e00d      	b.n	80075da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075be:	4b23      	ldr	r3, [pc, #140]	; (800764c <prvAddNewTaskToReadyList+0xc0>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d109      	bne.n	80075da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075c6:	4b20      	ldr	r3, [pc, #128]	; (8007648 <prvAddNewTaskToReadyList+0xbc>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d802      	bhi.n	80075da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075d4:	4a1c      	ldr	r2, [pc, #112]	; (8007648 <prvAddNewTaskToReadyList+0xbc>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075da:	4b1d      	ldr	r3, [pc, #116]	; (8007650 <prvAddNewTaskToReadyList+0xc4>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3301      	adds	r3, #1
 80075e0:	4a1b      	ldr	r2, [pc, #108]	; (8007650 <prvAddNewTaskToReadyList+0xc4>)
 80075e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e8:	2201      	movs	r2, #1
 80075ea:	409a      	lsls	r2, r3
 80075ec:	4b19      	ldr	r3, [pc, #100]	; (8007654 <prvAddNewTaskToReadyList+0xc8>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	4a18      	ldr	r2, [pc, #96]	; (8007654 <prvAddNewTaskToReadyList+0xc8>)
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075fa:	4613      	mov	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4413      	add	r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4a15      	ldr	r2, [pc, #84]	; (8007658 <prvAddNewTaskToReadyList+0xcc>)
 8007604:	441a      	add	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7ff f91b 	bl	8006848 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007612:	f000 fecf 	bl	80083b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007616:	4b0d      	ldr	r3, [pc, #52]	; (800764c <prvAddNewTaskToReadyList+0xc0>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00e      	beq.n	800763c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800761e:	4b0a      	ldr	r3, [pc, #40]	; (8007648 <prvAddNewTaskToReadyList+0xbc>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007628:	429a      	cmp	r2, r3
 800762a:	d207      	bcs.n	800763c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800762c:	4b0b      	ldr	r3, [pc, #44]	; (800765c <prvAddNewTaskToReadyList+0xd0>)
 800762e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	f3bf 8f4f 	dsb	sy
 8007638:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	200007b0 	.word	0x200007b0
 8007648:	200006b0 	.word	0x200006b0
 800764c:	200007bc 	.word	0x200007bc
 8007650:	200007cc 	.word	0x200007cc
 8007654:	200007b8 	.word	0x200007b8
 8007658:	200006b4 	.word	0x200006b4
 800765c:	e000ed04 	.word	0xe000ed04

08007660 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007668:	2300      	movs	r3, #0
 800766a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d017      	beq.n	80076a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007672:	4b13      	ldr	r3, [pc, #76]	; (80076c0 <vTaskDelay+0x60>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00a      	beq.n	8007690 <vTaskDelay+0x30>
	__asm volatile
 800767a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767e:	f383 8811 	msr	BASEPRI, r3
 8007682:	f3bf 8f6f 	isb	sy
 8007686:	f3bf 8f4f 	dsb	sy
 800768a:	60bb      	str	r3, [r7, #8]
}
 800768c:	bf00      	nop
 800768e:	e7fe      	b.n	800768e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007690:	f000 f884 	bl	800779c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007694:	2100      	movs	r1, #0
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fccc 	bl	8008034 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800769c:	f000 f88c 	bl	80077b8 <xTaskResumeAll>
 80076a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d107      	bne.n	80076b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80076a8:	4b06      	ldr	r3, [pc, #24]	; (80076c4 <vTaskDelay+0x64>)
 80076aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ae:	601a      	str	r2, [r3, #0]
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80076b8:	bf00      	nop
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	200007d8 	.word	0x200007d8
 80076c4:	e000ed04 	.word	0xe000ed04

080076c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08a      	sub	sp, #40	; 0x28
 80076cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80076d2:	2300      	movs	r3, #0
 80076d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80076d6:	463a      	mov	r2, r7
 80076d8:	1d39      	adds	r1, r7, #4
 80076da:	f107 0308 	add.w	r3, r7, #8
 80076de:	4618      	mov	r0, r3
 80076e0:	f7f8 ff72 	bl	80005c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80076e4:	6839      	ldr	r1, [r7, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68ba      	ldr	r2, [r7, #8]
 80076ea:	9202      	str	r2, [sp, #8]
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2300      	movs	r3, #0
 80076f4:	460a      	mov	r2, r1
 80076f6:	4921      	ldr	r1, [pc, #132]	; (800777c <vTaskStartScheduler+0xb4>)
 80076f8:	4821      	ldr	r0, [pc, #132]	; (8007780 <vTaskStartScheduler+0xb8>)
 80076fa:	f7ff fe07 	bl	800730c <xTaskCreateStatic>
 80076fe:	4603      	mov	r3, r0
 8007700:	4a20      	ldr	r2, [pc, #128]	; (8007784 <vTaskStartScheduler+0xbc>)
 8007702:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007704:	4b1f      	ldr	r3, [pc, #124]	; (8007784 <vTaskStartScheduler+0xbc>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d002      	beq.n	8007712 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800770c:	2301      	movs	r3, #1
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	e001      	b.n	8007716 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d11b      	bne.n	8007754 <vTaskStartScheduler+0x8c>
	__asm volatile
 800771c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	613b      	str	r3, [r7, #16]
}
 800772e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007730:	4b15      	ldr	r3, [pc, #84]	; (8007788 <vTaskStartScheduler+0xc0>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	334c      	adds	r3, #76	; 0x4c
 8007736:	4a15      	ldr	r2, [pc, #84]	; (800778c <vTaskStartScheduler+0xc4>)
 8007738:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800773a:	4b15      	ldr	r3, [pc, #84]	; (8007790 <vTaskStartScheduler+0xc8>)
 800773c:	f04f 32ff 	mov.w	r2, #4294967295
 8007740:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007742:	4b14      	ldr	r3, [pc, #80]	; (8007794 <vTaskStartScheduler+0xcc>)
 8007744:	2201      	movs	r2, #1
 8007746:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007748:	4b13      	ldr	r3, [pc, #76]	; (8007798 <vTaskStartScheduler+0xd0>)
 800774a:	2200      	movs	r2, #0
 800774c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800774e:	f000 fd5f 	bl	8008210 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007752:	e00e      	b.n	8007772 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775a:	d10a      	bne.n	8007772 <vTaskStartScheduler+0xaa>
	__asm volatile
 800775c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007760:	f383 8811 	msr	BASEPRI, r3
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	60fb      	str	r3, [r7, #12]
}
 800776e:	bf00      	nop
 8007770:	e7fe      	b.n	8007770 <vTaskStartScheduler+0xa8>
}
 8007772:	bf00      	nop
 8007774:	3718      	adds	r7, #24
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	08009ea0 	.word	0x08009ea0
 8007780:	08007d39 	.word	0x08007d39
 8007784:	200007d4 	.word	0x200007d4
 8007788:	200006b0 	.word	0x200006b0
 800778c:	20000010 	.word	0x20000010
 8007790:	200007d0 	.word	0x200007d0
 8007794:	200007bc 	.word	0x200007bc
 8007798:	200007b4 	.word	0x200007b4

0800779c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800779c:	b480      	push	{r7}
 800779e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80077a0:	4b04      	ldr	r3, [pc, #16]	; (80077b4 <vTaskSuspendAll+0x18>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	3301      	adds	r3, #1
 80077a6:	4a03      	ldr	r2, [pc, #12]	; (80077b4 <vTaskSuspendAll+0x18>)
 80077a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80077aa:	bf00      	nop
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr
 80077b4:	200007d8 	.word	0x200007d8

080077b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077c6:	4b41      	ldr	r3, [pc, #260]	; (80078cc <xTaskResumeAll+0x114>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <xTaskResumeAll+0x2c>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	603b      	str	r3, [r7, #0]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80077e4:	f000 fdb6 	bl	8008354 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80077e8:	4b38      	ldr	r3, [pc, #224]	; (80078cc <xTaskResumeAll+0x114>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	3b01      	subs	r3, #1
 80077ee:	4a37      	ldr	r2, [pc, #220]	; (80078cc <xTaskResumeAll+0x114>)
 80077f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077f2:	4b36      	ldr	r3, [pc, #216]	; (80078cc <xTaskResumeAll+0x114>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d161      	bne.n	80078be <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80077fa:	4b35      	ldr	r3, [pc, #212]	; (80078d0 <xTaskResumeAll+0x118>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d05d      	beq.n	80078be <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007802:	e02e      	b.n	8007862 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007804:	4b33      	ldr	r3, [pc, #204]	; (80078d4 <xTaskResumeAll+0x11c>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	3318      	adds	r3, #24
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff f876 	bl	8006902 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	3304      	adds	r3, #4
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff f871 	bl	8006902 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	2201      	movs	r2, #1
 8007826:	409a      	lsls	r2, r3
 8007828:	4b2b      	ldr	r3, [pc, #172]	; (80078d8 <xTaskResumeAll+0x120>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4313      	orrs	r3, r2
 800782e:	4a2a      	ldr	r2, [pc, #168]	; (80078d8 <xTaskResumeAll+0x120>)
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4a27      	ldr	r2, [pc, #156]	; (80078dc <xTaskResumeAll+0x124>)
 8007840:	441a      	add	r2, r3
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	3304      	adds	r3, #4
 8007846:	4619      	mov	r1, r3
 8007848:	4610      	mov	r0, r2
 800784a:	f7fe fffd 	bl	8006848 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007852:	4b23      	ldr	r3, [pc, #140]	; (80078e0 <xTaskResumeAll+0x128>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007858:	429a      	cmp	r2, r3
 800785a:	d302      	bcc.n	8007862 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800785c:	4b21      	ldr	r3, [pc, #132]	; (80078e4 <xTaskResumeAll+0x12c>)
 800785e:	2201      	movs	r2, #1
 8007860:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007862:	4b1c      	ldr	r3, [pc, #112]	; (80078d4 <xTaskResumeAll+0x11c>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1cc      	bne.n	8007804 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007870:	f000 fb1c 	bl	8007eac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007874:	4b1c      	ldr	r3, [pc, #112]	; (80078e8 <xTaskResumeAll+0x130>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d010      	beq.n	80078a2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007880:	f000 f836 	bl	80078f0 <xTaskIncrementTick>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d002      	beq.n	8007890 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800788a:	4b16      	ldr	r3, [pc, #88]	; (80078e4 <xTaskResumeAll+0x12c>)
 800788c:	2201      	movs	r2, #1
 800788e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	3b01      	subs	r3, #1
 8007894:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1f1      	bne.n	8007880 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800789c:	4b12      	ldr	r3, [pc, #72]	; (80078e8 <xTaskResumeAll+0x130>)
 800789e:	2200      	movs	r2, #0
 80078a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078a2:	4b10      	ldr	r3, [pc, #64]	; (80078e4 <xTaskResumeAll+0x12c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d009      	beq.n	80078be <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078aa:	2301      	movs	r3, #1
 80078ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078ae:	4b0f      	ldr	r3, [pc, #60]	; (80078ec <xTaskResumeAll+0x134>)
 80078b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078b4:	601a      	str	r2, [r3, #0]
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078be:	f000 fd79 	bl	80083b4 <vPortExitCritical>

	return xAlreadyYielded;
 80078c2:	68bb      	ldr	r3, [r7, #8]
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	200007d8 	.word	0x200007d8
 80078d0:	200007b0 	.word	0x200007b0
 80078d4:	20000770 	.word	0x20000770
 80078d8:	200007b8 	.word	0x200007b8
 80078dc:	200006b4 	.word	0x200006b4
 80078e0:	200006b0 	.word	0x200006b0
 80078e4:	200007c4 	.word	0x200007c4
 80078e8:	200007c0 	.word	0x200007c0
 80078ec:	e000ed04 	.word	0xe000ed04

080078f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b086      	sub	sp, #24
 80078f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078f6:	2300      	movs	r3, #0
 80078f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078fa:	4b4e      	ldr	r3, [pc, #312]	; (8007a34 <xTaskIncrementTick+0x144>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f040 808e 	bne.w	8007a20 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007904:	4b4c      	ldr	r3, [pc, #304]	; (8007a38 <xTaskIncrementTick+0x148>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3301      	adds	r3, #1
 800790a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800790c:	4a4a      	ldr	r2, [pc, #296]	; (8007a38 <xTaskIncrementTick+0x148>)
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d120      	bne.n	800795a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007918:	4b48      	ldr	r3, [pc, #288]	; (8007a3c <xTaskIncrementTick+0x14c>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00a      	beq.n	8007938 <xTaskIncrementTick+0x48>
	__asm volatile
 8007922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007926:	f383 8811 	msr	BASEPRI, r3
 800792a:	f3bf 8f6f 	isb	sy
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	603b      	str	r3, [r7, #0]
}
 8007934:	bf00      	nop
 8007936:	e7fe      	b.n	8007936 <xTaskIncrementTick+0x46>
 8007938:	4b40      	ldr	r3, [pc, #256]	; (8007a3c <xTaskIncrementTick+0x14c>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60fb      	str	r3, [r7, #12]
 800793e:	4b40      	ldr	r3, [pc, #256]	; (8007a40 <xTaskIncrementTick+0x150>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a3e      	ldr	r2, [pc, #248]	; (8007a3c <xTaskIncrementTick+0x14c>)
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	4a3e      	ldr	r2, [pc, #248]	; (8007a40 <xTaskIncrementTick+0x150>)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6013      	str	r3, [r2, #0]
 800794c:	4b3d      	ldr	r3, [pc, #244]	; (8007a44 <xTaskIncrementTick+0x154>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	3301      	adds	r3, #1
 8007952:	4a3c      	ldr	r2, [pc, #240]	; (8007a44 <xTaskIncrementTick+0x154>)
 8007954:	6013      	str	r3, [r2, #0]
 8007956:	f000 faa9 	bl	8007eac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800795a:	4b3b      	ldr	r3, [pc, #236]	; (8007a48 <xTaskIncrementTick+0x158>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	693a      	ldr	r2, [r7, #16]
 8007960:	429a      	cmp	r2, r3
 8007962:	d348      	bcc.n	80079f6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007964:	4b35      	ldr	r3, [pc, #212]	; (8007a3c <xTaskIncrementTick+0x14c>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d104      	bne.n	8007978 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800796e:	4b36      	ldr	r3, [pc, #216]	; (8007a48 <xTaskIncrementTick+0x158>)
 8007970:	f04f 32ff 	mov.w	r2, #4294967295
 8007974:	601a      	str	r2, [r3, #0]
					break;
 8007976:	e03e      	b.n	80079f6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007978:	4b30      	ldr	r3, [pc, #192]	; (8007a3c <xTaskIncrementTick+0x14c>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	429a      	cmp	r2, r3
 800798e:	d203      	bcs.n	8007998 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007990:	4a2d      	ldr	r2, [pc, #180]	; (8007a48 <xTaskIncrementTick+0x158>)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007996:	e02e      	b.n	80079f6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	3304      	adds	r3, #4
 800799c:	4618      	mov	r0, r3
 800799e:	f7fe ffb0 	bl	8006902 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d004      	beq.n	80079b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	3318      	adds	r3, #24
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7fe ffa7 	bl	8006902 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b8:	2201      	movs	r2, #1
 80079ba:	409a      	lsls	r2, r3
 80079bc:	4b23      	ldr	r3, [pc, #140]	; (8007a4c <xTaskIncrementTick+0x15c>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	4a22      	ldr	r2, [pc, #136]	; (8007a4c <xTaskIncrementTick+0x15c>)
 80079c4:	6013      	str	r3, [r2, #0]
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ca:	4613      	mov	r3, r2
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	4413      	add	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4a1f      	ldr	r2, [pc, #124]	; (8007a50 <xTaskIncrementTick+0x160>)
 80079d4:	441a      	add	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	3304      	adds	r3, #4
 80079da:	4619      	mov	r1, r3
 80079dc:	4610      	mov	r0, r2
 80079de:	f7fe ff33 	bl	8006848 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079e6:	4b1b      	ldr	r3, [pc, #108]	; (8007a54 <xTaskIncrementTick+0x164>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d3b9      	bcc.n	8007964 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80079f0:	2301      	movs	r3, #1
 80079f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079f4:	e7b6      	b.n	8007964 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079f6:	4b17      	ldr	r3, [pc, #92]	; (8007a54 <xTaskIncrementTick+0x164>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fc:	4914      	ldr	r1, [pc, #80]	; (8007a50 <xTaskIncrementTick+0x160>)
 80079fe:	4613      	mov	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	4413      	add	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	440b      	add	r3, r1
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d901      	bls.n	8007a12 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a12:	4b11      	ldr	r3, [pc, #68]	; (8007a58 <xTaskIncrementTick+0x168>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	617b      	str	r3, [r7, #20]
 8007a1e:	e004      	b.n	8007a2a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a20:	4b0e      	ldr	r3, [pc, #56]	; (8007a5c <xTaskIncrementTick+0x16c>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3301      	adds	r3, #1
 8007a26:	4a0d      	ldr	r2, [pc, #52]	; (8007a5c <xTaskIncrementTick+0x16c>)
 8007a28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a2a:	697b      	ldr	r3, [r7, #20]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	200007d8 	.word	0x200007d8
 8007a38:	200007b4 	.word	0x200007b4
 8007a3c:	20000768 	.word	0x20000768
 8007a40:	2000076c 	.word	0x2000076c
 8007a44:	200007c8 	.word	0x200007c8
 8007a48:	200007d0 	.word	0x200007d0
 8007a4c:	200007b8 	.word	0x200007b8
 8007a50:	200006b4 	.word	0x200006b4
 8007a54:	200006b0 	.word	0x200006b0
 8007a58:	200007c4 	.word	0x200007c4
 8007a5c:	200007c0 	.word	0x200007c0

08007a60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a60:	b480      	push	{r7}
 8007a62:	b087      	sub	sp, #28
 8007a64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a66:	4b29      	ldr	r3, [pc, #164]	; (8007b0c <vTaskSwitchContext+0xac>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a6e:	4b28      	ldr	r3, [pc, #160]	; (8007b10 <vTaskSwitchContext+0xb0>)
 8007a70:	2201      	movs	r2, #1
 8007a72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a74:	e044      	b.n	8007b00 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007a76:	4b26      	ldr	r3, [pc, #152]	; (8007b10 <vTaskSwitchContext+0xb0>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a7c:	4b25      	ldr	r3, [pc, #148]	; (8007b14 <vTaskSwitchContext+0xb4>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	fab3 f383 	clz	r3, r3
 8007a88:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007a8a:	7afb      	ldrb	r3, [r7, #11]
 8007a8c:	f1c3 031f 	rsb	r3, r3, #31
 8007a90:	617b      	str	r3, [r7, #20]
 8007a92:	4921      	ldr	r1, [pc, #132]	; (8007b18 <vTaskSwitchContext+0xb8>)
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	4613      	mov	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	4413      	add	r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	440b      	add	r3, r1
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <vTaskSwitchContext+0x5c>
	__asm volatile
 8007aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aaa:	f383 8811 	msr	BASEPRI, r3
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	607b      	str	r3, [r7, #4]
}
 8007ab8:	bf00      	nop
 8007aba:	e7fe      	b.n	8007aba <vTaskSwitchContext+0x5a>
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4413      	add	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	4a14      	ldr	r2, [pc, #80]	; (8007b18 <vTaskSwitchContext+0xb8>)
 8007ac8:	4413      	add	r3, r2
 8007aca:	613b      	str	r3, [r7, #16]
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	605a      	str	r2, [r3, #4]
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	3308      	adds	r3, #8
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d104      	bne.n	8007aec <vTaskSwitchContext+0x8c>
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	4a0a      	ldr	r2, [pc, #40]	; (8007b1c <vTaskSwitchContext+0xbc>)
 8007af4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007af6:	4b09      	ldr	r3, [pc, #36]	; (8007b1c <vTaskSwitchContext+0xbc>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	334c      	adds	r3, #76	; 0x4c
 8007afc:	4a08      	ldr	r2, [pc, #32]	; (8007b20 <vTaskSwitchContext+0xc0>)
 8007afe:	6013      	str	r3, [r2, #0]
}
 8007b00:	bf00      	nop
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	200007d8 	.word	0x200007d8
 8007b10:	200007c4 	.word	0x200007c4
 8007b14:	200007b8 	.word	0x200007b8
 8007b18:	200006b4 	.word	0x200006b4
 8007b1c:	200006b0 	.word	0x200006b0
 8007b20:	20000010 	.word	0x20000010

08007b24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10a      	bne.n	8007b4a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	60fb      	str	r3, [r7, #12]
}
 8007b46:	bf00      	nop
 8007b48:	e7fe      	b.n	8007b48 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b4a:	4b07      	ldr	r3, [pc, #28]	; (8007b68 <vTaskPlaceOnEventList+0x44>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3318      	adds	r3, #24
 8007b50:	4619      	mov	r1, r3
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7fe fe9c 	bl	8006890 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b58:	2101      	movs	r1, #1
 8007b5a:	6838      	ldr	r0, [r7, #0]
 8007b5c:	f000 fa6a 	bl	8008034 <prvAddCurrentTaskToDelayedList>
}
 8007b60:	bf00      	nop
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	200006b0 	.word	0x200006b0

08007b6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b086      	sub	sp, #24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10a      	bne.n	8007b98 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	60fb      	str	r3, [r7, #12]
}
 8007b94:	bf00      	nop
 8007b96:	e7fe      	b.n	8007b96 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	3318      	adds	r3, #24
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f7fe feb0 	bl	8006902 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ba2:	4b1d      	ldr	r3, [pc, #116]	; (8007c18 <xTaskRemoveFromEventList+0xac>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d11c      	bne.n	8007be4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	3304      	adds	r3, #4
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fea7 	bl	8006902 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb8:	2201      	movs	r2, #1
 8007bba:	409a      	lsls	r2, r3
 8007bbc:	4b17      	ldr	r3, [pc, #92]	; (8007c1c <xTaskRemoveFromEventList+0xb0>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	4a16      	ldr	r2, [pc, #88]	; (8007c1c <xTaskRemoveFromEventList+0xb0>)
 8007bc4:	6013      	str	r3, [r2, #0]
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bca:	4613      	mov	r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	4413      	add	r3, r2
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4a13      	ldr	r2, [pc, #76]	; (8007c20 <xTaskRemoveFromEventList+0xb4>)
 8007bd4:	441a      	add	r2, r3
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	3304      	adds	r3, #4
 8007bda:	4619      	mov	r1, r3
 8007bdc:	4610      	mov	r0, r2
 8007bde:	f7fe fe33 	bl	8006848 <vListInsertEnd>
 8007be2:	e005      	b.n	8007bf0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	3318      	adds	r3, #24
 8007be8:	4619      	mov	r1, r3
 8007bea:	480e      	ldr	r0, [pc, #56]	; (8007c24 <xTaskRemoveFromEventList+0xb8>)
 8007bec:	f7fe fe2c 	bl	8006848 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf4:	4b0c      	ldr	r3, [pc, #48]	; (8007c28 <xTaskRemoveFromEventList+0xbc>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d905      	bls.n	8007c0a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c02:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <xTaskRemoveFromEventList+0xc0>)
 8007c04:	2201      	movs	r2, #1
 8007c06:	601a      	str	r2, [r3, #0]
 8007c08:	e001      	b.n	8007c0e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c0e:	697b      	ldr	r3, [r7, #20]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3718      	adds	r7, #24
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	200007d8 	.word	0x200007d8
 8007c1c:	200007b8 	.word	0x200007b8
 8007c20:	200006b4 	.word	0x200006b4
 8007c24:	20000770 	.word	0x20000770
 8007c28:	200006b0 	.word	0x200006b0
 8007c2c:	200007c4 	.word	0x200007c4

08007c30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c38:	4b06      	ldr	r3, [pc, #24]	; (8007c54 <vTaskInternalSetTimeOutState+0x24>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c40:	4b05      	ldr	r3, [pc, #20]	; (8007c58 <vTaskInternalSetTimeOutState+0x28>)
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	605a      	str	r2, [r3, #4]
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr
 8007c54:	200007c8 	.word	0x200007c8
 8007c58:	200007b4 	.word	0x200007b4

08007c5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b088      	sub	sp, #32
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10a      	bne.n	8007c82 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	613b      	str	r3, [r7, #16]
}
 8007c7e:	bf00      	nop
 8007c80:	e7fe      	b.n	8007c80 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d10a      	bne.n	8007c9e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8c:	f383 8811 	msr	BASEPRI, r3
 8007c90:	f3bf 8f6f 	isb	sy
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	60fb      	str	r3, [r7, #12]
}
 8007c9a:	bf00      	nop
 8007c9c:	e7fe      	b.n	8007c9c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007c9e:	f000 fb59 	bl	8008354 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007ca2:	4b1d      	ldr	r3, [pc, #116]	; (8007d18 <xTaskCheckForTimeOut+0xbc>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cba:	d102      	bne.n	8007cc2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	61fb      	str	r3, [r7, #28]
 8007cc0:	e023      	b.n	8007d0a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	4b15      	ldr	r3, [pc, #84]	; (8007d1c <xTaskCheckForTimeOut+0xc0>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d007      	beq.n	8007cde <xTaskCheckForTimeOut+0x82>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d302      	bcc.n	8007cde <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	61fb      	str	r3, [r7, #28]
 8007cdc:	e015      	b.n	8007d0a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d20b      	bcs.n	8007d00 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	1ad2      	subs	r2, r2, r3
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff ff9b 	bl	8007c30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	61fb      	str	r3, [r7, #28]
 8007cfe:	e004      	b.n	8007d0a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	2200      	movs	r2, #0
 8007d04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d06:	2301      	movs	r3, #1
 8007d08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d0a:	f000 fb53 	bl	80083b4 <vPortExitCritical>

	return xReturn;
 8007d0e:	69fb      	ldr	r3, [r7, #28]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3720      	adds	r7, #32
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	200007b4 	.word	0x200007b4
 8007d1c:	200007c8 	.word	0x200007c8

08007d20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d20:	b480      	push	{r7}
 8007d22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d24:	4b03      	ldr	r3, [pc, #12]	; (8007d34 <vTaskMissedYield+0x14>)
 8007d26:	2201      	movs	r2, #1
 8007d28:	601a      	str	r2, [r3, #0]
}
 8007d2a:	bf00      	nop
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	200007c4 	.word	0x200007c4

08007d38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d40:	f000 f852 	bl	8007de8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d44:	4b06      	ldr	r3, [pc, #24]	; (8007d60 <prvIdleTask+0x28>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d9f9      	bls.n	8007d40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d4c:	4b05      	ldr	r3, [pc, #20]	; (8007d64 <prvIdleTask+0x2c>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d5c:	e7f0      	b.n	8007d40 <prvIdleTask+0x8>
 8007d5e:	bf00      	nop
 8007d60:	200006b4 	.word	0x200006b4
 8007d64:	e000ed04 	.word	0xe000ed04

08007d68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d6e:	2300      	movs	r3, #0
 8007d70:	607b      	str	r3, [r7, #4]
 8007d72:	e00c      	b.n	8007d8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	4613      	mov	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4a12      	ldr	r2, [pc, #72]	; (8007dc8 <prvInitialiseTaskLists+0x60>)
 8007d80:	4413      	add	r3, r2
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fe fd33 	bl	80067ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	607b      	str	r3, [r7, #4]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b06      	cmp	r3, #6
 8007d92:	d9ef      	bls.n	8007d74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d94:	480d      	ldr	r0, [pc, #52]	; (8007dcc <prvInitialiseTaskLists+0x64>)
 8007d96:	f7fe fd2a 	bl	80067ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d9a:	480d      	ldr	r0, [pc, #52]	; (8007dd0 <prvInitialiseTaskLists+0x68>)
 8007d9c:	f7fe fd27 	bl	80067ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007da0:	480c      	ldr	r0, [pc, #48]	; (8007dd4 <prvInitialiseTaskLists+0x6c>)
 8007da2:	f7fe fd24 	bl	80067ee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007da6:	480c      	ldr	r0, [pc, #48]	; (8007dd8 <prvInitialiseTaskLists+0x70>)
 8007da8:	f7fe fd21 	bl	80067ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007dac:	480b      	ldr	r0, [pc, #44]	; (8007ddc <prvInitialiseTaskLists+0x74>)
 8007dae:	f7fe fd1e 	bl	80067ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007db2:	4b0b      	ldr	r3, [pc, #44]	; (8007de0 <prvInitialiseTaskLists+0x78>)
 8007db4:	4a05      	ldr	r2, [pc, #20]	; (8007dcc <prvInitialiseTaskLists+0x64>)
 8007db6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007db8:	4b0a      	ldr	r3, [pc, #40]	; (8007de4 <prvInitialiseTaskLists+0x7c>)
 8007dba:	4a05      	ldr	r2, [pc, #20]	; (8007dd0 <prvInitialiseTaskLists+0x68>)
 8007dbc:	601a      	str	r2, [r3, #0]
}
 8007dbe:	bf00      	nop
 8007dc0:	3708      	adds	r7, #8
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	200006b4 	.word	0x200006b4
 8007dcc:	20000740 	.word	0x20000740
 8007dd0:	20000754 	.word	0x20000754
 8007dd4:	20000770 	.word	0x20000770
 8007dd8:	20000784 	.word	0x20000784
 8007ddc:	2000079c 	.word	0x2000079c
 8007de0:	20000768 	.word	0x20000768
 8007de4:	2000076c 	.word	0x2000076c

08007de8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007dee:	e019      	b.n	8007e24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007df0:	f000 fab0 	bl	8008354 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007df4:	4b10      	ldr	r3, [pc, #64]	; (8007e38 <prvCheckTasksWaitingTermination+0x50>)
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3304      	adds	r3, #4
 8007e00:	4618      	mov	r0, r3
 8007e02:	f7fe fd7e 	bl	8006902 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e06:	4b0d      	ldr	r3, [pc, #52]	; (8007e3c <prvCheckTasksWaitingTermination+0x54>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	4a0b      	ldr	r2, [pc, #44]	; (8007e3c <prvCheckTasksWaitingTermination+0x54>)
 8007e0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e10:	4b0b      	ldr	r3, [pc, #44]	; (8007e40 <prvCheckTasksWaitingTermination+0x58>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	3b01      	subs	r3, #1
 8007e16:	4a0a      	ldr	r2, [pc, #40]	; (8007e40 <prvCheckTasksWaitingTermination+0x58>)
 8007e18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e1a:	f000 facb 	bl	80083b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f810 	bl	8007e44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e24:	4b06      	ldr	r3, [pc, #24]	; (8007e40 <prvCheckTasksWaitingTermination+0x58>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1e1      	bne.n	8007df0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e2c:	bf00      	nop
 8007e2e:	bf00      	nop
 8007e30:	3708      	adds	r7, #8
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	20000784 	.word	0x20000784
 8007e3c:	200007b0 	.word	0x200007b0
 8007e40:	20000798 	.word	0x20000798

08007e44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	334c      	adds	r3, #76	; 0x4c
 8007e50:	4618      	mov	r0, r3
 8007e52:	f000 ffdd 	bl	8008e10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d108      	bne.n	8007e72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e64:	4618      	mov	r0, r3
 8007e66:	f000 fc63 	bl	8008730 <vPortFree>
				vPortFree( pxTCB );
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 fc60 	bl	8008730 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e70:	e018      	b.n	8007ea4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d103      	bne.n	8007e84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fc57 	bl	8008730 <vPortFree>
	}
 8007e82:	e00f      	b.n	8007ea4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d00a      	beq.n	8007ea4 <prvDeleteTCB+0x60>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	60fb      	str	r3, [r7, #12]
}
 8007ea0:	bf00      	nop
 8007ea2:	e7fe      	b.n	8007ea2 <prvDeleteTCB+0x5e>
	}
 8007ea4:	bf00      	nop
 8007ea6:	3710      	adds	r7, #16
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eb2:	4b0c      	ldr	r3, [pc, #48]	; (8007ee4 <prvResetNextTaskUnblockTime+0x38>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d104      	bne.n	8007ec6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ebc:	4b0a      	ldr	r3, [pc, #40]	; (8007ee8 <prvResetNextTaskUnblockTime+0x3c>)
 8007ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ec2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ec4:	e008      	b.n	8007ed8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ec6:	4b07      	ldr	r3, [pc, #28]	; (8007ee4 <prvResetNextTaskUnblockTime+0x38>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	4a04      	ldr	r2, [pc, #16]	; (8007ee8 <prvResetNextTaskUnblockTime+0x3c>)
 8007ed6:	6013      	str	r3, [r2, #0]
}
 8007ed8:	bf00      	nop
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr
 8007ee4:	20000768 	.word	0x20000768
 8007ee8:	200007d0 	.word	0x200007d0

08007eec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ef2:	4b0b      	ldr	r3, [pc, #44]	; (8007f20 <xTaskGetSchedulerState+0x34>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d102      	bne.n	8007f00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007efa:	2301      	movs	r3, #1
 8007efc:	607b      	str	r3, [r7, #4]
 8007efe:	e008      	b.n	8007f12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f00:	4b08      	ldr	r3, [pc, #32]	; (8007f24 <xTaskGetSchedulerState+0x38>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d102      	bne.n	8007f0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f08:	2302      	movs	r3, #2
 8007f0a:	607b      	str	r3, [r7, #4]
 8007f0c:	e001      	b.n	8007f12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f12:	687b      	ldr	r3, [r7, #4]
	}
 8007f14:	4618      	mov	r0, r3
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	200007bc 	.word	0x200007bc
 8007f24:	200007d8 	.word	0x200007d8

08007f28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f34:	2300      	movs	r3, #0
 8007f36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d06e      	beq.n	800801c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f3e:	4b3a      	ldr	r3, [pc, #232]	; (8008028 <xTaskPriorityDisinherit+0x100>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d00a      	beq.n	8007f5e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4c:	f383 8811 	msr	BASEPRI, r3
 8007f50:	f3bf 8f6f 	isb	sy
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	60fb      	str	r3, [r7, #12]
}
 8007f5a:	bf00      	nop
 8007f5c:	e7fe      	b.n	8007f5c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10a      	bne.n	8007f7c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	60bb      	str	r3, [r7, #8]
}
 8007f78:	bf00      	nop
 8007f7a:	e7fe      	b.n	8007f7a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f80:	1e5a      	subs	r2, r3, #1
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d044      	beq.n	800801c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d140      	bne.n	800801c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7fe fcaf 	bl	8006902 <uxListRemove>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d115      	bne.n	8007fd6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fae:	491f      	ldr	r1, [pc, #124]	; (800802c <xTaskPriorityDisinherit+0x104>)
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4413      	add	r3, r2
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	440b      	add	r3, r1
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d10a      	bne.n	8007fd6 <xTaskPriorityDisinherit+0xae>
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fca:	43da      	mvns	r2, r3
 8007fcc:	4b18      	ldr	r3, [pc, #96]	; (8008030 <xTaskPriorityDisinherit+0x108>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	4a17      	ldr	r2, [pc, #92]	; (8008030 <xTaskPriorityDisinherit+0x108>)
 8007fd4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fe2:	f1c3 0207 	rsb	r2, r3, #7
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fee:	2201      	movs	r2, #1
 8007ff0:	409a      	lsls	r2, r3
 8007ff2:	4b0f      	ldr	r3, [pc, #60]	; (8008030 <xTaskPriorityDisinherit+0x108>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	4a0d      	ldr	r2, [pc, #52]	; (8008030 <xTaskPriorityDisinherit+0x108>)
 8007ffa:	6013      	str	r3, [r2, #0]
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008000:	4613      	mov	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	4a08      	ldr	r2, [pc, #32]	; (800802c <xTaskPriorityDisinherit+0x104>)
 800800a:	441a      	add	r2, r3
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	3304      	adds	r3, #4
 8008010:	4619      	mov	r1, r3
 8008012:	4610      	mov	r0, r2
 8008014:	f7fe fc18 	bl	8006848 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008018:	2301      	movs	r3, #1
 800801a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800801c:	697b      	ldr	r3, [r7, #20]
	}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	200006b0 	.word	0x200006b0
 800802c:	200006b4 	.word	0x200006b4
 8008030:	200007b8 	.word	0x200007b8

08008034 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800803e:	4b29      	ldr	r3, [pc, #164]	; (80080e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008044:	4b28      	ldr	r3, [pc, #160]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3304      	adds	r3, #4
 800804a:	4618      	mov	r0, r3
 800804c:	f7fe fc59 	bl	8006902 <uxListRemove>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10b      	bne.n	800806e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008056:	4b24      	ldr	r3, [pc, #144]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800805c:	2201      	movs	r2, #1
 800805e:	fa02 f303 	lsl.w	r3, r2, r3
 8008062:	43da      	mvns	r2, r3
 8008064:	4b21      	ldr	r3, [pc, #132]	; (80080ec <prvAddCurrentTaskToDelayedList+0xb8>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4013      	ands	r3, r2
 800806a:	4a20      	ldr	r2, [pc, #128]	; (80080ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800806c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008074:	d10a      	bne.n	800808c <prvAddCurrentTaskToDelayedList+0x58>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d007      	beq.n	800808c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800807c:	4b1a      	ldr	r3, [pc, #104]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	3304      	adds	r3, #4
 8008082:	4619      	mov	r1, r3
 8008084:	481a      	ldr	r0, [pc, #104]	; (80080f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008086:	f7fe fbdf 	bl	8006848 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800808a:	e026      	b.n	80080da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4413      	add	r3, r2
 8008092:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008094:	4b14      	ldr	r3, [pc, #80]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d209      	bcs.n	80080b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080a4:	4b13      	ldr	r3, [pc, #76]	; (80080f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	4b0f      	ldr	r3, [pc, #60]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3304      	adds	r3, #4
 80080ae:	4619      	mov	r1, r3
 80080b0:	4610      	mov	r0, r2
 80080b2:	f7fe fbed 	bl	8006890 <vListInsert>
}
 80080b6:	e010      	b.n	80080da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080b8:	4b0f      	ldr	r3, [pc, #60]	; (80080f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	4b0a      	ldr	r3, [pc, #40]	; (80080e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3304      	adds	r3, #4
 80080c2:	4619      	mov	r1, r3
 80080c4:	4610      	mov	r0, r2
 80080c6:	f7fe fbe3 	bl	8006890 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80080ca:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d202      	bcs.n	80080da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80080d4:	4a09      	ldr	r2, [pc, #36]	; (80080fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	6013      	str	r3, [r2, #0]
}
 80080da:	bf00      	nop
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	200007b4 	.word	0x200007b4
 80080e8:	200006b0 	.word	0x200006b0
 80080ec:	200007b8 	.word	0x200007b8
 80080f0:	2000079c 	.word	0x2000079c
 80080f4:	2000076c 	.word	0x2000076c
 80080f8:	20000768 	.word	0x20000768
 80080fc:	200007d0 	.word	0x200007d0

08008100 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	3b04      	subs	r3, #4
 8008110:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008118:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	3b04      	subs	r3, #4
 800811e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f023 0201 	bic.w	r2, r3, #1
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3b04      	subs	r3, #4
 800812e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008130:	4a0c      	ldr	r2, [pc, #48]	; (8008164 <pxPortInitialiseStack+0x64>)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	3b14      	subs	r3, #20
 800813a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3b04      	subs	r3, #4
 8008146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f06f 0202 	mvn.w	r2, #2
 800814e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	3b20      	subs	r3, #32
 8008154:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008156:	68fb      	ldr	r3, [r7, #12]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3714      	adds	r7, #20
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	08008169 	.word	0x08008169

08008168 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800816e:	2300      	movs	r3, #0
 8008170:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008172:	4b12      	ldr	r3, [pc, #72]	; (80081bc <prvTaskExitError+0x54>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817a:	d00a      	beq.n	8008192 <prvTaskExitError+0x2a>
	__asm volatile
 800817c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	60fb      	str	r3, [r7, #12]
}
 800818e:	bf00      	nop
 8008190:	e7fe      	b.n	8008190 <prvTaskExitError+0x28>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	60bb      	str	r3, [r7, #8]
}
 80081a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80081a6:	bf00      	nop
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d0fc      	beq.n	80081a8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80081ae:	bf00      	nop
 80081b0:	bf00      	nop
 80081b2:	3714      	adds	r7, #20
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr
 80081bc:	2000000c 	.word	0x2000000c

080081c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80081c0:	4b07      	ldr	r3, [pc, #28]	; (80081e0 <pxCurrentTCBConst2>)
 80081c2:	6819      	ldr	r1, [r3, #0]
 80081c4:	6808      	ldr	r0, [r1, #0]
 80081c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ca:	f380 8809 	msr	PSP, r0
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f04f 0000 	mov.w	r0, #0
 80081d6:	f380 8811 	msr	BASEPRI, r0
 80081da:	4770      	bx	lr
 80081dc:	f3af 8000 	nop.w

080081e0 <pxCurrentTCBConst2>:
 80081e0:	200006b0 	.word	0x200006b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop

080081e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80081e8:	4808      	ldr	r0, [pc, #32]	; (800820c <prvPortStartFirstTask+0x24>)
 80081ea:	6800      	ldr	r0, [r0, #0]
 80081ec:	6800      	ldr	r0, [r0, #0]
 80081ee:	f380 8808 	msr	MSP, r0
 80081f2:	f04f 0000 	mov.w	r0, #0
 80081f6:	f380 8814 	msr	CONTROL, r0
 80081fa:	b662      	cpsie	i
 80081fc:	b661      	cpsie	f
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	df00      	svc	0
 8008208:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800820a:	bf00      	nop
 800820c:	e000ed08 	.word	0xe000ed08

08008210 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008216:	4b46      	ldr	r3, [pc, #280]	; (8008330 <xPortStartScheduler+0x120>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a46      	ldr	r2, [pc, #280]	; (8008334 <xPortStartScheduler+0x124>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d10a      	bne.n	8008236 <xPortStartScheduler+0x26>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	613b      	str	r3, [r7, #16]
}
 8008232:	bf00      	nop
 8008234:	e7fe      	b.n	8008234 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008236:	4b3e      	ldr	r3, [pc, #248]	; (8008330 <xPortStartScheduler+0x120>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a3f      	ldr	r2, [pc, #252]	; (8008338 <xPortStartScheduler+0x128>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d10a      	bne.n	8008256 <xPortStartScheduler+0x46>
	__asm volatile
 8008240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008244:	f383 8811 	msr	BASEPRI, r3
 8008248:	f3bf 8f6f 	isb	sy
 800824c:	f3bf 8f4f 	dsb	sy
 8008250:	60fb      	str	r3, [r7, #12]
}
 8008252:	bf00      	nop
 8008254:	e7fe      	b.n	8008254 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008256:	4b39      	ldr	r3, [pc, #228]	; (800833c <xPortStartScheduler+0x12c>)
 8008258:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	b2db      	uxtb	r3, r3
 8008260:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	22ff      	movs	r2, #255	; 0xff
 8008266:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	b2db      	uxtb	r3, r3
 800826e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008270:	78fb      	ldrb	r3, [r7, #3]
 8008272:	b2db      	uxtb	r3, r3
 8008274:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008278:	b2da      	uxtb	r2, r3
 800827a:	4b31      	ldr	r3, [pc, #196]	; (8008340 <xPortStartScheduler+0x130>)
 800827c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800827e:	4b31      	ldr	r3, [pc, #196]	; (8008344 <xPortStartScheduler+0x134>)
 8008280:	2207      	movs	r2, #7
 8008282:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008284:	e009      	b.n	800829a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008286:	4b2f      	ldr	r3, [pc, #188]	; (8008344 <xPortStartScheduler+0x134>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	3b01      	subs	r3, #1
 800828c:	4a2d      	ldr	r2, [pc, #180]	; (8008344 <xPortStartScheduler+0x134>)
 800828e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	b2db      	uxtb	r3, r3
 8008294:	005b      	lsls	r3, r3, #1
 8008296:	b2db      	uxtb	r3, r3
 8008298:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800829a:	78fb      	ldrb	r3, [r7, #3]
 800829c:	b2db      	uxtb	r3, r3
 800829e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a2:	2b80      	cmp	r3, #128	; 0x80
 80082a4:	d0ef      	beq.n	8008286 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80082a6:	4b27      	ldr	r3, [pc, #156]	; (8008344 <xPortStartScheduler+0x134>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f1c3 0307 	rsb	r3, r3, #7
 80082ae:	2b04      	cmp	r3, #4
 80082b0:	d00a      	beq.n	80082c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80082b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b6:	f383 8811 	msr	BASEPRI, r3
 80082ba:	f3bf 8f6f 	isb	sy
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	60bb      	str	r3, [r7, #8]
}
 80082c4:	bf00      	nop
 80082c6:	e7fe      	b.n	80082c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80082c8:	4b1e      	ldr	r3, [pc, #120]	; (8008344 <xPortStartScheduler+0x134>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	021b      	lsls	r3, r3, #8
 80082ce:	4a1d      	ldr	r2, [pc, #116]	; (8008344 <xPortStartScheduler+0x134>)
 80082d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80082d2:	4b1c      	ldr	r3, [pc, #112]	; (8008344 <xPortStartScheduler+0x134>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80082da:	4a1a      	ldr	r2, [pc, #104]	; (8008344 <xPortStartScheduler+0x134>)
 80082dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80082e6:	4b18      	ldr	r3, [pc, #96]	; (8008348 <xPortStartScheduler+0x138>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a17      	ldr	r2, [pc, #92]	; (8008348 <xPortStartScheduler+0x138>)
 80082ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80082f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80082f2:	4b15      	ldr	r3, [pc, #84]	; (8008348 <xPortStartScheduler+0x138>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a14      	ldr	r2, [pc, #80]	; (8008348 <xPortStartScheduler+0x138>)
 80082f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80082fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80082fe:	f000 f8dd 	bl	80084bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008302:	4b12      	ldr	r3, [pc, #72]	; (800834c <xPortStartScheduler+0x13c>)
 8008304:	2200      	movs	r2, #0
 8008306:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008308:	f000 f8fc 	bl	8008504 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800830c:	4b10      	ldr	r3, [pc, #64]	; (8008350 <xPortStartScheduler+0x140>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a0f      	ldr	r2, [pc, #60]	; (8008350 <xPortStartScheduler+0x140>)
 8008312:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008316:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008318:	f7ff ff66 	bl	80081e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800831c:	f7ff fba0 	bl	8007a60 <vTaskSwitchContext>
	prvTaskExitError();
 8008320:	f7ff ff22 	bl	8008168 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008324:	2300      	movs	r3, #0
}
 8008326:	4618      	mov	r0, r3
 8008328:	3718      	adds	r7, #24
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	bf00      	nop
 8008330:	e000ed00 	.word	0xe000ed00
 8008334:	410fc271 	.word	0x410fc271
 8008338:	410fc270 	.word	0x410fc270
 800833c:	e000e400 	.word	0xe000e400
 8008340:	200007dc 	.word	0x200007dc
 8008344:	200007e0 	.word	0x200007e0
 8008348:	e000ed20 	.word	0xe000ed20
 800834c:	2000000c 	.word	0x2000000c
 8008350:	e000ef34 	.word	0xe000ef34

08008354 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
	__asm volatile
 800835a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835e:	f383 8811 	msr	BASEPRI, r3
 8008362:	f3bf 8f6f 	isb	sy
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	607b      	str	r3, [r7, #4]
}
 800836c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800836e:	4b0f      	ldr	r3, [pc, #60]	; (80083ac <vPortEnterCritical+0x58>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3301      	adds	r3, #1
 8008374:	4a0d      	ldr	r2, [pc, #52]	; (80083ac <vPortEnterCritical+0x58>)
 8008376:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008378:	4b0c      	ldr	r3, [pc, #48]	; (80083ac <vPortEnterCritical+0x58>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b01      	cmp	r3, #1
 800837e:	d10f      	bne.n	80083a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008380:	4b0b      	ldr	r3, [pc, #44]	; (80083b0 <vPortEnterCritical+0x5c>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00a      	beq.n	80083a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800838a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800838e:	f383 8811 	msr	BASEPRI, r3
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	f3bf 8f4f 	dsb	sy
 800839a:	603b      	str	r3, [r7, #0]
}
 800839c:	bf00      	nop
 800839e:	e7fe      	b.n	800839e <vPortEnterCritical+0x4a>
	}
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr
 80083ac:	2000000c 	.word	0x2000000c
 80083b0:	e000ed04 	.word	0xe000ed04

080083b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80083ba:	4b12      	ldr	r3, [pc, #72]	; (8008404 <vPortExitCritical+0x50>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10a      	bne.n	80083d8 <vPortExitCritical+0x24>
	__asm volatile
 80083c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c6:	f383 8811 	msr	BASEPRI, r3
 80083ca:	f3bf 8f6f 	isb	sy
 80083ce:	f3bf 8f4f 	dsb	sy
 80083d2:	607b      	str	r3, [r7, #4]
}
 80083d4:	bf00      	nop
 80083d6:	e7fe      	b.n	80083d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80083d8:	4b0a      	ldr	r3, [pc, #40]	; (8008404 <vPortExitCritical+0x50>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	3b01      	subs	r3, #1
 80083de:	4a09      	ldr	r2, [pc, #36]	; (8008404 <vPortExitCritical+0x50>)
 80083e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80083e2:	4b08      	ldr	r3, [pc, #32]	; (8008404 <vPortExitCritical+0x50>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d105      	bne.n	80083f6 <vPortExitCritical+0x42>
 80083ea:	2300      	movs	r3, #0
 80083ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	f383 8811 	msr	BASEPRI, r3
}
 80083f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80083f6:	bf00      	nop
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop
 8008404:	2000000c 	.word	0x2000000c
	...

08008410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008410:	f3ef 8009 	mrs	r0, PSP
 8008414:	f3bf 8f6f 	isb	sy
 8008418:	4b15      	ldr	r3, [pc, #84]	; (8008470 <pxCurrentTCBConst>)
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	f01e 0f10 	tst.w	lr, #16
 8008420:	bf08      	it	eq
 8008422:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008426:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842a:	6010      	str	r0, [r2, #0]
 800842c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008430:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008434:	f380 8811 	msr	BASEPRI, r0
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f7ff fb0e 	bl	8007a60 <vTaskSwitchContext>
 8008444:	f04f 0000 	mov.w	r0, #0
 8008448:	f380 8811 	msr	BASEPRI, r0
 800844c:	bc09      	pop	{r0, r3}
 800844e:	6819      	ldr	r1, [r3, #0]
 8008450:	6808      	ldr	r0, [r1, #0]
 8008452:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008456:	f01e 0f10 	tst.w	lr, #16
 800845a:	bf08      	it	eq
 800845c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008460:	f380 8809 	msr	PSP, r0
 8008464:	f3bf 8f6f 	isb	sy
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	f3af 8000 	nop.w

08008470 <pxCurrentTCBConst>:
 8008470:	200006b0 	.word	0x200006b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008474:	bf00      	nop
 8008476:	bf00      	nop

08008478 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
	__asm volatile
 800847e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	607b      	str	r3, [r7, #4]
}
 8008490:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008492:	f7ff fa2d 	bl	80078f0 <xTaskIncrementTick>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d003      	beq.n	80084a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800849c:	4b06      	ldr	r3, [pc, #24]	; (80084b8 <SysTick_Handler+0x40>)
 800849e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	2300      	movs	r3, #0
 80084a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	f383 8811 	msr	BASEPRI, r3
}
 80084ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80084b0:	bf00      	nop
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	e000ed04 	.word	0xe000ed04

080084bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80084bc:	b480      	push	{r7}
 80084be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80084c0:	4b0b      	ldr	r3, [pc, #44]	; (80084f0 <vPortSetupTimerInterrupt+0x34>)
 80084c2:	2200      	movs	r2, #0
 80084c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80084c6:	4b0b      	ldr	r3, [pc, #44]	; (80084f4 <vPortSetupTimerInterrupt+0x38>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80084cc:	4b0a      	ldr	r3, [pc, #40]	; (80084f8 <vPortSetupTimerInterrupt+0x3c>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a0a      	ldr	r2, [pc, #40]	; (80084fc <vPortSetupTimerInterrupt+0x40>)
 80084d2:	fba2 2303 	umull	r2, r3, r2, r3
 80084d6:	099b      	lsrs	r3, r3, #6
 80084d8:	4a09      	ldr	r2, [pc, #36]	; (8008500 <vPortSetupTimerInterrupt+0x44>)
 80084da:	3b01      	subs	r3, #1
 80084dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80084de:	4b04      	ldr	r3, [pc, #16]	; (80084f0 <vPortSetupTimerInterrupt+0x34>)
 80084e0:	2207      	movs	r2, #7
 80084e2:	601a      	str	r2, [r3, #0]
}
 80084e4:	bf00      	nop
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	e000e010 	.word	0xe000e010
 80084f4:	e000e018 	.word	0xe000e018
 80084f8:	20000000 	.word	0x20000000
 80084fc:	10624dd3 	.word	0x10624dd3
 8008500:	e000e014 	.word	0xe000e014

08008504 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008504:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008514 <vPortEnableVFP+0x10>
 8008508:	6801      	ldr	r1, [r0, #0]
 800850a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800850e:	6001      	str	r1, [r0, #0]
 8008510:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008512:	bf00      	nop
 8008514:	e000ed88 	.word	0xe000ed88

08008518 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800851e:	f3ef 8305 	mrs	r3, IPSR
 8008522:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2b0f      	cmp	r3, #15
 8008528:	d914      	bls.n	8008554 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800852a:	4a17      	ldr	r2, [pc, #92]	; (8008588 <vPortValidateInterruptPriority+0x70>)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	4413      	add	r3, r2
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008534:	4b15      	ldr	r3, [pc, #84]	; (800858c <vPortValidateInterruptPriority+0x74>)
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	7afa      	ldrb	r2, [r7, #11]
 800853a:	429a      	cmp	r2, r3
 800853c:	d20a      	bcs.n	8008554 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008542:	f383 8811 	msr	BASEPRI, r3
 8008546:	f3bf 8f6f 	isb	sy
 800854a:	f3bf 8f4f 	dsb	sy
 800854e:	607b      	str	r3, [r7, #4]
}
 8008550:	bf00      	nop
 8008552:	e7fe      	b.n	8008552 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008554:	4b0e      	ldr	r3, [pc, #56]	; (8008590 <vPortValidateInterruptPriority+0x78>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800855c:	4b0d      	ldr	r3, [pc, #52]	; (8008594 <vPortValidateInterruptPriority+0x7c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	429a      	cmp	r2, r3
 8008562:	d90a      	bls.n	800857a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	603b      	str	r3, [r7, #0]
}
 8008576:	bf00      	nop
 8008578:	e7fe      	b.n	8008578 <vPortValidateInterruptPriority+0x60>
	}
 800857a:	bf00      	nop
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	e000e3f0 	.word	0xe000e3f0
 800858c:	200007dc 	.word	0x200007dc
 8008590:	e000ed0c 	.word	0xe000ed0c
 8008594:	200007e0 	.word	0x200007e0

08008598 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	; 0x28
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80085a0:	2300      	movs	r3, #0
 80085a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80085a4:	f7ff f8fa 	bl	800779c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80085a8:	4b5b      	ldr	r3, [pc, #364]	; (8008718 <pvPortMalloc+0x180>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d101      	bne.n	80085b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80085b0:	f000 f920 	bl	80087f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80085b4:	4b59      	ldr	r3, [pc, #356]	; (800871c <pvPortMalloc+0x184>)
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4013      	ands	r3, r2
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f040 8093 	bne.w	80086e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d01d      	beq.n	8008604 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80085c8:	2208      	movs	r2, #8
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4413      	add	r3, r2
 80085ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f003 0307 	and.w	r3, r3, #7
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f023 0307 	bic.w	r3, r3, #7
 80085e0:	3308      	adds	r3, #8
 80085e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d00a      	beq.n	8008604 <pvPortMalloc+0x6c>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	617b      	str	r3, [r7, #20]
}
 8008600:	bf00      	nop
 8008602:	e7fe      	b.n	8008602 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d06e      	beq.n	80086e8 <pvPortMalloc+0x150>
 800860a:	4b45      	ldr	r3, [pc, #276]	; (8008720 <pvPortMalloc+0x188>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	429a      	cmp	r2, r3
 8008612:	d869      	bhi.n	80086e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008614:	4b43      	ldr	r3, [pc, #268]	; (8008724 <pvPortMalloc+0x18c>)
 8008616:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008618:	4b42      	ldr	r3, [pc, #264]	; (8008724 <pvPortMalloc+0x18c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800861e:	e004      	b.n	800862a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008622:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800862a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	429a      	cmp	r2, r3
 8008632:	d903      	bls.n	800863c <pvPortMalloc+0xa4>
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1f1      	bne.n	8008620 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800863c:	4b36      	ldr	r3, [pc, #216]	; (8008718 <pvPortMalloc+0x180>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008642:	429a      	cmp	r2, r3
 8008644:	d050      	beq.n	80086e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008646:	6a3b      	ldr	r3, [r7, #32]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2208      	movs	r2, #8
 800864c:	4413      	add	r3, r2
 800864e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	6a3b      	ldr	r3, [r7, #32]
 8008656:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	1ad2      	subs	r2, r2, r3
 8008660:	2308      	movs	r3, #8
 8008662:	005b      	lsls	r3, r3, #1
 8008664:	429a      	cmp	r2, r3
 8008666:	d91f      	bls.n	80086a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4413      	add	r3, r2
 800866e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	f003 0307 	and.w	r3, r3, #7
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00a      	beq.n	8008690 <pvPortMalloc+0xf8>
	__asm volatile
 800867a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800867e:	f383 8811 	msr	BASEPRI, r3
 8008682:	f3bf 8f6f 	isb	sy
 8008686:	f3bf 8f4f 	dsb	sy
 800868a:	613b      	str	r3, [r7, #16]
}
 800868c:	bf00      	nop
 800868e:	e7fe      	b.n	800868e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	685a      	ldr	r2, [r3, #4]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	1ad2      	subs	r2, r2, r3
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80086a2:	69b8      	ldr	r0, [r7, #24]
 80086a4:	f000 f908 	bl	80088b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80086a8:	4b1d      	ldr	r3, [pc, #116]	; (8008720 <pvPortMalloc+0x188>)
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	4a1b      	ldr	r2, [pc, #108]	; (8008720 <pvPortMalloc+0x188>)
 80086b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086b6:	4b1a      	ldr	r3, [pc, #104]	; (8008720 <pvPortMalloc+0x188>)
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	4b1b      	ldr	r3, [pc, #108]	; (8008728 <pvPortMalloc+0x190>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	429a      	cmp	r2, r3
 80086c0:	d203      	bcs.n	80086ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80086c2:	4b17      	ldr	r3, [pc, #92]	; (8008720 <pvPortMalloc+0x188>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a18      	ldr	r2, [pc, #96]	; (8008728 <pvPortMalloc+0x190>)
 80086c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80086ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	4b13      	ldr	r3, [pc, #76]	; (800871c <pvPortMalloc+0x184>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	431a      	orrs	r2, r3
 80086d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80086d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086da:	2200      	movs	r2, #0
 80086dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80086de:	4b13      	ldr	r3, [pc, #76]	; (800872c <pvPortMalloc+0x194>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3301      	adds	r3, #1
 80086e4:	4a11      	ldr	r2, [pc, #68]	; (800872c <pvPortMalloc+0x194>)
 80086e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80086e8:	f7ff f866 	bl	80077b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	f003 0307 	and.w	r3, r3, #7
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00a      	beq.n	800870c <pvPortMalloc+0x174>
	__asm volatile
 80086f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fa:	f383 8811 	msr	BASEPRI, r3
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	60fb      	str	r3, [r7, #12]
}
 8008708:	bf00      	nop
 800870a:	e7fe      	b.n	800870a <pvPortMalloc+0x172>
	return pvReturn;
 800870c:	69fb      	ldr	r3, [r7, #28]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3728      	adds	r7, #40	; 0x28
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	200043ec 	.word	0x200043ec
 800871c:	20004400 	.word	0x20004400
 8008720:	200043f0 	.word	0x200043f0
 8008724:	200043e4 	.word	0x200043e4
 8008728:	200043f4 	.word	0x200043f4
 800872c:	200043f8 	.word	0x200043f8

08008730 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d04d      	beq.n	80087de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008742:	2308      	movs	r3, #8
 8008744:	425b      	negs	r3, r3
 8008746:	697a      	ldr	r2, [r7, #20]
 8008748:	4413      	add	r3, r2
 800874a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	685a      	ldr	r2, [r3, #4]
 8008754:	4b24      	ldr	r3, [pc, #144]	; (80087e8 <vPortFree+0xb8>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4013      	ands	r3, r2
 800875a:	2b00      	cmp	r3, #0
 800875c:	d10a      	bne.n	8008774 <vPortFree+0x44>
	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	60fb      	str	r3, [r7, #12]
}
 8008770:	bf00      	nop
 8008772:	e7fe      	b.n	8008772 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d00a      	beq.n	8008792 <vPortFree+0x62>
	__asm volatile
 800877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008780:	f383 8811 	msr	BASEPRI, r3
 8008784:	f3bf 8f6f 	isb	sy
 8008788:	f3bf 8f4f 	dsb	sy
 800878c:	60bb      	str	r3, [r7, #8]
}
 800878e:	bf00      	nop
 8008790:	e7fe      	b.n	8008790 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	4b14      	ldr	r3, [pc, #80]	; (80087e8 <vPortFree+0xb8>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4013      	ands	r3, r2
 800879c:	2b00      	cmp	r3, #0
 800879e:	d01e      	beq.n	80087de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d11a      	bne.n	80087de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	4b0e      	ldr	r3, [pc, #56]	; (80087e8 <vPortFree+0xb8>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	43db      	mvns	r3, r3
 80087b2:	401a      	ands	r2, r3
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087b8:	f7fe fff0 	bl	800779c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	685a      	ldr	r2, [r3, #4]
 80087c0:	4b0a      	ldr	r3, [pc, #40]	; (80087ec <vPortFree+0xbc>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4413      	add	r3, r2
 80087c6:	4a09      	ldr	r2, [pc, #36]	; (80087ec <vPortFree+0xbc>)
 80087c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087ca:	6938      	ldr	r0, [r7, #16]
 80087cc:	f000 f874 	bl	80088b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80087d0:	4b07      	ldr	r3, [pc, #28]	; (80087f0 <vPortFree+0xc0>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	3301      	adds	r3, #1
 80087d6:	4a06      	ldr	r2, [pc, #24]	; (80087f0 <vPortFree+0xc0>)
 80087d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80087da:	f7fe ffed 	bl	80077b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80087de:	bf00      	nop
 80087e0:	3718      	adds	r7, #24
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	20004400 	.word	0x20004400
 80087ec:	200043f0 	.word	0x200043f0
 80087f0:	200043fc 	.word	0x200043fc

080087f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80087f4:	b480      	push	{r7}
 80087f6:	b085      	sub	sp, #20
 80087f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80087fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008800:	4b27      	ldr	r3, [pc, #156]	; (80088a0 <prvHeapInit+0xac>)
 8008802:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00c      	beq.n	8008828 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3307      	adds	r3, #7
 8008812:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f023 0307 	bic.w	r3, r3, #7
 800881a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	4a1f      	ldr	r2, [pc, #124]	; (80088a0 <prvHeapInit+0xac>)
 8008824:	4413      	add	r3, r2
 8008826:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800882c:	4a1d      	ldr	r2, [pc, #116]	; (80088a4 <prvHeapInit+0xb0>)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008832:	4b1c      	ldr	r3, [pc, #112]	; (80088a4 <prvHeapInit+0xb0>)
 8008834:	2200      	movs	r2, #0
 8008836:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	68ba      	ldr	r2, [r7, #8]
 800883c:	4413      	add	r3, r2
 800883e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008840:	2208      	movs	r2, #8
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	1a9b      	subs	r3, r3, r2
 8008846:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f023 0307 	bic.w	r3, r3, #7
 800884e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	4a15      	ldr	r2, [pc, #84]	; (80088a8 <prvHeapInit+0xb4>)
 8008854:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008856:	4b14      	ldr	r3, [pc, #80]	; (80088a8 <prvHeapInit+0xb4>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2200      	movs	r2, #0
 800885c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800885e:	4b12      	ldr	r3, [pc, #72]	; (80088a8 <prvHeapInit+0xb4>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2200      	movs	r2, #0
 8008864:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	1ad2      	subs	r2, r2, r3
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008874:	4b0c      	ldr	r3, [pc, #48]	; (80088a8 <prvHeapInit+0xb4>)
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	4a0a      	ldr	r2, [pc, #40]	; (80088ac <prvHeapInit+0xb8>)
 8008882:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	4a09      	ldr	r2, [pc, #36]	; (80088b0 <prvHeapInit+0xbc>)
 800888a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800888c:	4b09      	ldr	r3, [pc, #36]	; (80088b4 <prvHeapInit+0xc0>)
 800888e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008892:	601a      	str	r2, [r3, #0]
}
 8008894:	bf00      	nop
 8008896:	3714      	adds	r7, #20
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr
 80088a0:	200007e4 	.word	0x200007e4
 80088a4:	200043e4 	.word	0x200043e4
 80088a8:	200043ec 	.word	0x200043ec
 80088ac:	200043f4 	.word	0x200043f4
 80088b0:	200043f0 	.word	0x200043f0
 80088b4:	20004400 	.word	0x20004400

080088b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088c0:	4b28      	ldr	r3, [pc, #160]	; (8008964 <prvInsertBlockIntoFreeList+0xac>)
 80088c2:	60fb      	str	r3, [r7, #12]
 80088c4:	e002      	b.n	80088cc <prvInsertBlockIntoFreeList+0x14>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	60fb      	str	r3, [r7, #12]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d8f7      	bhi.n	80088c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	68ba      	ldr	r2, [r7, #8]
 80088e0:	4413      	add	r3, r2
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d108      	bne.n	80088fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	685a      	ldr	r2, [r3, #4]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	441a      	add	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	441a      	add	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	429a      	cmp	r2, r3
 800890c:	d118      	bne.n	8008940 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	4b15      	ldr	r3, [pc, #84]	; (8008968 <prvInsertBlockIntoFreeList+0xb0>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	429a      	cmp	r2, r3
 8008918:	d00d      	beq.n	8008936 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	441a      	add	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	e008      	b.n	8008948 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008936:	4b0c      	ldr	r3, [pc, #48]	; (8008968 <prvInsertBlockIntoFreeList+0xb0>)
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	e003      	b.n	8008948 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008948:	68fa      	ldr	r2, [r7, #12]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	429a      	cmp	r2, r3
 800894e:	d002      	beq.n	8008956 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008956:	bf00      	nop
 8008958:	3714      	adds	r7, #20
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	200043e4 	.word	0x200043e4
 8008968:	200043ec 	.word	0x200043ec

0800896c <__errno>:
 800896c:	4b01      	ldr	r3, [pc, #4]	; (8008974 <__errno+0x8>)
 800896e:	6818      	ldr	r0, [r3, #0]
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000010 	.word	0x20000010

08008978 <std>:
 8008978:	2300      	movs	r3, #0
 800897a:	b510      	push	{r4, lr}
 800897c:	4604      	mov	r4, r0
 800897e:	e9c0 3300 	strd	r3, r3, [r0]
 8008982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008986:	6083      	str	r3, [r0, #8]
 8008988:	8181      	strh	r1, [r0, #12]
 800898a:	6643      	str	r3, [r0, #100]	; 0x64
 800898c:	81c2      	strh	r2, [r0, #14]
 800898e:	6183      	str	r3, [r0, #24]
 8008990:	4619      	mov	r1, r3
 8008992:	2208      	movs	r2, #8
 8008994:	305c      	adds	r0, #92	; 0x5c
 8008996:	f000 f91a 	bl	8008bce <memset>
 800899a:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <std+0x38>)
 800899c:	6263      	str	r3, [r4, #36]	; 0x24
 800899e:	4b05      	ldr	r3, [pc, #20]	; (80089b4 <std+0x3c>)
 80089a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80089a2:	4b05      	ldr	r3, [pc, #20]	; (80089b8 <std+0x40>)
 80089a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80089a6:	4b05      	ldr	r3, [pc, #20]	; (80089bc <std+0x44>)
 80089a8:	6224      	str	r4, [r4, #32]
 80089aa:	6323      	str	r3, [r4, #48]	; 0x30
 80089ac:	bd10      	pop	{r4, pc}
 80089ae:	bf00      	nop
 80089b0:	08008f29 	.word	0x08008f29
 80089b4:	08008f4b 	.word	0x08008f4b
 80089b8:	08008f83 	.word	0x08008f83
 80089bc:	08008fa7 	.word	0x08008fa7

080089c0 <_cleanup_r>:
 80089c0:	4901      	ldr	r1, [pc, #4]	; (80089c8 <_cleanup_r+0x8>)
 80089c2:	f000 b8af 	b.w	8008b24 <_fwalk_reent>
 80089c6:	bf00      	nop
 80089c8:	08009281 	.word	0x08009281

080089cc <__sfmoreglue>:
 80089cc:	b570      	push	{r4, r5, r6, lr}
 80089ce:	2268      	movs	r2, #104	; 0x68
 80089d0:	1e4d      	subs	r5, r1, #1
 80089d2:	4355      	muls	r5, r2
 80089d4:	460e      	mov	r6, r1
 80089d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80089da:	f000 f921 	bl	8008c20 <_malloc_r>
 80089de:	4604      	mov	r4, r0
 80089e0:	b140      	cbz	r0, 80089f4 <__sfmoreglue+0x28>
 80089e2:	2100      	movs	r1, #0
 80089e4:	e9c0 1600 	strd	r1, r6, [r0]
 80089e8:	300c      	adds	r0, #12
 80089ea:	60a0      	str	r0, [r4, #8]
 80089ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80089f0:	f000 f8ed 	bl	8008bce <memset>
 80089f4:	4620      	mov	r0, r4
 80089f6:	bd70      	pop	{r4, r5, r6, pc}

080089f8 <__sfp_lock_acquire>:
 80089f8:	4801      	ldr	r0, [pc, #4]	; (8008a00 <__sfp_lock_acquire+0x8>)
 80089fa:	f000 b8d8 	b.w	8008bae <__retarget_lock_acquire_recursive>
 80089fe:	bf00      	nop
 8008a00:	20004405 	.word	0x20004405

08008a04 <__sfp_lock_release>:
 8008a04:	4801      	ldr	r0, [pc, #4]	; (8008a0c <__sfp_lock_release+0x8>)
 8008a06:	f000 b8d3 	b.w	8008bb0 <__retarget_lock_release_recursive>
 8008a0a:	bf00      	nop
 8008a0c:	20004405 	.word	0x20004405

08008a10 <__sinit_lock_acquire>:
 8008a10:	4801      	ldr	r0, [pc, #4]	; (8008a18 <__sinit_lock_acquire+0x8>)
 8008a12:	f000 b8cc 	b.w	8008bae <__retarget_lock_acquire_recursive>
 8008a16:	bf00      	nop
 8008a18:	20004406 	.word	0x20004406

08008a1c <__sinit_lock_release>:
 8008a1c:	4801      	ldr	r0, [pc, #4]	; (8008a24 <__sinit_lock_release+0x8>)
 8008a1e:	f000 b8c7 	b.w	8008bb0 <__retarget_lock_release_recursive>
 8008a22:	bf00      	nop
 8008a24:	20004406 	.word	0x20004406

08008a28 <__sinit>:
 8008a28:	b510      	push	{r4, lr}
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	f7ff fff0 	bl	8008a10 <__sinit_lock_acquire>
 8008a30:	69a3      	ldr	r3, [r4, #24]
 8008a32:	b11b      	cbz	r3, 8008a3c <__sinit+0x14>
 8008a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a38:	f7ff bff0 	b.w	8008a1c <__sinit_lock_release>
 8008a3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a40:	6523      	str	r3, [r4, #80]	; 0x50
 8008a42:	4b13      	ldr	r3, [pc, #76]	; (8008a90 <__sinit+0x68>)
 8008a44:	4a13      	ldr	r2, [pc, #76]	; (8008a94 <__sinit+0x6c>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	62a2      	str	r2, [r4, #40]	; 0x28
 8008a4a:	42a3      	cmp	r3, r4
 8008a4c:	bf04      	itt	eq
 8008a4e:	2301      	moveq	r3, #1
 8008a50:	61a3      	streq	r3, [r4, #24]
 8008a52:	4620      	mov	r0, r4
 8008a54:	f000 f820 	bl	8008a98 <__sfp>
 8008a58:	6060      	str	r0, [r4, #4]
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f000 f81c 	bl	8008a98 <__sfp>
 8008a60:	60a0      	str	r0, [r4, #8]
 8008a62:	4620      	mov	r0, r4
 8008a64:	f000 f818 	bl	8008a98 <__sfp>
 8008a68:	2200      	movs	r2, #0
 8008a6a:	60e0      	str	r0, [r4, #12]
 8008a6c:	2104      	movs	r1, #4
 8008a6e:	6860      	ldr	r0, [r4, #4]
 8008a70:	f7ff ff82 	bl	8008978 <std>
 8008a74:	68a0      	ldr	r0, [r4, #8]
 8008a76:	2201      	movs	r2, #1
 8008a78:	2109      	movs	r1, #9
 8008a7a:	f7ff ff7d 	bl	8008978 <std>
 8008a7e:	68e0      	ldr	r0, [r4, #12]
 8008a80:	2202      	movs	r2, #2
 8008a82:	2112      	movs	r1, #18
 8008a84:	f7ff ff78 	bl	8008978 <std>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	61a3      	str	r3, [r4, #24]
 8008a8c:	e7d2      	b.n	8008a34 <__sinit+0xc>
 8008a8e:	bf00      	nop
 8008a90:	08009f20 	.word	0x08009f20
 8008a94:	080089c1 	.word	0x080089c1

08008a98 <__sfp>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	4607      	mov	r7, r0
 8008a9c:	f7ff ffac 	bl	80089f8 <__sfp_lock_acquire>
 8008aa0:	4b1e      	ldr	r3, [pc, #120]	; (8008b1c <__sfp+0x84>)
 8008aa2:	681e      	ldr	r6, [r3, #0]
 8008aa4:	69b3      	ldr	r3, [r6, #24]
 8008aa6:	b913      	cbnz	r3, 8008aae <__sfp+0x16>
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	f7ff ffbd 	bl	8008a28 <__sinit>
 8008aae:	3648      	adds	r6, #72	; 0x48
 8008ab0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	d503      	bpl.n	8008ac0 <__sfp+0x28>
 8008ab8:	6833      	ldr	r3, [r6, #0]
 8008aba:	b30b      	cbz	r3, 8008b00 <__sfp+0x68>
 8008abc:	6836      	ldr	r6, [r6, #0]
 8008abe:	e7f7      	b.n	8008ab0 <__sfp+0x18>
 8008ac0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ac4:	b9d5      	cbnz	r5, 8008afc <__sfp+0x64>
 8008ac6:	4b16      	ldr	r3, [pc, #88]	; (8008b20 <__sfp+0x88>)
 8008ac8:	60e3      	str	r3, [r4, #12]
 8008aca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008ace:	6665      	str	r5, [r4, #100]	; 0x64
 8008ad0:	f000 f86c 	bl	8008bac <__retarget_lock_init_recursive>
 8008ad4:	f7ff ff96 	bl	8008a04 <__sfp_lock_release>
 8008ad8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008adc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ae0:	6025      	str	r5, [r4, #0]
 8008ae2:	61a5      	str	r5, [r4, #24]
 8008ae4:	2208      	movs	r2, #8
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008aec:	f000 f86f 	bl	8008bce <memset>
 8008af0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008af4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008af8:	4620      	mov	r0, r4
 8008afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008afc:	3468      	adds	r4, #104	; 0x68
 8008afe:	e7d9      	b.n	8008ab4 <__sfp+0x1c>
 8008b00:	2104      	movs	r1, #4
 8008b02:	4638      	mov	r0, r7
 8008b04:	f7ff ff62 	bl	80089cc <__sfmoreglue>
 8008b08:	4604      	mov	r4, r0
 8008b0a:	6030      	str	r0, [r6, #0]
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	d1d5      	bne.n	8008abc <__sfp+0x24>
 8008b10:	f7ff ff78 	bl	8008a04 <__sfp_lock_release>
 8008b14:	230c      	movs	r3, #12
 8008b16:	603b      	str	r3, [r7, #0]
 8008b18:	e7ee      	b.n	8008af8 <__sfp+0x60>
 8008b1a:	bf00      	nop
 8008b1c:	08009f20 	.word	0x08009f20
 8008b20:	ffff0001 	.word	0xffff0001

08008b24 <_fwalk_reent>:
 8008b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b28:	4606      	mov	r6, r0
 8008b2a:	4688      	mov	r8, r1
 8008b2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b30:	2700      	movs	r7, #0
 8008b32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b36:	f1b9 0901 	subs.w	r9, r9, #1
 8008b3a:	d505      	bpl.n	8008b48 <_fwalk_reent+0x24>
 8008b3c:	6824      	ldr	r4, [r4, #0]
 8008b3e:	2c00      	cmp	r4, #0
 8008b40:	d1f7      	bne.n	8008b32 <_fwalk_reent+0xe>
 8008b42:	4638      	mov	r0, r7
 8008b44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b48:	89ab      	ldrh	r3, [r5, #12]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d907      	bls.n	8008b5e <_fwalk_reent+0x3a>
 8008b4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b52:	3301      	adds	r3, #1
 8008b54:	d003      	beq.n	8008b5e <_fwalk_reent+0x3a>
 8008b56:	4629      	mov	r1, r5
 8008b58:	4630      	mov	r0, r6
 8008b5a:	47c0      	blx	r8
 8008b5c:	4307      	orrs	r7, r0
 8008b5e:	3568      	adds	r5, #104	; 0x68
 8008b60:	e7e9      	b.n	8008b36 <_fwalk_reent+0x12>
	...

08008b64 <__libc_init_array>:
 8008b64:	b570      	push	{r4, r5, r6, lr}
 8008b66:	4d0d      	ldr	r5, [pc, #52]	; (8008b9c <__libc_init_array+0x38>)
 8008b68:	4c0d      	ldr	r4, [pc, #52]	; (8008ba0 <__libc_init_array+0x3c>)
 8008b6a:	1b64      	subs	r4, r4, r5
 8008b6c:	10a4      	asrs	r4, r4, #2
 8008b6e:	2600      	movs	r6, #0
 8008b70:	42a6      	cmp	r6, r4
 8008b72:	d109      	bne.n	8008b88 <__libc_init_array+0x24>
 8008b74:	4d0b      	ldr	r5, [pc, #44]	; (8008ba4 <__libc_init_array+0x40>)
 8008b76:	4c0c      	ldr	r4, [pc, #48]	; (8008ba8 <__libc_init_array+0x44>)
 8008b78:	f001 f804 	bl	8009b84 <_init>
 8008b7c:	1b64      	subs	r4, r4, r5
 8008b7e:	10a4      	asrs	r4, r4, #2
 8008b80:	2600      	movs	r6, #0
 8008b82:	42a6      	cmp	r6, r4
 8008b84:	d105      	bne.n	8008b92 <__libc_init_array+0x2e>
 8008b86:	bd70      	pop	{r4, r5, r6, pc}
 8008b88:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b8c:	4798      	blx	r3
 8008b8e:	3601      	adds	r6, #1
 8008b90:	e7ee      	b.n	8008b70 <__libc_init_array+0xc>
 8008b92:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b96:	4798      	blx	r3
 8008b98:	3601      	adds	r6, #1
 8008b9a:	e7f2      	b.n	8008b82 <__libc_init_array+0x1e>
 8008b9c:	08009f60 	.word	0x08009f60
 8008ba0:	08009f60 	.word	0x08009f60
 8008ba4:	08009f60 	.word	0x08009f60
 8008ba8:	08009f64 	.word	0x08009f64

08008bac <__retarget_lock_init_recursive>:
 8008bac:	4770      	bx	lr

08008bae <__retarget_lock_acquire_recursive>:
 8008bae:	4770      	bx	lr

08008bb0 <__retarget_lock_release_recursive>:
 8008bb0:	4770      	bx	lr

08008bb2 <memcpy>:
 8008bb2:	440a      	add	r2, r1
 8008bb4:	4291      	cmp	r1, r2
 8008bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bba:	d100      	bne.n	8008bbe <memcpy+0xc>
 8008bbc:	4770      	bx	lr
 8008bbe:	b510      	push	{r4, lr}
 8008bc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bc8:	4291      	cmp	r1, r2
 8008bca:	d1f9      	bne.n	8008bc0 <memcpy+0xe>
 8008bcc:	bd10      	pop	{r4, pc}

08008bce <memset>:
 8008bce:	4402      	add	r2, r0
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d100      	bne.n	8008bd8 <memset+0xa>
 8008bd6:	4770      	bx	lr
 8008bd8:	f803 1b01 	strb.w	r1, [r3], #1
 8008bdc:	e7f9      	b.n	8008bd2 <memset+0x4>
	...

08008be0 <sbrk_aligned>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	4e0e      	ldr	r6, [pc, #56]	; (8008c1c <sbrk_aligned+0x3c>)
 8008be4:	460c      	mov	r4, r1
 8008be6:	6831      	ldr	r1, [r6, #0]
 8008be8:	4605      	mov	r5, r0
 8008bea:	b911      	cbnz	r1, 8008bf2 <sbrk_aligned+0x12>
 8008bec:	f000 f96c 	bl	8008ec8 <_sbrk_r>
 8008bf0:	6030      	str	r0, [r6, #0]
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f000 f967 	bl	8008ec8 <_sbrk_r>
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	d00a      	beq.n	8008c14 <sbrk_aligned+0x34>
 8008bfe:	1cc4      	adds	r4, r0, #3
 8008c00:	f024 0403 	bic.w	r4, r4, #3
 8008c04:	42a0      	cmp	r0, r4
 8008c06:	d007      	beq.n	8008c18 <sbrk_aligned+0x38>
 8008c08:	1a21      	subs	r1, r4, r0
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 f95c 	bl	8008ec8 <_sbrk_r>
 8008c10:	3001      	adds	r0, #1
 8008c12:	d101      	bne.n	8008c18 <sbrk_aligned+0x38>
 8008c14:	f04f 34ff 	mov.w	r4, #4294967295
 8008c18:	4620      	mov	r0, r4
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	2000440c 	.word	0x2000440c

08008c20 <_malloc_r>:
 8008c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c24:	1ccd      	adds	r5, r1, #3
 8008c26:	f025 0503 	bic.w	r5, r5, #3
 8008c2a:	3508      	adds	r5, #8
 8008c2c:	2d0c      	cmp	r5, #12
 8008c2e:	bf38      	it	cc
 8008c30:	250c      	movcc	r5, #12
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	4607      	mov	r7, r0
 8008c36:	db01      	blt.n	8008c3c <_malloc_r+0x1c>
 8008c38:	42a9      	cmp	r1, r5
 8008c3a:	d905      	bls.n	8008c48 <_malloc_r+0x28>
 8008c3c:	230c      	movs	r3, #12
 8008c3e:	603b      	str	r3, [r7, #0]
 8008c40:	2600      	movs	r6, #0
 8008c42:	4630      	mov	r0, r6
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	4e2e      	ldr	r6, [pc, #184]	; (8008d04 <_malloc_r+0xe4>)
 8008c4a:	f000 fbcd 	bl	80093e8 <__malloc_lock>
 8008c4e:	6833      	ldr	r3, [r6, #0]
 8008c50:	461c      	mov	r4, r3
 8008c52:	bb34      	cbnz	r4, 8008ca2 <_malloc_r+0x82>
 8008c54:	4629      	mov	r1, r5
 8008c56:	4638      	mov	r0, r7
 8008c58:	f7ff ffc2 	bl	8008be0 <sbrk_aligned>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	4604      	mov	r4, r0
 8008c60:	d14d      	bne.n	8008cfe <_malloc_r+0xde>
 8008c62:	6834      	ldr	r4, [r6, #0]
 8008c64:	4626      	mov	r6, r4
 8008c66:	2e00      	cmp	r6, #0
 8008c68:	d140      	bne.n	8008cec <_malloc_r+0xcc>
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4638      	mov	r0, r7
 8008c70:	eb04 0803 	add.w	r8, r4, r3
 8008c74:	f000 f928 	bl	8008ec8 <_sbrk_r>
 8008c78:	4580      	cmp	r8, r0
 8008c7a:	d13a      	bne.n	8008cf2 <_malloc_r+0xd2>
 8008c7c:	6821      	ldr	r1, [r4, #0]
 8008c7e:	3503      	adds	r5, #3
 8008c80:	1a6d      	subs	r5, r5, r1
 8008c82:	f025 0503 	bic.w	r5, r5, #3
 8008c86:	3508      	adds	r5, #8
 8008c88:	2d0c      	cmp	r5, #12
 8008c8a:	bf38      	it	cc
 8008c8c:	250c      	movcc	r5, #12
 8008c8e:	4629      	mov	r1, r5
 8008c90:	4638      	mov	r0, r7
 8008c92:	f7ff ffa5 	bl	8008be0 <sbrk_aligned>
 8008c96:	3001      	adds	r0, #1
 8008c98:	d02b      	beq.n	8008cf2 <_malloc_r+0xd2>
 8008c9a:	6823      	ldr	r3, [r4, #0]
 8008c9c:	442b      	add	r3, r5
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	e00e      	b.n	8008cc0 <_malloc_r+0xa0>
 8008ca2:	6822      	ldr	r2, [r4, #0]
 8008ca4:	1b52      	subs	r2, r2, r5
 8008ca6:	d41e      	bmi.n	8008ce6 <_malloc_r+0xc6>
 8008ca8:	2a0b      	cmp	r2, #11
 8008caa:	d916      	bls.n	8008cda <_malloc_r+0xba>
 8008cac:	1961      	adds	r1, r4, r5
 8008cae:	42a3      	cmp	r3, r4
 8008cb0:	6025      	str	r5, [r4, #0]
 8008cb2:	bf18      	it	ne
 8008cb4:	6059      	strne	r1, [r3, #4]
 8008cb6:	6863      	ldr	r3, [r4, #4]
 8008cb8:	bf08      	it	eq
 8008cba:	6031      	streq	r1, [r6, #0]
 8008cbc:	5162      	str	r2, [r4, r5]
 8008cbe:	604b      	str	r3, [r1, #4]
 8008cc0:	4638      	mov	r0, r7
 8008cc2:	f104 060b 	add.w	r6, r4, #11
 8008cc6:	f000 fb95 	bl	80093f4 <__malloc_unlock>
 8008cca:	f026 0607 	bic.w	r6, r6, #7
 8008cce:	1d23      	adds	r3, r4, #4
 8008cd0:	1af2      	subs	r2, r6, r3
 8008cd2:	d0b6      	beq.n	8008c42 <_malloc_r+0x22>
 8008cd4:	1b9b      	subs	r3, r3, r6
 8008cd6:	50a3      	str	r3, [r4, r2]
 8008cd8:	e7b3      	b.n	8008c42 <_malloc_r+0x22>
 8008cda:	6862      	ldr	r2, [r4, #4]
 8008cdc:	42a3      	cmp	r3, r4
 8008cde:	bf0c      	ite	eq
 8008ce0:	6032      	streq	r2, [r6, #0]
 8008ce2:	605a      	strne	r2, [r3, #4]
 8008ce4:	e7ec      	b.n	8008cc0 <_malloc_r+0xa0>
 8008ce6:	4623      	mov	r3, r4
 8008ce8:	6864      	ldr	r4, [r4, #4]
 8008cea:	e7b2      	b.n	8008c52 <_malloc_r+0x32>
 8008cec:	4634      	mov	r4, r6
 8008cee:	6876      	ldr	r6, [r6, #4]
 8008cf0:	e7b9      	b.n	8008c66 <_malloc_r+0x46>
 8008cf2:	230c      	movs	r3, #12
 8008cf4:	603b      	str	r3, [r7, #0]
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	f000 fb7c 	bl	80093f4 <__malloc_unlock>
 8008cfc:	e7a1      	b.n	8008c42 <_malloc_r+0x22>
 8008cfe:	6025      	str	r5, [r4, #0]
 8008d00:	e7de      	b.n	8008cc0 <_malloc_r+0xa0>
 8008d02:	bf00      	nop
 8008d04:	20004408 	.word	0x20004408

08008d08 <_puts_r>:
 8008d08:	b570      	push	{r4, r5, r6, lr}
 8008d0a:	460e      	mov	r6, r1
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	b118      	cbz	r0, 8008d18 <_puts_r+0x10>
 8008d10:	6983      	ldr	r3, [r0, #24]
 8008d12:	b90b      	cbnz	r3, 8008d18 <_puts_r+0x10>
 8008d14:	f7ff fe88 	bl	8008a28 <__sinit>
 8008d18:	69ab      	ldr	r3, [r5, #24]
 8008d1a:	68ac      	ldr	r4, [r5, #8]
 8008d1c:	b913      	cbnz	r3, 8008d24 <_puts_r+0x1c>
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f7ff fe82 	bl	8008a28 <__sinit>
 8008d24:	4b2c      	ldr	r3, [pc, #176]	; (8008dd8 <_puts_r+0xd0>)
 8008d26:	429c      	cmp	r4, r3
 8008d28:	d120      	bne.n	8008d6c <_puts_r+0x64>
 8008d2a:	686c      	ldr	r4, [r5, #4]
 8008d2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d2e:	07db      	lsls	r3, r3, #31
 8008d30:	d405      	bmi.n	8008d3e <_puts_r+0x36>
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	0598      	lsls	r0, r3, #22
 8008d36:	d402      	bmi.n	8008d3e <_puts_r+0x36>
 8008d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d3a:	f7ff ff38 	bl	8008bae <__retarget_lock_acquire_recursive>
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	0719      	lsls	r1, r3, #28
 8008d42:	d51d      	bpl.n	8008d80 <_puts_r+0x78>
 8008d44:	6923      	ldr	r3, [r4, #16]
 8008d46:	b1db      	cbz	r3, 8008d80 <_puts_r+0x78>
 8008d48:	3e01      	subs	r6, #1
 8008d4a:	68a3      	ldr	r3, [r4, #8]
 8008d4c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008d50:	3b01      	subs	r3, #1
 8008d52:	60a3      	str	r3, [r4, #8]
 8008d54:	bb39      	cbnz	r1, 8008da6 <_puts_r+0x9e>
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	da38      	bge.n	8008dcc <_puts_r+0xc4>
 8008d5a:	4622      	mov	r2, r4
 8008d5c:	210a      	movs	r1, #10
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f000 f926 	bl	8008fb0 <__swbuf_r>
 8008d64:	3001      	adds	r0, #1
 8008d66:	d011      	beq.n	8008d8c <_puts_r+0x84>
 8008d68:	250a      	movs	r5, #10
 8008d6a:	e011      	b.n	8008d90 <_puts_r+0x88>
 8008d6c:	4b1b      	ldr	r3, [pc, #108]	; (8008ddc <_puts_r+0xd4>)
 8008d6e:	429c      	cmp	r4, r3
 8008d70:	d101      	bne.n	8008d76 <_puts_r+0x6e>
 8008d72:	68ac      	ldr	r4, [r5, #8]
 8008d74:	e7da      	b.n	8008d2c <_puts_r+0x24>
 8008d76:	4b1a      	ldr	r3, [pc, #104]	; (8008de0 <_puts_r+0xd8>)
 8008d78:	429c      	cmp	r4, r3
 8008d7a:	bf08      	it	eq
 8008d7c:	68ec      	ldreq	r4, [r5, #12]
 8008d7e:	e7d5      	b.n	8008d2c <_puts_r+0x24>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4628      	mov	r0, r5
 8008d84:	f000 f978 	bl	8009078 <__swsetup_r>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	d0dd      	beq.n	8008d48 <_puts_r+0x40>
 8008d8c:	f04f 35ff 	mov.w	r5, #4294967295
 8008d90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d92:	07da      	lsls	r2, r3, #31
 8008d94:	d405      	bmi.n	8008da2 <_puts_r+0x9a>
 8008d96:	89a3      	ldrh	r3, [r4, #12]
 8008d98:	059b      	lsls	r3, r3, #22
 8008d9a:	d402      	bmi.n	8008da2 <_puts_r+0x9a>
 8008d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d9e:	f7ff ff07 	bl	8008bb0 <__retarget_lock_release_recursive>
 8008da2:	4628      	mov	r0, r5
 8008da4:	bd70      	pop	{r4, r5, r6, pc}
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	da04      	bge.n	8008db4 <_puts_r+0xac>
 8008daa:	69a2      	ldr	r2, [r4, #24]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	dc06      	bgt.n	8008dbe <_puts_r+0xb6>
 8008db0:	290a      	cmp	r1, #10
 8008db2:	d004      	beq.n	8008dbe <_puts_r+0xb6>
 8008db4:	6823      	ldr	r3, [r4, #0]
 8008db6:	1c5a      	adds	r2, r3, #1
 8008db8:	6022      	str	r2, [r4, #0]
 8008dba:	7019      	strb	r1, [r3, #0]
 8008dbc:	e7c5      	b.n	8008d4a <_puts_r+0x42>
 8008dbe:	4622      	mov	r2, r4
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	f000 f8f5 	bl	8008fb0 <__swbuf_r>
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	d1bf      	bne.n	8008d4a <_puts_r+0x42>
 8008dca:	e7df      	b.n	8008d8c <_puts_r+0x84>
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	250a      	movs	r5, #10
 8008dd0:	1c5a      	adds	r2, r3, #1
 8008dd2:	6022      	str	r2, [r4, #0]
 8008dd4:	701d      	strb	r5, [r3, #0]
 8008dd6:	e7db      	b.n	8008d90 <_puts_r+0x88>
 8008dd8:	08009ee0 	.word	0x08009ee0
 8008ddc:	08009f00 	.word	0x08009f00
 8008de0:	08009ec0 	.word	0x08009ec0

08008de4 <puts>:
 8008de4:	4b02      	ldr	r3, [pc, #8]	; (8008df0 <puts+0xc>)
 8008de6:	4601      	mov	r1, r0
 8008de8:	6818      	ldr	r0, [r3, #0]
 8008dea:	f7ff bf8d 	b.w	8008d08 <_puts_r>
 8008dee:	bf00      	nop
 8008df0:	20000010 	.word	0x20000010

08008df4 <cleanup_glue>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	460c      	mov	r4, r1
 8008df8:	6809      	ldr	r1, [r1, #0]
 8008dfa:	4605      	mov	r5, r0
 8008dfc:	b109      	cbz	r1, 8008e02 <cleanup_glue+0xe>
 8008dfe:	f7ff fff9 	bl	8008df4 <cleanup_glue>
 8008e02:	4621      	mov	r1, r4
 8008e04:	4628      	mov	r0, r5
 8008e06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e0a:	f000 baf9 	b.w	8009400 <_free_r>
	...

08008e10 <_reclaim_reent>:
 8008e10:	4b2c      	ldr	r3, [pc, #176]	; (8008ec4 <_reclaim_reent+0xb4>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4283      	cmp	r3, r0
 8008e16:	b570      	push	{r4, r5, r6, lr}
 8008e18:	4604      	mov	r4, r0
 8008e1a:	d051      	beq.n	8008ec0 <_reclaim_reent+0xb0>
 8008e1c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008e1e:	b143      	cbz	r3, 8008e32 <_reclaim_reent+0x22>
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d14a      	bne.n	8008ebc <_reclaim_reent+0xac>
 8008e26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e28:	6819      	ldr	r1, [r3, #0]
 8008e2a:	b111      	cbz	r1, 8008e32 <_reclaim_reent+0x22>
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f000 fae7 	bl	8009400 <_free_r>
 8008e32:	6961      	ldr	r1, [r4, #20]
 8008e34:	b111      	cbz	r1, 8008e3c <_reclaim_reent+0x2c>
 8008e36:	4620      	mov	r0, r4
 8008e38:	f000 fae2 	bl	8009400 <_free_r>
 8008e3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008e3e:	b111      	cbz	r1, 8008e46 <_reclaim_reent+0x36>
 8008e40:	4620      	mov	r0, r4
 8008e42:	f000 fadd 	bl	8009400 <_free_r>
 8008e46:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008e48:	b111      	cbz	r1, 8008e50 <_reclaim_reent+0x40>
 8008e4a:	4620      	mov	r0, r4
 8008e4c:	f000 fad8 	bl	8009400 <_free_r>
 8008e50:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008e52:	b111      	cbz	r1, 8008e5a <_reclaim_reent+0x4a>
 8008e54:	4620      	mov	r0, r4
 8008e56:	f000 fad3 	bl	8009400 <_free_r>
 8008e5a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008e5c:	b111      	cbz	r1, 8008e64 <_reclaim_reent+0x54>
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 face 	bl	8009400 <_free_r>
 8008e64:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008e66:	b111      	cbz	r1, 8008e6e <_reclaim_reent+0x5e>
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f000 fac9 	bl	8009400 <_free_r>
 8008e6e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008e70:	b111      	cbz	r1, 8008e78 <_reclaim_reent+0x68>
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fac4 	bl	8009400 <_free_r>
 8008e78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e7a:	b111      	cbz	r1, 8008e82 <_reclaim_reent+0x72>
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f000 fabf 	bl	8009400 <_free_r>
 8008e82:	69a3      	ldr	r3, [r4, #24]
 8008e84:	b1e3      	cbz	r3, 8008ec0 <_reclaim_reent+0xb0>
 8008e86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008e88:	4620      	mov	r0, r4
 8008e8a:	4798      	blx	r3
 8008e8c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008e8e:	b1b9      	cbz	r1, 8008ec0 <_reclaim_reent+0xb0>
 8008e90:	4620      	mov	r0, r4
 8008e92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e96:	f7ff bfad 	b.w	8008df4 <cleanup_glue>
 8008e9a:	5949      	ldr	r1, [r1, r5]
 8008e9c:	b941      	cbnz	r1, 8008eb0 <_reclaim_reent+0xa0>
 8008e9e:	3504      	adds	r5, #4
 8008ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ea2:	2d80      	cmp	r5, #128	; 0x80
 8008ea4:	68d9      	ldr	r1, [r3, #12]
 8008ea6:	d1f8      	bne.n	8008e9a <_reclaim_reent+0x8a>
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f000 faa9 	bl	8009400 <_free_r>
 8008eae:	e7ba      	b.n	8008e26 <_reclaim_reent+0x16>
 8008eb0:	680e      	ldr	r6, [r1, #0]
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f000 faa4 	bl	8009400 <_free_r>
 8008eb8:	4631      	mov	r1, r6
 8008eba:	e7ef      	b.n	8008e9c <_reclaim_reent+0x8c>
 8008ebc:	2500      	movs	r5, #0
 8008ebe:	e7ef      	b.n	8008ea0 <_reclaim_reent+0x90>
 8008ec0:	bd70      	pop	{r4, r5, r6, pc}
 8008ec2:	bf00      	nop
 8008ec4:	20000010 	.word	0x20000010

08008ec8 <_sbrk_r>:
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4d06      	ldr	r5, [pc, #24]	; (8008ee4 <_sbrk_r+0x1c>)
 8008ecc:	2300      	movs	r3, #0
 8008ece:	4604      	mov	r4, r0
 8008ed0:	4608      	mov	r0, r1
 8008ed2:	602b      	str	r3, [r5, #0]
 8008ed4:	f7f8 fcf4 	bl	80018c0 <_sbrk>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d102      	bne.n	8008ee2 <_sbrk_r+0x1a>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	b103      	cbz	r3, 8008ee2 <_sbrk_r+0x1a>
 8008ee0:	6023      	str	r3, [r4, #0]
 8008ee2:	bd38      	pop	{r3, r4, r5, pc}
 8008ee4:	20004410 	.word	0x20004410

08008ee8 <siprintf>:
 8008ee8:	b40e      	push	{r1, r2, r3}
 8008eea:	b500      	push	{lr}
 8008eec:	b09c      	sub	sp, #112	; 0x70
 8008eee:	ab1d      	add	r3, sp, #116	; 0x74
 8008ef0:	9002      	str	r0, [sp, #8]
 8008ef2:	9006      	str	r0, [sp, #24]
 8008ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ef8:	4809      	ldr	r0, [pc, #36]	; (8008f20 <siprintf+0x38>)
 8008efa:	9107      	str	r1, [sp, #28]
 8008efc:	9104      	str	r1, [sp, #16]
 8008efe:	4909      	ldr	r1, [pc, #36]	; (8008f24 <siprintf+0x3c>)
 8008f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f04:	9105      	str	r1, [sp, #20]
 8008f06:	6800      	ldr	r0, [r0, #0]
 8008f08:	9301      	str	r3, [sp, #4]
 8008f0a:	a902      	add	r1, sp, #8
 8008f0c:	f000 fb20 	bl	8009550 <_svfiprintf_r>
 8008f10:	9b02      	ldr	r3, [sp, #8]
 8008f12:	2200      	movs	r2, #0
 8008f14:	701a      	strb	r2, [r3, #0]
 8008f16:	b01c      	add	sp, #112	; 0x70
 8008f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f1c:	b003      	add	sp, #12
 8008f1e:	4770      	bx	lr
 8008f20:	20000010 	.word	0x20000010
 8008f24:	ffff0208 	.word	0xffff0208

08008f28 <__sread>:
 8008f28:	b510      	push	{r4, lr}
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f30:	f000 fda2 	bl	8009a78 <_read_r>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	bfab      	itete	ge
 8008f38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f3c:	181b      	addge	r3, r3, r0
 8008f3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f42:	bfac      	ite	ge
 8008f44:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f46:	81a3      	strhlt	r3, [r4, #12]
 8008f48:	bd10      	pop	{r4, pc}

08008f4a <__swrite>:
 8008f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4e:	461f      	mov	r7, r3
 8008f50:	898b      	ldrh	r3, [r1, #12]
 8008f52:	05db      	lsls	r3, r3, #23
 8008f54:	4605      	mov	r5, r0
 8008f56:	460c      	mov	r4, r1
 8008f58:	4616      	mov	r6, r2
 8008f5a:	d505      	bpl.n	8008f68 <__swrite+0x1e>
 8008f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f60:	2302      	movs	r3, #2
 8008f62:	2200      	movs	r2, #0
 8008f64:	f000 f9c8 	bl	80092f8 <_lseek_r>
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f72:	81a3      	strh	r3, [r4, #12]
 8008f74:	4632      	mov	r2, r6
 8008f76:	463b      	mov	r3, r7
 8008f78:	4628      	mov	r0, r5
 8008f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f7e:	f000 b869 	b.w	8009054 <_write_r>

08008f82 <__sseek>:
 8008f82:	b510      	push	{r4, lr}
 8008f84:	460c      	mov	r4, r1
 8008f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f8a:	f000 f9b5 	bl	80092f8 <_lseek_r>
 8008f8e:	1c43      	adds	r3, r0, #1
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	bf15      	itete	ne
 8008f94:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f9e:	81a3      	strheq	r3, [r4, #12]
 8008fa0:	bf18      	it	ne
 8008fa2:	81a3      	strhne	r3, [r4, #12]
 8008fa4:	bd10      	pop	{r4, pc}

08008fa6 <__sclose>:
 8008fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008faa:	f000 b8d3 	b.w	8009154 <_close_r>
	...

08008fb0 <__swbuf_r>:
 8008fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb2:	460e      	mov	r6, r1
 8008fb4:	4614      	mov	r4, r2
 8008fb6:	4605      	mov	r5, r0
 8008fb8:	b118      	cbz	r0, 8008fc2 <__swbuf_r+0x12>
 8008fba:	6983      	ldr	r3, [r0, #24]
 8008fbc:	b90b      	cbnz	r3, 8008fc2 <__swbuf_r+0x12>
 8008fbe:	f7ff fd33 	bl	8008a28 <__sinit>
 8008fc2:	4b21      	ldr	r3, [pc, #132]	; (8009048 <__swbuf_r+0x98>)
 8008fc4:	429c      	cmp	r4, r3
 8008fc6:	d12b      	bne.n	8009020 <__swbuf_r+0x70>
 8008fc8:	686c      	ldr	r4, [r5, #4]
 8008fca:	69a3      	ldr	r3, [r4, #24]
 8008fcc:	60a3      	str	r3, [r4, #8]
 8008fce:	89a3      	ldrh	r3, [r4, #12]
 8008fd0:	071a      	lsls	r2, r3, #28
 8008fd2:	d52f      	bpl.n	8009034 <__swbuf_r+0x84>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	b36b      	cbz	r3, 8009034 <__swbuf_r+0x84>
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	6820      	ldr	r0, [r4, #0]
 8008fdc:	1ac0      	subs	r0, r0, r3
 8008fde:	6963      	ldr	r3, [r4, #20]
 8008fe0:	b2f6      	uxtb	r6, r6
 8008fe2:	4283      	cmp	r3, r0
 8008fe4:	4637      	mov	r7, r6
 8008fe6:	dc04      	bgt.n	8008ff2 <__swbuf_r+0x42>
 8008fe8:	4621      	mov	r1, r4
 8008fea:	4628      	mov	r0, r5
 8008fec:	f000 f948 	bl	8009280 <_fflush_r>
 8008ff0:	bb30      	cbnz	r0, 8009040 <__swbuf_r+0x90>
 8008ff2:	68a3      	ldr	r3, [r4, #8]
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	60a3      	str	r3, [r4, #8]
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	1c5a      	adds	r2, r3, #1
 8008ffc:	6022      	str	r2, [r4, #0]
 8008ffe:	701e      	strb	r6, [r3, #0]
 8009000:	6963      	ldr	r3, [r4, #20]
 8009002:	3001      	adds	r0, #1
 8009004:	4283      	cmp	r3, r0
 8009006:	d004      	beq.n	8009012 <__swbuf_r+0x62>
 8009008:	89a3      	ldrh	r3, [r4, #12]
 800900a:	07db      	lsls	r3, r3, #31
 800900c:	d506      	bpl.n	800901c <__swbuf_r+0x6c>
 800900e:	2e0a      	cmp	r6, #10
 8009010:	d104      	bne.n	800901c <__swbuf_r+0x6c>
 8009012:	4621      	mov	r1, r4
 8009014:	4628      	mov	r0, r5
 8009016:	f000 f933 	bl	8009280 <_fflush_r>
 800901a:	b988      	cbnz	r0, 8009040 <__swbuf_r+0x90>
 800901c:	4638      	mov	r0, r7
 800901e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009020:	4b0a      	ldr	r3, [pc, #40]	; (800904c <__swbuf_r+0x9c>)
 8009022:	429c      	cmp	r4, r3
 8009024:	d101      	bne.n	800902a <__swbuf_r+0x7a>
 8009026:	68ac      	ldr	r4, [r5, #8]
 8009028:	e7cf      	b.n	8008fca <__swbuf_r+0x1a>
 800902a:	4b09      	ldr	r3, [pc, #36]	; (8009050 <__swbuf_r+0xa0>)
 800902c:	429c      	cmp	r4, r3
 800902e:	bf08      	it	eq
 8009030:	68ec      	ldreq	r4, [r5, #12]
 8009032:	e7ca      	b.n	8008fca <__swbuf_r+0x1a>
 8009034:	4621      	mov	r1, r4
 8009036:	4628      	mov	r0, r5
 8009038:	f000 f81e 	bl	8009078 <__swsetup_r>
 800903c:	2800      	cmp	r0, #0
 800903e:	d0cb      	beq.n	8008fd8 <__swbuf_r+0x28>
 8009040:	f04f 37ff 	mov.w	r7, #4294967295
 8009044:	e7ea      	b.n	800901c <__swbuf_r+0x6c>
 8009046:	bf00      	nop
 8009048:	08009ee0 	.word	0x08009ee0
 800904c:	08009f00 	.word	0x08009f00
 8009050:	08009ec0 	.word	0x08009ec0

08009054 <_write_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4d07      	ldr	r5, [pc, #28]	; (8009074 <_write_r+0x20>)
 8009058:	4604      	mov	r4, r0
 800905a:	4608      	mov	r0, r1
 800905c:	4611      	mov	r1, r2
 800905e:	2200      	movs	r2, #0
 8009060:	602a      	str	r2, [r5, #0]
 8009062:	461a      	mov	r2, r3
 8009064:	f7f8 fbdb 	bl	800181e <_write>
 8009068:	1c43      	adds	r3, r0, #1
 800906a:	d102      	bne.n	8009072 <_write_r+0x1e>
 800906c:	682b      	ldr	r3, [r5, #0]
 800906e:	b103      	cbz	r3, 8009072 <_write_r+0x1e>
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	bd38      	pop	{r3, r4, r5, pc}
 8009074:	20004410 	.word	0x20004410

08009078 <__swsetup_r>:
 8009078:	4b32      	ldr	r3, [pc, #200]	; (8009144 <__swsetup_r+0xcc>)
 800907a:	b570      	push	{r4, r5, r6, lr}
 800907c:	681d      	ldr	r5, [r3, #0]
 800907e:	4606      	mov	r6, r0
 8009080:	460c      	mov	r4, r1
 8009082:	b125      	cbz	r5, 800908e <__swsetup_r+0x16>
 8009084:	69ab      	ldr	r3, [r5, #24]
 8009086:	b913      	cbnz	r3, 800908e <__swsetup_r+0x16>
 8009088:	4628      	mov	r0, r5
 800908a:	f7ff fccd 	bl	8008a28 <__sinit>
 800908e:	4b2e      	ldr	r3, [pc, #184]	; (8009148 <__swsetup_r+0xd0>)
 8009090:	429c      	cmp	r4, r3
 8009092:	d10f      	bne.n	80090b4 <__swsetup_r+0x3c>
 8009094:	686c      	ldr	r4, [r5, #4]
 8009096:	89a3      	ldrh	r3, [r4, #12]
 8009098:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800909c:	0719      	lsls	r1, r3, #28
 800909e:	d42c      	bmi.n	80090fa <__swsetup_r+0x82>
 80090a0:	06dd      	lsls	r5, r3, #27
 80090a2:	d411      	bmi.n	80090c8 <__swsetup_r+0x50>
 80090a4:	2309      	movs	r3, #9
 80090a6:	6033      	str	r3, [r6, #0]
 80090a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090ac:	81a3      	strh	r3, [r4, #12]
 80090ae:	f04f 30ff 	mov.w	r0, #4294967295
 80090b2:	e03e      	b.n	8009132 <__swsetup_r+0xba>
 80090b4:	4b25      	ldr	r3, [pc, #148]	; (800914c <__swsetup_r+0xd4>)
 80090b6:	429c      	cmp	r4, r3
 80090b8:	d101      	bne.n	80090be <__swsetup_r+0x46>
 80090ba:	68ac      	ldr	r4, [r5, #8]
 80090bc:	e7eb      	b.n	8009096 <__swsetup_r+0x1e>
 80090be:	4b24      	ldr	r3, [pc, #144]	; (8009150 <__swsetup_r+0xd8>)
 80090c0:	429c      	cmp	r4, r3
 80090c2:	bf08      	it	eq
 80090c4:	68ec      	ldreq	r4, [r5, #12]
 80090c6:	e7e6      	b.n	8009096 <__swsetup_r+0x1e>
 80090c8:	0758      	lsls	r0, r3, #29
 80090ca:	d512      	bpl.n	80090f2 <__swsetup_r+0x7a>
 80090cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090ce:	b141      	cbz	r1, 80090e2 <__swsetup_r+0x6a>
 80090d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090d4:	4299      	cmp	r1, r3
 80090d6:	d002      	beq.n	80090de <__swsetup_r+0x66>
 80090d8:	4630      	mov	r0, r6
 80090da:	f000 f991 	bl	8009400 <_free_r>
 80090de:	2300      	movs	r3, #0
 80090e0:	6363      	str	r3, [r4, #52]	; 0x34
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090e8:	81a3      	strh	r3, [r4, #12]
 80090ea:	2300      	movs	r3, #0
 80090ec:	6063      	str	r3, [r4, #4]
 80090ee:	6923      	ldr	r3, [r4, #16]
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f043 0308 	orr.w	r3, r3, #8
 80090f8:	81a3      	strh	r3, [r4, #12]
 80090fa:	6923      	ldr	r3, [r4, #16]
 80090fc:	b94b      	cbnz	r3, 8009112 <__swsetup_r+0x9a>
 80090fe:	89a3      	ldrh	r3, [r4, #12]
 8009100:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009108:	d003      	beq.n	8009112 <__swsetup_r+0x9a>
 800910a:	4621      	mov	r1, r4
 800910c:	4630      	mov	r0, r6
 800910e:	f000 f92b 	bl	8009368 <__smakebuf_r>
 8009112:	89a0      	ldrh	r0, [r4, #12]
 8009114:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009118:	f010 0301 	ands.w	r3, r0, #1
 800911c:	d00a      	beq.n	8009134 <__swsetup_r+0xbc>
 800911e:	2300      	movs	r3, #0
 8009120:	60a3      	str	r3, [r4, #8]
 8009122:	6963      	ldr	r3, [r4, #20]
 8009124:	425b      	negs	r3, r3
 8009126:	61a3      	str	r3, [r4, #24]
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	b943      	cbnz	r3, 800913e <__swsetup_r+0xc6>
 800912c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009130:	d1ba      	bne.n	80090a8 <__swsetup_r+0x30>
 8009132:	bd70      	pop	{r4, r5, r6, pc}
 8009134:	0781      	lsls	r1, r0, #30
 8009136:	bf58      	it	pl
 8009138:	6963      	ldrpl	r3, [r4, #20]
 800913a:	60a3      	str	r3, [r4, #8]
 800913c:	e7f4      	b.n	8009128 <__swsetup_r+0xb0>
 800913e:	2000      	movs	r0, #0
 8009140:	e7f7      	b.n	8009132 <__swsetup_r+0xba>
 8009142:	bf00      	nop
 8009144:	20000010 	.word	0x20000010
 8009148:	08009ee0 	.word	0x08009ee0
 800914c:	08009f00 	.word	0x08009f00
 8009150:	08009ec0 	.word	0x08009ec0

08009154 <_close_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	4d06      	ldr	r5, [pc, #24]	; (8009170 <_close_r+0x1c>)
 8009158:	2300      	movs	r3, #0
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	f7f8 fb79 	bl	8001856 <_close>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_close_r+0x1a>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_close_r+0x1a>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	20004410 	.word	0x20004410

08009174 <__sflush_r>:
 8009174:	898a      	ldrh	r2, [r1, #12]
 8009176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800917a:	4605      	mov	r5, r0
 800917c:	0710      	lsls	r0, r2, #28
 800917e:	460c      	mov	r4, r1
 8009180:	d458      	bmi.n	8009234 <__sflush_r+0xc0>
 8009182:	684b      	ldr	r3, [r1, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	dc05      	bgt.n	8009194 <__sflush_r+0x20>
 8009188:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800918a:	2b00      	cmp	r3, #0
 800918c:	dc02      	bgt.n	8009194 <__sflush_r+0x20>
 800918e:	2000      	movs	r0, #0
 8009190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009194:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009196:	2e00      	cmp	r6, #0
 8009198:	d0f9      	beq.n	800918e <__sflush_r+0x1a>
 800919a:	2300      	movs	r3, #0
 800919c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091a0:	682f      	ldr	r7, [r5, #0]
 80091a2:	602b      	str	r3, [r5, #0]
 80091a4:	d032      	beq.n	800920c <__sflush_r+0x98>
 80091a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091a8:	89a3      	ldrh	r3, [r4, #12]
 80091aa:	075a      	lsls	r2, r3, #29
 80091ac:	d505      	bpl.n	80091ba <__sflush_r+0x46>
 80091ae:	6863      	ldr	r3, [r4, #4]
 80091b0:	1ac0      	subs	r0, r0, r3
 80091b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091b4:	b10b      	cbz	r3, 80091ba <__sflush_r+0x46>
 80091b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091b8:	1ac0      	subs	r0, r0, r3
 80091ba:	2300      	movs	r3, #0
 80091bc:	4602      	mov	r2, r0
 80091be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091c0:	6a21      	ldr	r1, [r4, #32]
 80091c2:	4628      	mov	r0, r5
 80091c4:	47b0      	blx	r6
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	89a3      	ldrh	r3, [r4, #12]
 80091ca:	d106      	bne.n	80091da <__sflush_r+0x66>
 80091cc:	6829      	ldr	r1, [r5, #0]
 80091ce:	291d      	cmp	r1, #29
 80091d0:	d82c      	bhi.n	800922c <__sflush_r+0xb8>
 80091d2:	4a2a      	ldr	r2, [pc, #168]	; (800927c <__sflush_r+0x108>)
 80091d4:	40ca      	lsrs	r2, r1
 80091d6:	07d6      	lsls	r6, r2, #31
 80091d8:	d528      	bpl.n	800922c <__sflush_r+0xb8>
 80091da:	2200      	movs	r2, #0
 80091dc:	6062      	str	r2, [r4, #4]
 80091de:	04d9      	lsls	r1, r3, #19
 80091e0:	6922      	ldr	r2, [r4, #16]
 80091e2:	6022      	str	r2, [r4, #0]
 80091e4:	d504      	bpl.n	80091f0 <__sflush_r+0x7c>
 80091e6:	1c42      	adds	r2, r0, #1
 80091e8:	d101      	bne.n	80091ee <__sflush_r+0x7a>
 80091ea:	682b      	ldr	r3, [r5, #0]
 80091ec:	b903      	cbnz	r3, 80091f0 <__sflush_r+0x7c>
 80091ee:	6560      	str	r0, [r4, #84]	; 0x54
 80091f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091f2:	602f      	str	r7, [r5, #0]
 80091f4:	2900      	cmp	r1, #0
 80091f6:	d0ca      	beq.n	800918e <__sflush_r+0x1a>
 80091f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091fc:	4299      	cmp	r1, r3
 80091fe:	d002      	beq.n	8009206 <__sflush_r+0x92>
 8009200:	4628      	mov	r0, r5
 8009202:	f000 f8fd 	bl	8009400 <_free_r>
 8009206:	2000      	movs	r0, #0
 8009208:	6360      	str	r0, [r4, #52]	; 0x34
 800920a:	e7c1      	b.n	8009190 <__sflush_r+0x1c>
 800920c:	6a21      	ldr	r1, [r4, #32]
 800920e:	2301      	movs	r3, #1
 8009210:	4628      	mov	r0, r5
 8009212:	47b0      	blx	r6
 8009214:	1c41      	adds	r1, r0, #1
 8009216:	d1c7      	bne.n	80091a8 <__sflush_r+0x34>
 8009218:	682b      	ldr	r3, [r5, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d0c4      	beq.n	80091a8 <__sflush_r+0x34>
 800921e:	2b1d      	cmp	r3, #29
 8009220:	d001      	beq.n	8009226 <__sflush_r+0xb2>
 8009222:	2b16      	cmp	r3, #22
 8009224:	d101      	bne.n	800922a <__sflush_r+0xb6>
 8009226:	602f      	str	r7, [r5, #0]
 8009228:	e7b1      	b.n	800918e <__sflush_r+0x1a>
 800922a:	89a3      	ldrh	r3, [r4, #12]
 800922c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009230:	81a3      	strh	r3, [r4, #12]
 8009232:	e7ad      	b.n	8009190 <__sflush_r+0x1c>
 8009234:	690f      	ldr	r7, [r1, #16]
 8009236:	2f00      	cmp	r7, #0
 8009238:	d0a9      	beq.n	800918e <__sflush_r+0x1a>
 800923a:	0793      	lsls	r3, r2, #30
 800923c:	680e      	ldr	r6, [r1, #0]
 800923e:	bf08      	it	eq
 8009240:	694b      	ldreq	r3, [r1, #20]
 8009242:	600f      	str	r7, [r1, #0]
 8009244:	bf18      	it	ne
 8009246:	2300      	movne	r3, #0
 8009248:	eba6 0807 	sub.w	r8, r6, r7
 800924c:	608b      	str	r3, [r1, #8]
 800924e:	f1b8 0f00 	cmp.w	r8, #0
 8009252:	dd9c      	ble.n	800918e <__sflush_r+0x1a>
 8009254:	6a21      	ldr	r1, [r4, #32]
 8009256:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009258:	4643      	mov	r3, r8
 800925a:	463a      	mov	r2, r7
 800925c:	4628      	mov	r0, r5
 800925e:	47b0      	blx	r6
 8009260:	2800      	cmp	r0, #0
 8009262:	dc06      	bgt.n	8009272 <__sflush_r+0xfe>
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	e78e      	b.n	8009190 <__sflush_r+0x1c>
 8009272:	4407      	add	r7, r0
 8009274:	eba8 0800 	sub.w	r8, r8, r0
 8009278:	e7e9      	b.n	800924e <__sflush_r+0xda>
 800927a:	bf00      	nop
 800927c:	20400001 	.word	0x20400001

08009280 <_fflush_r>:
 8009280:	b538      	push	{r3, r4, r5, lr}
 8009282:	690b      	ldr	r3, [r1, #16]
 8009284:	4605      	mov	r5, r0
 8009286:	460c      	mov	r4, r1
 8009288:	b913      	cbnz	r3, 8009290 <_fflush_r+0x10>
 800928a:	2500      	movs	r5, #0
 800928c:	4628      	mov	r0, r5
 800928e:	bd38      	pop	{r3, r4, r5, pc}
 8009290:	b118      	cbz	r0, 800929a <_fflush_r+0x1a>
 8009292:	6983      	ldr	r3, [r0, #24]
 8009294:	b90b      	cbnz	r3, 800929a <_fflush_r+0x1a>
 8009296:	f7ff fbc7 	bl	8008a28 <__sinit>
 800929a:	4b14      	ldr	r3, [pc, #80]	; (80092ec <_fflush_r+0x6c>)
 800929c:	429c      	cmp	r4, r3
 800929e:	d11b      	bne.n	80092d8 <_fflush_r+0x58>
 80092a0:	686c      	ldr	r4, [r5, #4]
 80092a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d0ef      	beq.n	800928a <_fflush_r+0xa>
 80092aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092ac:	07d0      	lsls	r0, r2, #31
 80092ae:	d404      	bmi.n	80092ba <_fflush_r+0x3a>
 80092b0:	0599      	lsls	r1, r3, #22
 80092b2:	d402      	bmi.n	80092ba <_fflush_r+0x3a>
 80092b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b6:	f7ff fc7a 	bl	8008bae <__retarget_lock_acquire_recursive>
 80092ba:	4628      	mov	r0, r5
 80092bc:	4621      	mov	r1, r4
 80092be:	f7ff ff59 	bl	8009174 <__sflush_r>
 80092c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092c4:	07da      	lsls	r2, r3, #31
 80092c6:	4605      	mov	r5, r0
 80092c8:	d4e0      	bmi.n	800928c <_fflush_r+0xc>
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	059b      	lsls	r3, r3, #22
 80092ce:	d4dd      	bmi.n	800928c <_fflush_r+0xc>
 80092d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092d2:	f7ff fc6d 	bl	8008bb0 <__retarget_lock_release_recursive>
 80092d6:	e7d9      	b.n	800928c <_fflush_r+0xc>
 80092d8:	4b05      	ldr	r3, [pc, #20]	; (80092f0 <_fflush_r+0x70>)
 80092da:	429c      	cmp	r4, r3
 80092dc:	d101      	bne.n	80092e2 <_fflush_r+0x62>
 80092de:	68ac      	ldr	r4, [r5, #8]
 80092e0:	e7df      	b.n	80092a2 <_fflush_r+0x22>
 80092e2:	4b04      	ldr	r3, [pc, #16]	; (80092f4 <_fflush_r+0x74>)
 80092e4:	429c      	cmp	r4, r3
 80092e6:	bf08      	it	eq
 80092e8:	68ec      	ldreq	r4, [r5, #12]
 80092ea:	e7da      	b.n	80092a2 <_fflush_r+0x22>
 80092ec:	08009ee0 	.word	0x08009ee0
 80092f0:	08009f00 	.word	0x08009f00
 80092f4:	08009ec0 	.word	0x08009ec0

080092f8 <_lseek_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4d07      	ldr	r5, [pc, #28]	; (8009318 <_lseek_r+0x20>)
 80092fc:	4604      	mov	r4, r0
 80092fe:	4608      	mov	r0, r1
 8009300:	4611      	mov	r1, r2
 8009302:	2200      	movs	r2, #0
 8009304:	602a      	str	r2, [r5, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	f7f8 facc 	bl	80018a4 <_lseek>
 800930c:	1c43      	adds	r3, r0, #1
 800930e:	d102      	bne.n	8009316 <_lseek_r+0x1e>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	b103      	cbz	r3, 8009316 <_lseek_r+0x1e>
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	20004410 	.word	0x20004410

0800931c <__swhatbuf_r>:
 800931c:	b570      	push	{r4, r5, r6, lr}
 800931e:	460e      	mov	r6, r1
 8009320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009324:	2900      	cmp	r1, #0
 8009326:	b096      	sub	sp, #88	; 0x58
 8009328:	4614      	mov	r4, r2
 800932a:	461d      	mov	r5, r3
 800932c:	da08      	bge.n	8009340 <__swhatbuf_r+0x24>
 800932e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	602a      	str	r2, [r5, #0]
 8009336:	061a      	lsls	r2, r3, #24
 8009338:	d410      	bmi.n	800935c <__swhatbuf_r+0x40>
 800933a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800933e:	e00e      	b.n	800935e <__swhatbuf_r+0x42>
 8009340:	466a      	mov	r2, sp
 8009342:	f000 fbab 	bl	8009a9c <_fstat_r>
 8009346:	2800      	cmp	r0, #0
 8009348:	dbf1      	blt.n	800932e <__swhatbuf_r+0x12>
 800934a:	9a01      	ldr	r2, [sp, #4]
 800934c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009350:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009354:	425a      	negs	r2, r3
 8009356:	415a      	adcs	r2, r3
 8009358:	602a      	str	r2, [r5, #0]
 800935a:	e7ee      	b.n	800933a <__swhatbuf_r+0x1e>
 800935c:	2340      	movs	r3, #64	; 0x40
 800935e:	2000      	movs	r0, #0
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	b016      	add	sp, #88	; 0x58
 8009364:	bd70      	pop	{r4, r5, r6, pc}
	...

08009368 <__smakebuf_r>:
 8009368:	898b      	ldrh	r3, [r1, #12]
 800936a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800936c:	079d      	lsls	r5, r3, #30
 800936e:	4606      	mov	r6, r0
 8009370:	460c      	mov	r4, r1
 8009372:	d507      	bpl.n	8009384 <__smakebuf_r+0x1c>
 8009374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009378:	6023      	str	r3, [r4, #0]
 800937a:	6123      	str	r3, [r4, #16]
 800937c:	2301      	movs	r3, #1
 800937e:	6163      	str	r3, [r4, #20]
 8009380:	b002      	add	sp, #8
 8009382:	bd70      	pop	{r4, r5, r6, pc}
 8009384:	ab01      	add	r3, sp, #4
 8009386:	466a      	mov	r2, sp
 8009388:	f7ff ffc8 	bl	800931c <__swhatbuf_r>
 800938c:	9900      	ldr	r1, [sp, #0]
 800938e:	4605      	mov	r5, r0
 8009390:	4630      	mov	r0, r6
 8009392:	f7ff fc45 	bl	8008c20 <_malloc_r>
 8009396:	b948      	cbnz	r0, 80093ac <__smakebuf_r+0x44>
 8009398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800939c:	059a      	lsls	r2, r3, #22
 800939e:	d4ef      	bmi.n	8009380 <__smakebuf_r+0x18>
 80093a0:	f023 0303 	bic.w	r3, r3, #3
 80093a4:	f043 0302 	orr.w	r3, r3, #2
 80093a8:	81a3      	strh	r3, [r4, #12]
 80093aa:	e7e3      	b.n	8009374 <__smakebuf_r+0xc>
 80093ac:	4b0d      	ldr	r3, [pc, #52]	; (80093e4 <__smakebuf_r+0x7c>)
 80093ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	6020      	str	r0, [r4, #0]
 80093b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b8:	81a3      	strh	r3, [r4, #12]
 80093ba:	9b00      	ldr	r3, [sp, #0]
 80093bc:	6163      	str	r3, [r4, #20]
 80093be:	9b01      	ldr	r3, [sp, #4]
 80093c0:	6120      	str	r0, [r4, #16]
 80093c2:	b15b      	cbz	r3, 80093dc <__smakebuf_r+0x74>
 80093c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c8:	4630      	mov	r0, r6
 80093ca:	f000 fb79 	bl	8009ac0 <_isatty_r>
 80093ce:	b128      	cbz	r0, 80093dc <__smakebuf_r+0x74>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	f023 0303 	bic.w	r3, r3, #3
 80093d6:	f043 0301 	orr.w	r3, r3, #1
 80093da:	81a3      	strh	r3, [r4, #12]
 80093dc:	89a0      	ldrh	r0, [r4, #12]
 80093de:	4305      	orrs	r5, r0
 80093e0:	81a5      	strh	r5, [r4, #12]
 80093e2:	e7cd      	b.n	8009380 <__smakebuf_r+0x18>
 80093e4:	080089c1 	.word	0x080089c1

080093e8 <__malloc_lock>:
 80093e8:	4801      	ldr	r0, [pc, #4]	; (80093f0 <__malloc_lock+0x8>)
 80093ea:	f7ff bbe0 	b.w	8008bae <__retarget_lock_acquire_recursive>
 80093ee:	bf00      	nop
 80093f0:	20004404 	.word	0x20004404

080093f4 <__malloc_unlock>:
 80093f4:	4801      	ldr	r0, [pc, #4]	; (80093fc <__malloc_unlock+0x8>)
 80093f6:	f7ff bbdb 	b.w	8008bb0 <__retarget_lock_release_recursive>
 80093fa:	bf00      	nop
 80093fc:	20004404 	.word	0x20004404

08009400 <_free_r>:
 8009400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009402:	2900      	cmp	r1, #0
 8009404:	d044      	beq.n	8009490 <_free_r+0x90>
 8009406:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800940a:	9001      	str	r0, [sp, #4]
 800940c:	2b00      	cmp	r3, #0
 800940e:	f1a1 0404 	sub.w	r4, r1, #4
 8009412:	bfb8      	it	lt
 8009414:	18e4      	addlt	r4, r4, r3
 8009416:	f7ff ffe7 	bl	80093e8 <__malloc_lock>
 800941a:	4a1e      	ldr	r2, [pc, #120]	; (8009494 <_free_r+0x94>)
 800941c:	9801      	ldr	r0, [sp, #4]
 800941e:	6813      	ldr	r3, [r2, #0]
 8009420:	b933      	cbnz	r3, 8009430 <_free_r+0x30>
 8009422:	6063      	str	r3, [r4, #4]
 8009424:	6014      	str	r4, [r2, #0]
 8009426:	b003      	add	sp, #12
 8009428:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800942c:	f7ff bfe2 	b.w	80093f4 <__malloc_unlock>
 8009430:	42a3      	cmp	r3, r4
 8009432:	d908      	bls.n	8009446 <_free_r+0x46>
 8009434:	6825      	ldr	r5, [r4, #0]
 8009436:	1961      	adds	r1, r4, r5
 8009438:	428b      	cmp	r3, r1
 800943a:	bf01      	itttt	eq
 800943c:	6819      	ldreq	r1, [r3, #0]
 800943e:	685b      	ldreq	r3, [r3, #4]
 8009440:	1949      	addeq	r1, r1, r5
 8009442:	6021      	streq	r1, [r4, #0]
 8009444:	e7ed      	b.n	8009422 <_free_r+0x22>
 8009446:	461a      	mov	r2, r3
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	b10b      	cbz	r3, 8009450 <_free_r+0x50>
 800944c:	42a3      	cmp	r3, r4
 800944e:	d9fa      	bls.n	8009446 <_free_r+0x46>
 8009450:	6811      	ldr	r1, [r2, #0]
 8009452:	1855      	adds	r5, r2, r1
 8009454:	42a5      	cmp	r5, r4
 8009456:	d10b      	bne.n	8009470 <_free_r+0x70>
 8009458:	6824      	ldr	r4, [r4, #0]
 800945a:	4421      	add	r1, r4
 800945c:	1854      	adds	r4, r2, r1
 800945e:	42a3      	cmp	r3, r4
 8009460:	6011      	str	r1, [r2, #0]
 8009462:	d1e0      	bne.n	8009426 <_free_r+0x26>
 8009464:	681c      	ldr	r4, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	6053      	str	r3, [r2, #4]
 800946a:	4421      	add	r1, r4
 800946c:	6011      	str	r1, [r2, #0]
 800946e:	e7da      	b.n	8009426 <_free_r+0x26>
 8009470:	d902      	bls.n	8009478 <_free_r+0x78>
 8009472:	230c      	movs	r3, #12
 8009474:	6003      	str	r3, [r0, #0]
 8009476:	e7d6      	b.n	8009426 <_free_r+0x26>
 8009478:	6825      	ldr	r5, [r4, #0]
 800947a:	1961      	adds	r1, r4, r5
 800947c:	428b      	cmp	r3, r1
 800947e:	bf04      	itt	eq
 8009480:	6819      	ldreq	r1, [r3, #0]
 8009482:	685b      	ldreq	r3, [r3, #4]
 8009484:	6063      	str	r3, [r4, #4]
 8009486:	bf04      	itt	eq
 8009488:	1949      	addeq	r1, r1, r5
 800948a:	6021      	streq	r1, [r4, #0]
 800948c:	6054      	str	r4, [r2, #4]
 800948e:	e7ca      	b.n	8009426 <_free_r+0x26>
 8009490:	b003      	add	sp, #12
 8009492:	bd30      	pop	{r4, r5, pc}
 8009494:	20004408 	.word	0x20004408

08009498 <__ssputs_r>:
 8009498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800949c:	688e      	ldr	r6, [r1, #8]
 800949e:	429e      	cmp	r6, r3
 80094a0:	4682      	mov	sl, r0
 80094a2:	460c      	mov	r4, r1
 80094a4:	4690      	mov	r8, r2
 80094a6:	461f      	mov	r7, r3
 80094a8:	d838      	bhi.n	800951c <__ssputs_r+0x84>
 80094aa:	898a      	ldrh	r2, [r1, #12]
 80094ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80094b0:	d032      	beq.n	8009518 <__ssputs_r+0x80>
 80094b2:	6825      	ldr	r5, [r4, #0]
 80094b4:	6909      	ldr	r1, [r1, #16]
 80094b6:	eba5 0901 	sub.w	r9, r5, r1
 80094ba:	6965      	ldr	r5, [r4, #20]
 80094bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094c4:	3301      	adds	r3, #1
 80094c6:	444b      	add	r3, r9
 80094c8:	106d      	asrs	r5, r5, #1
 80094ca:	429d      	cmp	r5, r3
 80094cc:	bf38      	it	cc
 80094ce:	461d      	movcc	r5, r3
 80094d0:	0553      	lsls	r3, r2, #21
 80094d2:	d531      	bpl.n	8009538 <__ssputs_r+0xa0>
 80094d4:	4629      	mov	r1, r5
 80094d6:	f7ff fba3 	bl	8008c20 <_malloc_r>
 80094da:	4606      	mov	r6, r0
 80094dc:	b950      	cbnz	r0, 80094f4 <__ssputs_r+0x5c>
 80094de:	230c      	movs	r3, #12
 80094e0:	f8ca 3000 	str.w	r3, [sl]
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094ea:	81a3      	strh	r3, [r4, #12]
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295
 80094f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f4:	6921      	ldr	r1, [r4, #16]
 80094f6:	464a      	mov	r2, r9
 80094f8:	f7ff fb5b 	bl	8008bb2 <memcpy>
 80094fc:	89a3      	ldrh	r3, [r4, #12]
 80094fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009506:	81a3      	strh	r3, [r4, #12]
 8009508:	6126      	str	r6, [r4, #16]
 800950a:	6165      	str	r5, [r4, #20]
 800950c:	444e      	add	r6, r9
 800950e:	eba5 0509 	sub.w	r5, r5, r9
 8009512:	6026      	str	r6, [r4, #0]
 8009514:	60a5      	str	r5, [r4, #8]
 8009516:	463e      	mov	r6, r7
 8009518:	42be      	cmp	r6, r7
 800951a:	d900      	bls.n	800951e <__ssputs_r+0x86>
 800951c:	463e      	mov	r6, r7
 800951e:	6820      	ldr	r0, [r4, #0]
 8009520:	4632      	mov	r2, r6
 8009522:	4641      	mov	r1, r8
 8009524:	f000 fadc 	bl	8009ae0 <memmove>
 8009528:	68a3      	ldr	r3, [r4, #8]
 800952a:	1b9b      	subs	r3, r3, r6
 800952c:	60a3      	str	r3, [r4, #8]
 800952e:	6823      	ldr	r3, [r4, #0]
 8009530:	4433      	add	r3, r6
 8009532:	6023      	str	r3, [r4, #0]
 8009534:	2000      	movs	r0, #0
 8009536:	e7db      	b.n	80094f0 <__ssputs_r+0x58>
 8009538:	462a      	mov	r2, r5
 800953a:	f000 faeb 	bl	8009b14 <_realloc_r>
 800953e:	4606      	mov	r6, r0
 8009540:	2800      	cmp	r0, #0
 8009542:	d1e1      	bne.n	8009508 <__ssputs_r+0x70>
 8009544:	6921      	ldr	r1, [r4, #16]
 8009546:	4650      	mov	r0, sl
 8009548:	f7ff ff5a 	bl	8009400 <_free_r>
 800954c:	e7c7      	b.n	80094de <__ssputs_r+0x46>
	...

08009550 <_svfiprintf_r>:
 8009550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009554:	4698      	mov	r8, r3
 8009556:	898b      	ldrh	r3, [r1, #12]
 8009558:	061b      	lsls	r3, r3, #24
 800955a:	b09d      	sub	sp, #116	; 0x74
 800955c:	4607      	mov	r7, r0
 800955e:	460d      	mov	r5, r1
 8009560:	4614      	mov	r4, r2
 8009562:	d50e      	bpl.n	8009582 <_svfiprintf_r+0x32>
 8009564:	690b      	ldr	r3, [r1, #16]
 8009566:	b963      	cbnz	r3, 8009582 <_svfiprintf_r+0x32>
 8009568:	2140      	movs	r1, #64	; 0x40
 800956a:	f7ff fb59 	bl	8008c20 <_malloc_r>
 800956e:	6028      	str	r0, [r5, #0]
 8009570:	6128      	str	r0, [r5, #16]
 8009572:	b920      	cbnz	r0, 800957e <_svfiprintf_r+0x2e>
 8009574:	230c      	movs	r3, #12
 8009576:	603b      	str	r3, [r7, #0]
 8009578:	f04f 30ff 	mov.w	r0, #4294967295
 800957c:	e0d1      	b.n	8009722 <_svfiprintf_r+0x1d2>
 800957e:	2340      	movs	r3, #64	; 0x40
 8009580:	616b      	str	r3, [r5, #20]
 8009582:	2300      	movs	r3, #0
 8009584:	9309      	str	r3, [sp, #36]	; 0x24
 8009586:	2320      	movs	r3, #32
 8009588:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800958c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009590:	2330      	movs	r3, #48	; 0x30
 8009592:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800973c <_svfiprintf_r+0x1ec>
 8009596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800959a:	f04f 0901 	mov.w	r9, #1
 800959e:	4623      	mov	r3, r4
 80095a0:	469a      	mov	sl, r3
 80095a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095a6:	b10a      	cbz	r2, 80095ac <_svfiprintf_r+0x5c>
 80095a8:	2a25      	cmp	r2, #37	; 0x25
 80095aa:	d1f9      	bne.n	80095a0 <_svfiprintf_r+0x50>
 80095ac:	ebba 0b04 	subs.w	fp, sl, r4
 80095b0:	d00b      	beq.n	80095ca <_svfiprintf_r+0x7a>
 80095b2:	465b      	mov	r3, fp
 80095b4:	4622      	mov	r2, r4
 80095b6:	4629      	mov	r1, r5
 80095b8:	4638      	mov	r0, r7
 80095ba:	f7ff ff6d 	bl	8009498 <__ssputs_r>
 80095be:	3001      	adds	r0, #1
 80095c0:	f000 80aa 	beq.w	8009718 <_svfiprintf_r+0x1c8>
 80095c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095c6:	445a      	add	r2, fp
 80095c8:	9209      	str	r2, [sp, #36]	; 0x24
 80095ca:	f89a 3000 	ldrb.w	r3, [sl]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f000 80a2 	beq.w	8009718 <_svfiprintf_r+0x1c8>
 80095d4:	2300      	movs	r3, #0
 80095d6:	f04f 32ff 	mov.w	r2, #4294967295
 80095da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095de:	f10a 0a01 	add.w	sl, sl, #1
 80095e2:	9304      	str	r3, [sp, #16]
 80095e4:	9307      	str	r3, [sp, #28]
 80095e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095ea:	931a      	str	r3, [sp, #104]	; 0x68
 80095ec:	4654      	mov	r4, sl
 80095ee:	2205      	movs	r2, #5
 80095f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f4:	4851      	ldr	r0, [pc, #324]	; (800973c <_svfiprintf_r+0x1ec>)
 80095f6:	f7f6 fe03 	bl	8000200 <memchr>
 80095fa:	9a04      	ldr	r2, [sp, #16]
 80095fc:	b9d8      	cbnz	r0, 8009636 <_svfiprintf_r+0xe6>
 80095fe:	06d0      	lsls	r0, r2, #27
 8009600:	bf44      	itt	mi
 8009602:	2320      	movmi	r3, #32
 8009604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009608:	0711      	lsls	r1, r2, #28
 800960a:	bf44      	itt	mi
 800960c:	232b      	movmi	r3, #43	; 0x2b
 800960e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009612:	f89a 3000 	ldrb.w	r3, [sl]
 8009616:	2b2a      	cmp	r3, #42	; 0x2a
 8009618:	d015      	beq.n	8009646 <_svfiprintf_r+0xf6>
 800961a:	9a07      	ldr	r2, [sp, #28]
 800961c:	4654      	mov	r4, sl
 800961e:	2000      	movs	r0, #0
 8009620:	f04f 0c0a 	mov.w	ip, #10
 8009624:	4621      	mov	r1, r4
 8009626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800962a:	3b30      	subs	r3, #48	; 0x30
 800962c:	2b09      	cmp	r3, #9
 800962e:	d94e      	bls.n	80096ce <_svfiprintf_r+0x17e>
 8009630:	b1b0      	cbz	r0, 8009660 <_svfiprintf_r+0x110>
 8009632:	9207      	str	r2, [sp, #28]
 8009634:	e014      	b.n	8009660 <_svfiprintf_r+0x110>
 8009636:	eba0 0308 	sub.w	r3, r0, r8
 800963a:	fa09 f303 	lsl.w	r3, r9, r3
 800963e:	4313      	orrs	r3, r2
 8009640:	9304      	str	r3, [sp, #16]
 8009642:	46a2      	mov	sl, r4
 8009644:	e7d2      	b.n	80095ec <_svfiprintf_r+0x9c>
 8009646:	9b03      	ldr	r3, [sp, #12]
 8009648:	1d19      	adds	r1, r3, #4
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	9103      	str	r1, [sp, #12]
 800964e:	2b00      	cmp	r3, #0
 8009650:	bfbb      	ittet	lt
 8009652:	425b      	neglt	r3, r3
 8009654:	f042 0202 	orrlt.w	r2, r2, #2
 8009658:	9307      	strge	r3, [sp, #28]
 800965a:	9307      	strlt	r3, [sp, #28]
 800965c:	bfb8      	it	lt
 800965e:	9204      	strlt	r2, [sp, #16]
 8009660:	7823      	ldrb	r3, [r4, #0]
 8009662:	2b2e      	cmp	r3, #46	; 0x2e
 8009664:	d10c      	bne.n	8009680 <_svfiprintf_r+0x130>
 8009666:	7863      	ldrb	r3, [r4, #1]
 8009668:	2b2a      	cmp	r3, #42	; 0x2a
 800966a:	d135      	bne.n	80096d8 <_svfiprintf_r+0x188>
 800966c:	9b03      	ldr	r3, [sp, #12]
 800966e:	1d1a      	adds	r2, r3, #4
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	9203      	str	r2, [sp, #12]
 8009674:	2b00      	cmp	r3, #0
 8009676:	bfb8      	it	lt
 8009678:	f04f 33ff 	movlt.w	r3, #4294967295
 800967c:	3402      	adds	r4, #2
 800967e:	9305      	str	r3, [sp, #20]
 8009680:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800974c <_svfiprintf_r+0x1fc>
 8009684:	7821      	ldrb	r1, [r4, #0]
 8009686:	2203      	movs	r2, #3
 8009688:	4650      	mov	r0, sl
 800968a:	f7f6 fdb9 	bl	8000200 <memchr>
 800968e:	b140      	cbz	r0, 80096a2 <_svfiprintf_r+0x152>
 8009690:	2340      	movs	r3, #64	; 0x40
 8009692:	eba0 000a 	sub.w	r0, r0, sl
 8009696:	fa03 f000 	lsl.w	r0, r3, r0
 800969a:	9b04      	ldr	r3, [sp, #16]
 800969c:	4303      	orrs	r3, r0
 800969e:	3401      	adds	r4, #1
 80096a0:	9304      	str	r3, [sp, #16]
 80096a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a6:	4826      	ldr	r0, [pc, #152]	; (8009740 <_svfiprintf_r+0x1f0>)
 80096a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096ac:	2206      	movs	r2, #6
 80096ae:	f7f6 fda7 	bl	8000200 <memchr>
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d038      	beq.n	8009728 <_svfiprintf_r+0x1d8>
 80096b6:	4b23      	ldr	r3, [pc, #140]	; (8009744 <_svfiprintf_r+0x1f4>)
 80096b8:	bb1b      	cbnz	r3, 8009702 <_svfiprintf_r+0x1b2>
 80096ba:	9b03      	ldr	r3, [sp, #12]
 80096bc:	3307      	adds	r3, #7
 80096be:	f023 0307 	bic.w	r3, r3, #7
 80096c2:	3308      	adds	r3, #8
 80096c4:	9303      	str	r3, [sp, #12]
 80096c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096c8:	4433      	add	r3, r6
 80096ca:	9309      	str	r3, [sp, #36]	; 0x24
 80096cc:	e767      	b.n	800959e <_svfiprintf_r+0x4e>
 80096ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80096d2:	460c      	mov	r4, r1
 80096d4:	2001      	movs	r0, #1
 80096d6:	e7a5      	b.n	8009624 <_svfiprintf_r+0xd4>
 80096d8:	2300      	movs	r3, #0
 80096da:	3401      	adds	r4, #1
 80096dc:	9305      	str	r3, [sp, #20]
 80096de:	4619      	mov	r1, r3
 80096e0:	f04f 0c0a 	mov.w	ip, #10
 80096e4:	4620      	mov	r0, r4
 80096e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096ea:	3a30      	subs	r2, #48	; 0x30
 80096ec:	2a09      	cmp	r2, #9
 80096ee:	d903      	bls.n	80096f8 <_svfiprintf_r+0x1a8>
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d0c5      	beq.n	8009680 <_svfiprintf_r+0x130>
 80096f4:	9105      	str	r1, [sp, #20]
 80096f6:	e7c3      	b.n	8009680 <_svfiprintf_r+0x130>
 80096f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80096fc:	4604      	mov	r4, r0
 80096fe:	2301      	movs	r3, #1
 8009700:	e7f0      	b.n	80096e4 <_svfiprintf_r+0x194>
 8009702:	ab03      	add	r3, sp, #12
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	462a      	mov	r2, r5
 8009708:	4b0f      	ldr	r3, [pc, #60]	; (8009748 <_svfiprintf_r+0x1f8>)
 800970a:	a904      	add	r1, sp, #16
 800970c:	4638      	mov	r0, r7
 800970e:	f3af 8000 	nop.w
 8009712:	1c42      	adds	r2, r0, #1
 8009714:	4606      	mov	r6, r0
 8009716:	d1d6      	bne.n	80096c6 <_svfiprintf_r+0x176>
 8009718:	89ab      	ldrh	r3, [r5, #12]
 800971a:	065b      	lsls	r3, r3, #25
 800971c:	f53f af2c 	bmi.w	8009578 <_svfiprintf_r+0x28>
 8009720:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009722:	b01d      	add	sp, #116	; 0x74
 8009724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009728:	ab03      	add	r3, sp, #12
 800972a:	9300      	str	r3, [sp, #0]
 800972c:	462a      	mov	r2, r5
 800972e:	4b06      	ldr	r3, [pc, #24]	; (8009748 <_svfiprintf_r+0x1f8>)
 8009730:	a904      	add	r1, sp, #16
 8009732:	4638      	mov	r0, r7
 8009734:	f000 f87a 	bl	800982c <_printf_i>
 8009738:	e7eb      	b.n	8009712 <_svfiprintf_r+0x1c2>
 800973a:	bf00      	nop
 800973c:	08009f24 	.word	0x08009f24
 8009740:	08009f2e 	.word	0x08009f2e
 8009744:	00000000 	.word	0x00000000
 8009748:	08009499 	.word	0x08009499
 800974c:	08009f2a 	.word	0x08009f2a

08009750 <_printf_common>:
 8009750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009754:	4616      	mov	r6, r2
 8009756:	4699      	mov	r9, r3
 8009758:	688a      	ldr	r2, [r1, #8]
 800975a:	690b      	ldr	r3, [r1, #16]
 800975c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009760:	4293      	cmp	r3, r2
 8009762:	bfb8      	it	lt
 8009764:	4613      	movlt	r3, r2
 8009766:	6033      	str	r3, [r6, #0]
 8009768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800976c:	4607      	mov	r7, r0
 800976e:	460c      	mov	r4, r1
 8009770:	b10a      	cbz	r2, 8009776 <_printf_common+0x26>
 8009772:	3301      	adds	r3, #1
 8009774:	6033      	str	r3, [r6, #0]
 8009776:	6823      	ldr	r3, [r4, #0]
 8009778:	0699      	lsls	r1, r3, #26
 800977a:	bf42      	ittt	mi
 800977c:	6833      	ldrmi	r3, [r6, #0]
 800977e:	3302      	addmi	r3, #2
 8009780:	6033      	strmi	r3, [r6, #0]
 8009782:	6825      	ldr	r5, [r4, #0]
 8009784:	f015 0506 	ands.w	r5, r5, #6
 8009788:	d106      	bne.n	8009798 <_printf_common+0x48>
 800978a:	f104 0a19 	add.w	sl, r4, #25
 800978e:	68e3      	ldr	r3, [r4, #12]
 8009790:	6832      	ldr	r2, [r6, #0]
 8009792:	1a9b      	subs	r3, r3, r2
 8009794:	42ab      	cmp	r3, r5
 8009796:	dc26      	bgt.n	80097e6 <_printf_common+0x96>
 8009798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800979c:	1e13      	subs	r3, r2, #0
 800979e:	6822      	ldr	r2, [r4, #0]
 80097a0:	bf18      	it	ne
 80097a2:	2301      	movne	r3, #1
 80097a4:	0692      	lsls	r2, r2, #26
 80097a6:	d42b      	bmi.n	8009800 <_printf_common+0xb0>
 80097a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80097ac:	4649      	mov	r1, r9
 80097ae:	4638      	mov	r0, r7
 80097b0:	47c0      	blx	r8
 80097b2:	3001      	adds	r0, #1
 80097b4:	d01e      	beq.n	80097f4 <_printf_common+0xa4>
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	68e5      	ldr	r5, [r4, #12]
 80097ba:	6832      	ldr	r2, [r6, #0]
 80097bc:	f003 0306 	and.w	r3, r3, #6
 80097c0:	2b04      	cmp	r3, #4
 80097c2:	bf08      	it	eq
 80097c4:	1aad      	subeq	r5, r5, r2
 80097c6:	68a3      	ldr	r3, [r4, #8]
 80097c8:	6922      	ldr	r2, [r4, #16]
 80097ca:	bf0c      	ite	eq
 80097cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097d0:	2500      	movne	r5, #0
 80097d2:	4293      	cmp	r3, r2
 80097d4:	bfc4      	itt	gt
 80097d6:	1a9b      	subgt	r3, r3, r2
 80097d8:	18ed      	addgt	r5, r5, r3
 80097da:	2600      	movs	r6, #0
 80097dc:	341a      	adds	r4, #26
 80097de:	42b5      	cmp	r5, r6
 80097e0:	d11a      	bne.n	8009818 <_printf_common+0xc8>
 80097e2:	2000      	movs	r0, #0
 80097e4:	e008      	b.n	80097f8 <_printf_common+0xa8>
 80097e6:	2301      	movs	r3, #1
 80097e8:	4652      	mov	r2, sl
 80097ea:	4649      	mov	r1, r9
 80097ec:	4638      	mov	r0, r7
 80097ee:	47c0      	blx	r8
 80097f0:	3001      	adds	r0, #1
 80097f2:	d103      	bne.n	80097fc <_printf_common+0xac>
 80097f4:	f04f 30ff 	mov.w	r0, #4294967295
 80097f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fc:	3501      	adds	r5, #1
 80097fe:	e7c6      	b.n	800978e <_printf_common+0x3e>
 8009800:	18e1      	adds	r1, r4, r3
 8009802:	1c5a      	adds	r2, r3, #1
 8009804:	2030      	movs	r0, #48	; 0x30
 8009806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800980a:	4422      	add	r2, r4
 800980c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009814:	3302      	adds	r3, #2
 8009816:	e7c7      	b.n	80097a8 <_printf_common+0x58>
 8009818:	2301      	movs	r3, #1
 800981a:	4622      	mov	r2, r4
 800981c:	4649      	mov	r1, r9
 800981e:	4638      	mov	r0, r7
 8009820:	47c0      	blx	r8
 8009822:	3001      	adds	r0, #1
 8009824:	d0e6      	beq.n	80097f4 <_printf_common+0xa4>
 8009826:	3601      	adds	r6, #1
 8009828:	e7d9      	b.n	80097de <_printf_common+0x8e>
	...

0800982c <_printf_i>:
 800982c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009830:	7e0f      	ldrb	r7, [r1, #24]
 8009832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009834:	2f78      	cmp	r7, #120	; 0x78
 8009836:	4691      	mov	r9, r2
 8009838:	4680      	mov	r8, r0
 800983a:	460c      	mov	r4, r1
 800983c:	469a      	mov	sl, r3
 800983e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009842:	d807      	bhi.n	8009854 <_printf_i+0x28>
 8009844:	2f62      	cmp	r7, #98	; 0x62
 8009846:	d80a      	bhi.n	800985e <_printf_i+0x32>
 8009848:	2f00      	cmp	r7, #0
 800984a:	f000 80d8 	beq.w	80099fe <_printf_i+0x1d2>
 800984e:	2f58      	cmp	r7, #88	; 0x58
 8009850:	f000 80a3 	beq.w	800999a <_printf_i+0x16e>
 8009854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800985c:	e03a      	b.n	80098d4 <_printf_i+0xa8>
 800985e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009862:	2b15      	cmp	r3, #21
 8009864:	d8f6      	bhi.n	8009854 <_printf_i+0x28>
 8009866:	a101      	add	r1, pc, #4	; (adr r1, 800986c <_printf_i+0x40>)
 8009868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800986c:	080098c5 	.word	0x080098c5
 8009870:	080098d9 	.word	0x080098d9
 8009874:	08009855 	.word	0x08009855
 8009878:	08009855 	.word	0x08009855
 800987c:	08009855 	.word	0x08009855
 8009880:	08009855 	.word	0x08009855
 8009884:	080098d9 	.word	0x080098d9
 8009888:	08009855 	.word	0x08009855
 800988c:	08009855 	.word	0x08009855
 8009890:	08009855 	.word	0x08009855
 8009894:	08009855 	.word	0x08009855
 8009898:	080099e5 	.word	0x080099e5
 800989c:	08009909 	.word	0x08009909
 80098a0:	080099c7 	.word	0x080099c7
 80098a4:	08009855 	.word	0x08009855
 80098a8:	08009855 	.word	0x08009855
 80098ac:	08009a07 	.word	0x08009a07
 80098b0:	08009855 	.word	0x08009855
 80098b4:	08009909 	.word	0x08009909
 80098b8:	08009855 	.word	0x08009855
 80098bc:	08009855 	.word	0x08009855
 80098c0:	080099cf 	.word	0x080099cf
 80098c4:	682b      	ldr	r3, [r5, #0]
 80098c6:	1d1a      	adds	r2, r3, #4
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	602a      	str	r2, [r5, #0]
 80098cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098d4:	2301      	movs	r3, #1
 80098d6:	e0a3      	b.n	8009a20 <_printf_i+0x1f4>
 80098d8:	6820      	ldr	r0, [r4, #0]
 80098da:	6829      	ldr	r1, [r5, #0]
 80098dc:	0606      	lsls	r6, r0, #24
 80098de:	f101 0304 	add.w	r3, r1, #4
 80098e2:	d50a      	bpl.n	80098fa <_printf_i+0xce>
 80098e4:	680e      	ldr	r6, [r1, #0]
 80098e6:	602b      	str	r3, [r5, #0]
 80098e8:	2e00      	cmp	r6, #0
 80098ea:	da03      	bge.n	80098f4 <_printf_i+0xc8>
 80098ec:	232d      	movs	r3, #45	; 0x2d
 80098ee:	4276      	negs	r6, r6
 80098f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098f4:	485e      	ldr	r0, [pc, #376]	; (8009a70 <_printf_i+0x244>)
 80098f6:	230a      	movs	r3, #10
 80098f8:	e019      	b.n	800992e <_printf_i+0x102>
 80098fa:	680e      	ldr	r6, [r1, #0]
 80098fc:	602b      	str	r3, [r5, #0]
 80098fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009902:	bf18      	it	ne
 8009904:	b236      	sxthne	r6, r6
 8009906:	e7ef      	b.n	80098e8 <_printf_i+0xbc>
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	6820      	ldr	r0, [r4, #0]
 800990c:	1d19      	adds	r1, r3, #4
 800990e:	6029      	str	r1, [r5, #0]
 8009910:	0601      	lsls	r1, r0, #24
 8009912:	d501      	bpl.n	8009918 <_printf_i+0xec>
 8009914:	681e      	ldr	r6, [r3, #0]
 8009916:	e002      	b.n	800991e <_printf_i+0xf2>
 8009918:	0646      	lsls	r6, r0, #25
 800991a:	d5fb      	bpl.n	8009914 <_printf_i+0xe8>
 800991c:	881e      	ldrh	r6, [r3, #0]
 800991e:	4854      	ldr	r0, [pc, #336]	; (8009a70 <_printf_i+0x244>)
 8009920:	2f6f      	cmp	r7, #111	; 0x6f
 8009922:	bf0c      	ite	eq
 8009924:	2308      	moveq	r3, #8
 8009926:	230a      	movne	r3, #10
 8009928:	2100      	movs	r1, #0
 800992a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800992e:	6865      	ldr	r5, [r4, #4]
 8009930:	60a5      	str	r5, [r4, #8]
 8009932:	2d00      	cmp	r5, #0
 8009934:	bfa2      	ittt	ge
 8009936:	6821      	ldrge	r1, [r4, #0]
 8009938:	f021 0104 	bicge.w	r1, r1, #4
 800993c:	6021      	strge	r1, [r4, #0]
 800993e:	b90e      	cbnz	r6, 8009944 <_printf_i+0x118>
 8009940:	2d00      	cmp	r5, #0
 8009942:	d04d      	beq.n	80099e0 <_printf_i+0x1b4>
 8009944:	4615      	mov	r5, r2
 8009946:	fbb6 f1f3 	udiv	r1, r6, r3
 800994a:	fb03 6711 	mls	r7, r3, r1, r6
 800994e:	5dc7      	ldrb	r7, [r0, r7]
 8009950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009954:	4637      	mov	r7, r6
 8009956:	42bb      	cmp	r3, r7
 8009958:	460e      	mov	r6, r1
 800995a:	d9f4      	bls.n	8009946 <_printf_i+0x11a>
 800995c:	2b08      	cmp	r3, #8
 800995e:	d10b      	bne.n	8009978 <_printf_i+0x14c>
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	07de      	lsls	r6, r3, #31
 8009964:	d508      	bpl.n	8009978 <_printf_i+0x14c>
 8009966:	6923      	ldr	r3, [r4, #16]
 8009968:	6861      	ldr	r1, [r4, #4]
 800996a:	4299      	cmp	r1, r3
 800996c:	bfde      	ittt	le
 800996e:	2330      	movle	r3, #48	; 0x30
 8009970:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009974:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009978:	1b52      	subs	r2, r2, r5
 800997a:	6122      	str	r2, [r4, #16]
 800997c:	f8cd a000 	str.w	sl, [sp]
 8009980:	464b      	mov	r3, r9
 8009982:	aa03      	add	r2, sp, #12
 8009984:	4621      	mov	r1, r4
 8009986:	4640      	mov	r0, r8
 8009988:	f7ff fee2 	bl	8009750 <_printf_common>
 800998c:	3001      	adds	r0, #1
 800998e:	d14c      	bne.n	8009a2a <_printf_i+0x1fe>
 8009990:	f04f 30ff 	mov.w	r0, #4294967295
 8009994:	b004      	add	sp, #16
 8009996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800999a:	4835      	ldr	r0, [pc, #212]	; (8009a70 <_printf_i+0x244>)
 800999c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80099a0:	6829      	ldr	r1, [r5, #0]
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80099a8:	6029      	str	r1, [r5, #0]
 80099aa:	061d      	lsls	r5, r3, #24
 80099ac:	d514      	bpl.n	80099d8 <_printf_i+0x1ac>
 80099ae:	07df      	lsls	r7, r3, #31
 80099b0:	bf44      	itt	mi
 80099b2:	f043 0320 	orrmi.w	r3, r3, #32
 80099b6:	6023      	strmi	r3, [r4, #0]
 80099b8:	b91e      	cbnz	r6, 80099c2 <_printf_i+0x196>
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	f023 0320 	bic.w	r3, r3, #32
 80099c0:	6023      	str	r3, [r4, #0]
 80099c2:	2310      	movs	r3, #16
 80099c4:	e7b0      	b.n	8009928 <_printf_i+0xfc>
 80099c6:	6823      	ldr	r3, [r4, #0]
 80099c8:	f043 0320 	orr.w	r3, r3, #32
 80099cc:	6023      	str	r3, [r4, #0]
 80099ce:	2378      	movs	r3, #120	; 0x78
 80099d0:	4828      	ldr	r0, [pc, #160]	; (8009a74 <_printf_i+0x248>)
 80099d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80099d6:	e7e3      	b.n	80099a0 <_printf_i+0x174>
 80099d8:	0659      	lsls	r1, r3, #25
 80099da:	bf48      	it	mi
 80099dc:	b2b6      	uxthmi	r6, r6
 80099de:	e7e6      	b.n	80099ae <_printf_i+0x182>
 80099e0:	4615      	mov	r5, r2
 80099e2:	e7bb      	b.n	800995c <_printf_i+0x130>
 80099e4:	682b      	ldr	r3, [r5, #0]
 80099e6:	6826      	ldr	r6, [r4, #0]
 80099e8:	6961      	ldr	r1, [r4, #20]
 80099ea:	1d18      	adds	r0, r3, #4
 80099ec:	6028      	str	r0, [r5, #0]
 80099ee:	0635      	lsls	r5, r6, #24
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	d501      	bpl.n	80099f8 <_printf_i+0x1cc>
 80099f4:	6019      	str	r1, [r3, #0]
 80099f6:	e002      	b.n	80099fe <_printf_i+0x1d2>
 80099f8:	0670      	lsls	r0, r6, #25
 80099fa:	d5fb      	bpl.n	80099f4 <_printf_i+0x1c8>
 80099fc:	8019      	strh	r1, [r3, #0]
 80099fe:	2300      	movs	r3, #0
 8009a00:	6123      	str	r3, [r4, #16]
 8009a02:	4615      	mov	r5, r2
 8009a04:	e7ba      	b.n	800997c <_printf_i+0x150>
 8009a06:	682b      	ldr	r3, [r5, #0]
 8009a08:	1d1a      	adds	r2, r3, #4
 8009a0a:	602a      	str	r2, [r5, #0]
 8009a0c:	681d      	ldr	r5, [r3, #0]
 8009a0e:	6862      	ldr	r2, [r4, #4]
 8009a10:	2100      	movs	r1, #0
 8009a12:	4628      	mov	r0, r5
 8009a14:	f7f6 fbf4 	bl	8000200 <memchr>
 8009a18:	b108      	cbz	r0, 8009a1e <_printf_i+0x1f2>
 8009a1a:	1b40      	subs	r0, r0, r5
 8009a1c:	6060      	str	r0, [r4, #4]
 8009a1e:	6863      	ldr	r3, [r4, #4]
 8009a20:	6123      	str	r3, [r4, #16]
 8009a22:	2300      	movs	r3, #0
 8009a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a28:	e7a8      	b.n	800997c <_printf_i+0x150>
 8009a2a:	6923      	ldr	r3, [r4, #16]
 8009a2c:	462a      	mov	r2, r5
 8009a2e:	4649      	mov	r1, r9
 8009a30:	4640      	mov	r0, r8
 8009a32:	47d0      	blx	sl
 8009a34:	3001      	adds	r0, #1
 8009a36:	d0ab      	beq.n	8009990 <_printf_i+0x164>
 8009a38:	6823      	ldr	r3, [r4, #0]
 8009a3a:	079b      	lsls	r3, r3, #30
 8009a3c:	d413      	bmi.n	8009a66 <_printf_i+0x23a>
 8009a3e:	68e0      	ldr	r0, [r4, #12]
 8009a40:	9b03      	ldr	r3, [sp, #12]
 8009a42:	4298      	cmp	r0, r3
 8009a44:	bfb8      	it	lt
 8009a46:	4618      	movlt	r0, r3
 8009a48:	e7a4      	b.n	8009994 <_printf_i+0x168>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	4632      	mov	r2, r6
 8009a4e:	4649      	mov	r1, r9
 8009a50:	4640      	mov	r0, r8
 8009a52:	47d0      	blx	sl
 8009a54:	3001      	adds	r0, #1
 8009a56:	d09b      	beq.n	8009990 <_printf_i+0x164>
 8009a58:	3501      	adds	r5, #1
 8009a5a:	68e3      	ldr	r3, [r4, #12]
 8009a5c:	9903      	ldr	r1, [sp, #12]
 8009a5e:	1a5b      	subs	r3, r3, r1
 8009a60:	42ab      	cmp	r3, r5
 8009a62:	dcf2      	bgt.n	8009a4a <_printf_i+0x21e>
 8009a64:	e7eb      	b.n	8009a3e <_printf_i+0x212>
 8009a66:	2500      	movs	r5, #0
 8009a68:	f104 0619 	add.w	r6, r4, #25
 8009a6c:	e7f5      	b.n	8009a5a <_printf_i+0x22e>
 8009a6e:	bf00      	nop
 8009a70:	08009f35 	.word	0x08009f35
 8009a74:	08009f46 	.word	0x08009f46

08009a78 <_read_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4d07      	ldr	r5, [pc, #28]	; (8009a98 <_read_r+0x20>)
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	4608      	mov	r0, r1
 8009a80:	4611      	mov	r1, r2
 8009a82:	2200      	movs	r2, #0
 8009a84:	602a      	str	r2, [r5, #0]
 8009a86:	461a      	mov	r2, r3
 8009a88:	f7f7 feac 	bl	80017e4 <_read>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_read_r+0x1e>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_read_r+0x1e>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20004410 	.word	0x20004410

08009a9c <_fstat_r>:
 8009a9c:	b538      	push	{r3, r4, r5, lr}
 8009a9e:	4d07      	ldr	r5, [pc, #28]	; (8009abc <_fstat_r+0x20>)
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	4608      	mov	r0, r1
 8009aa6:	4611      	mov	r1, r2
 8009aa8:	602b      	str	r3, [r5, #0]
 8009aaa:	f7f7 fee0 	bl	800186e <_fstat>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	d102      	bne.n	8009ab8 <_fstat_r+0x1c>
 8009ab2:	682b      	ldr	r3, [r5, #0]
 8009ab4:	b103      	cbz	r3, 8009ab8 <_fstat_r+0x1c>
 8009ab6:	6023      	str	r3, [r4, #0]
 8009ab8:	bd38      	pop	{r3, r4, r5, pc}
 8009aba:	bf00      	nop
 8009abc:	20004410 	.word	0x20004410

08009ac0 <_isatty_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d06      	ldr	r5, [pc, #24]	; (8009adc <_isatty_r+0x1c>)
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	602b      	str	r3, [r5, #0]
 8009acc:	f7f7 fedf 	bl	800188e <_isatty>
 8009ad0:	1c43      	adds	r3, r0, #1
 8009ad2:	d102      	bne.n	8009ada <_isatty_r+0x1a>
 8009ad4:	682b      	ldr	r3, [r5, #0]
 8009ad6:	b103      	cbz	r3, 8009ada <_isatty_r+0x1a>
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	bd38      	pop	{r3, r4, r5, pc}
 8009adc:	20004410 	.word	0x20004410

08009ae0 <memmove>:
 8009ae0:	4288      	cmp	r0, r1
 8009ae2:	b510      	push	{r4, lr}
 8009ae4:	eb01 0402 	add.w	r4, r1, r2
 8009ae8:	d902      	bls.n	8009af0 <memmove+0x10>
 8009aea:	4284      	cmp	r4, r0
 8009aec:	4623      	mov	r3, r4
 8009aee:	d807      	bhi.n	8009b00 <memmove+0x20>
 8009af0:	1e43      	subs	r3, r0, #1
 8009af2:	42a1      	cmp	r1, r4
 8009af4:	d008      	beq.n	8009b08 <memmove+0x28>
 8009af6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009afa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009afe:	e7f8      	b.n	8009af2 <memmove+0x12>
 8009b00:	4402      	add	r2, r0
 8009b02:	4601      	mov	r1, r0
 8009b04:	428a      	cmp	r2, r1
 8009b06:	d100      	bne.n	8009b0a <memmove+0x2a>
 8009b08:	bd10      	pop	{r4, pc}
 8009b0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b12:	e7f7      	b.n	8009b04 <memmove+0x24>

08009b14 <_realloc_r>:
 8009b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b18:	4680      	mov	r8, r0
 8009b1a:	4614      	mov	r4, r2
 8009b1c:	460e      	mov	r6, r1
 8009b1e:	b921      	cbnz	r1, 8009b2a <_realloc_r+0x16>
 8009b20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b24:	4611      	mov	r1, r2
 8009b26:	f7ff b87b 	b.w	8008c20 <_malloc_r>
 8009b2a:	b92a      	cbnz	r2, 8009b38 <_realloc_r+0x24>
 8009b2c:	f7ff fc68 	bl	8009400 <_free_r>
 8009b30:	4625      	mov	r5, r4
 8009b32:	4628      	mov	r0, r5
 8009b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b38:	f000 f81b 	bl	8009b72 <_malloc_usable_size_r>
 8009b3c:	4284      	cmp	r4, r0
 8009b3e:	4607      	mov	r7, r0
 8009b40:	d802      	bhi.n	8009b48 <_realloc_r+0x34>
 8009b42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b46:	d812      	bhi.n	8009b6e <_realloc_r+0x5a>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	4640      	mov	r0, r8
 8009b4c:	f7ff f868 	bl	8008c20 <_malloc_r>
 8009b50:	4605      	mov	r5, r0
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d0ed      	beq.n	8009b32 <_realloc_r+0x1e>
 8009b56:	42bc      	cmp	r4, r7
 8009b58:	4622      	mov	r2, r4
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	bf28      	it	cs
 8009b5e:	463a      	movcs	r2, r7
 8009b60:	f7ff f827 	bl	8008bb2 <memcpy>
 8009b64:	4631      	mov	r1, r6
 8009b66:	4640      	mov	r0, r8
 8009b68:	f7ff fc4a 	bl	8009400 <_free_r>
 8009b6c:	e7e1      	b.n	8009b32 <_realloc_r+0x1e>
 8009b6e:	4635      	mov	r5, r6
 8009b70:	e7df      	b.n	8009b32 <_realloc_r+0x1e>

08009b72 <_malloc_usable_size_r>:
 8009b72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b76:	1f18      	subs	r0, r3, #4
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	bfbc      	itt	lt
 8009b7c:	580b      	ldrlt	r3, [r1, r0]
 8009b7e:	18c0      	addlt	r0, r0, r3
 8009b80:	4770      	bx	lr
	...

08009b84 <_init>:
 8009b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b86:	bf00      	nop
 8009b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b8a:	bc08      	pop	{r3}
 8009b8c:	469e      	mov	lr, r3
 8009b8e:	4770      	bx	lr

08009b90 <_fini>:
 8009b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b92:	bf00      	nop
 8009b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b96:	bc08      	pop	{r3}
 8009b98:	469e      	mov	lr, r3
 8009b9a:	4770      	bx	lr
