{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "5285@license " "Can't contact license server \"5285@license\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1688682330399 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "5285@license.lme.usp.br " "Can't contact license server \"5285@license.lme.usp.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1688682330507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688682330510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688682330511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 19:25:30 2023 " "Processing started: Thu Jul 06 19:25:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688682330511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682330511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682330511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688682331530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688682331530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank_disc-arch " "Found design unit 1: reg_bank_disc-arch" {  } { { "reg_bank_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg_bank_disc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339815 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank_disc " "Found entity 1: reg_bank_disc" {  } { { "reg_bank_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg_bank_disc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339824 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339834 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-structural " "Found design unit 1: rand_num-structural" {  } { { "rand_num.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339842 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "rand_num.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/rand_num.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc-arch " "Found design unit 1: num_gen_disc-arch" {  } { { "num_gen_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/num_gen_disc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339852 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc " "Found entity 1: num_gen_disc" {  } { { "num_gen_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/num_gen_disc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-lfsr_arch " "Found design unit 1: lfsr-lfsr_arch" {  } { { "lfsr.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/lfsr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339869 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_reg-arch " "Found design unit 1: d_reg-arch" {  } { { "d_reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/d_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339878 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_reg " "Found entity 1: d_reg" {  } { { "d_reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/d_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "disc_datapath.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339886 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "disc_datapath.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_control-arch " "Found design unit 1: disc_control-arch" {  } { { "disc_control.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339896 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_control " "Found entity 1: disc_control" {  } { { "disc_control.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disciple_circuit-arch " "Found design unit 1: disciple_circuit-arch" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339905 ""} { "Info" "ISGN_ENTITY_NAME" "1 disciple_circuit " "Found entity 1: disciple_circuit" {  } { { "disciple_circuit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disciple_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf_disc-arch " "Found design unit 1: coll_ovf_disc-arch" {  } { { "coll_ovf_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/coll_ovf_disc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339914 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf_disc " "Found entity 1: coll_ovf_disc" {  } { { "coll_ovf_disc.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/coll_ovf_disc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/code_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339923 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/code_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688682339923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682339923 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "alu disc_datapath.vhd(137) " "VHDL error at disc_datapath.vhd(137): object \"alu\" is used but not declared" {  } { { "disc_datapath.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/GitHub/PSI3451/aula_13/disc_datapath.vhd" 137 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1688682339926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688682340041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 06 19:25:40 2023 " "Processing ended: Thu Jul 06 19:25:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688682340041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688682340041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688682340041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688682340041 ""}
