/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 440 256)
	(text "vid_osd_generator" (rect 5 0 80 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "pc_ena[3..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "pc_ena[3..0]" (rect 21 43 70 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "hde_in" (rect 0 0 25 12)(font "Arial" ))
		(text "hde_in" (rect 21 59 46 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "vde_in" (rect 0 0 27 12)(font "Arial" ))
		(text "vde_in" (rect 21 75 48 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "hs_in" (rect 0 0 21 12)(font "Arial" ))
		(text "hs_in" (rect 21 91 42 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "vs_in" (rect 0 0 22 12)(font "Arial" ))
		(text "vs_in" (rect 21 107 43 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "host_clk" (rect 0 0 33 12)(font "Arial" ))
		(text "host_clk" (rect 21 123 54 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "host_wr_ena" (rect 0 0 51 12)(font "Arial" ))
		(text "host_wr_ena" (rect 21 139 72 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "host_addr[19..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "host_addr[19..0]" (rect 21 155 84 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "host_wr_data[7..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "host_wr_data[7..0]" (rect 21 171 95 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "GPU_HW_Control_regs[0..2**HW_REGS_SIZE-1][7..0]" (rect 0 0 227 12)(font "Arial" ))
		(text "GPU_HW_Control_regs[0..2**HW_REGS_SIZE-1][7..0]" (rect 21 187 248 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "HV_triggers_in[47..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "HV_triggers_in[47..0]" (rect 21 203 109 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 424 32)
		(output)
		(text "osd_ena_out" (rect 0 0 51 12)(font "Arial" ))
		(text "osd_ena_out" (rect 352 27 403 39)(font "Arial" ))
		(line (pt 424 32)(pt 408 32)(line_width 1))
	)
	(port
		(pt 424 48)
		(output)
		(text "osd_image" (rect 0 0 43 12)(font "Arial" ))
		(text "osd_image" (rect 360 43 403 55)(font "Arial" ))
		(line (pt 424 48)(pt 408 48)(line_width 1))
	)
	(port
		(pt 424 64)
		(output)
		(text "hde_out" (rect 0 0 31 12)(font "Arial" ))
		(text "hde_out" (rect 372 59 403 71)(font "Arial" ))
		(line (pt 424 64)(pt 408 64)(line_width 1))
	)
	(port
		(pt 424 80)
		(output)
		(text "vde_out" (rect 0 0 33 12)(font "Arial" ))
		(text "vde_out" (rect 370 75 403 87)(font "Arial" ))
		(line (pt 424 80)(pt 408 80)(line_width 1))
	)
	(port
		(pt 424 96)
		(output)
		(text "hs_out" (rect 0 0 27 12)(font "Arial" ))
		(text "hs_out" (rect 376 91 403 103)(font "Arial" ))
		(line (pt 424 96)(pt 408 96)(line_width 1))
	)
	(port
		(pt 424 112)
		(output)
		(text "vs_out" (rect 0 0 28 12)(font "Arial" ))
		(text "vs_out" (rect 375 107 403 119)(font "Arial" ))
		(line (pt 424 112)(pt 408 112)(line_width 1))
	)
	(port
		(pt 424 128)
		(output)
		(text "host_rd_data[7..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "host_rd_data[7..0]" (rect 330 123 403 135)(font "Arial" ))
		(line (pt 424 128)(pt 408 128)(line_width 3))
	)
	(port
		(pt 424 144)
		(output)
		(text "HV_triggers_out[47..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "HV_triggers_out[47..0]" (rect 309 139 403 151)(font "Arial" ))
		(line (pt 424 144)(pt 408 144)(line_width 3))
	)
	(parameter
		"PIPE_DELAY"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"FONT_8x16"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HW_REGS_SIZE"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 408 224)(line_width 1))
	)
	(annotation_block (parameter)(rect 440 -64 540 16))
)
