/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Enum Values                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace MSP430 {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    ADC16mi	= 17,
    ADC16mm	= 18,
    ADC16mr	= 19,
    ADC16ri	= 20,
    ADC16rm	= 21,
    ADC16rr	= 22,
    ADC8mi	= 23,
    ADC8mm	= 24,
    ADC8mr	= 25,
    ADC8ri	= 26,
    ADC8rm	= 27,
    ADC8rr	= 28,
    ADD16mi	= 29,
    ADD16mm	= 30,
    ADD16mr	= 31,
    ADD16ri	= 32,
    ADD16rm	= 33,
    ADD16rm_POST	= 34,
    ADD16rr	= 35,
    ADD8mi	= 36,
    ADD8mm	= 37,
    ADD8mr	= 38,
    ADD8ri	= 39,
    ADD8rm	= 40,
    ADD8rm_POST	= 41,
    ADD8rr	= 42,
    ADJCALLSTACKDOWN	= 43,
    ADJCALLSTACKUP	= 44,
    AND16mi	= 45,
    AND16mm	= 46,
    AND16mr	= 47,
    AND16ri	= 48,
    AND16rm	= 49,
    AND16rm_POST	= 50,
    AND16rr	= 51,
    AND8mi	= 52,
    AND8mm	= 53,
    AND8mr	= 54,
    AND8ri	= 55,
    AND8rm	= 56,
    AND8rm_POST	= 57,
    AND8rr	= 58,
    BIC16mm	= 59,
    BIC16mr	= 60,
    BIC16rm	= 61,
    BIC16rr	= 62,
    BIC8mm	= 63,
    BIC8mr	= 64,
    BIC8rm	= 65,
    BIC8rr	= 66,
    BIT16mi	= 67,
    BIT16mm	= 68,
    BIT16mr	= 69,
    BIT16ri	= 70,
    BIT16rm	= 71,
    BIT16rr	= 72,
    BIT8mi	= 73,
    BIT8mm	= 74,
    BIT8mr	= 75,
    BIT8ri	= 76,
    BIT8rm	= 77,
    BIT8rr	= 78,
    Bi	= 79,
    Bm	= 80,
    Br	= 81,
    CALLi	= 82,
    CALLm	= 83,
    CALLr	= 84,
    CMP16mi	= 85,
    CMP16mr	= 86,
    CMP16ri	= 87,
    CMP16rm	= 88,
    CMP16rr	= 89,
    CMP8mi	= 90,
    CMP8mr	= 91,
    CMP8ri	= 92,
    CMP8rm	= 93,
    CMP8rr	= 94,
    JCC	= 95,
    JMP	= 96,
    MOV16mi	= 97,
    MOV16mm	= 98,
    MOV16mr	= 99,
    MOV16ri	= 100,
    MOV16rm	= 101,
    MOV16rm_POST	= 102,
    MOV16rr	= 103,
    MOV8mi	= 104,
    MOV8mm	= 105,
    MOV8mr	= 106,
    MOV8ri	= 107,
    MOV8rm	= 108,
    MOV8rm_POST	= 109,
    MOV8rr	= 110,
    MOVZX16rm8	= 111,
    MOVZX16rr8	= 112,
    NOP	= 113,
    OR16mi	= 114,
    OR16mm	= 115,
    OR16mr	= 116,
    OR16ri	= 117,
    OR16rm	= 118,
    OR16rm_POST	= 119,
    OR16rr	= 120,
    OR8mi	= 121,
    OR8mm	= 122,
    OR8mr	= 123,
    OR8ri	= 124,
    OR8rm	= 125,
    OR8rm_POST	= 126,
    OR8rr	= 127,
    POP16r	= 128,
    PUSH16r	= 129,
    RET	= 130,
    RETI	= 131,
    SAR16r1	= 132,
    SAR16r1c	= 133,
    SAR8r1	= 134,
    SAR8r1c	= 135,
    SBC16mi	= 136,
    SBC16mm	= 137,
    SBC16mr	= 138,
    SBC16ri	= 139,
    SBC16rm	= 140,
    SBC16rr	= 141,
    SBC8mi	= 142,
    SBC8mm	= 143,
    SBC8mr	= 144,
    SBC8ri	= 145,
    SBC8rm	= 146,
    SBC8rr	= 147,
    SEXT16r	= 148,
    SHL16r1	= 149,
    SHL8r1	= 150,
    SUB16mi	= 151,
    SUB16mm	= 152,
    SUB16mr	= 153,
    SUB16ri	= 154,
    SUB16rm	= 155,
    SUB16rm_POST	= 156,
    SUB16rr	= 157,
    SUB8mi	= 158,
    SUB8mm	= 159,
    SUB8mr	= 160,
    SUB8ri	= 161,
    SUB8rm	= 162,
    SUB8rm_POST	= 163,
    SUB8rr	= 164,
    SWPB16r	= 165,
    Select16	= 166,
    Select8	= 167,
    Shl16	= 168,
    Shl8	= 169,
    Sra16	= 170,
    Sra8	= 171,
    Srl16	= 172,
    Srl8	= 173,
    XOR16mi	= 174,
    XOR16mm	= 175,
    XOR16mr	= 176,
    XOR16ri	= 177,
    XOR16rm	= 178,
    XOR16rm_POST	= 179,
    XOR16rr	= 180,
    XOR8mi	= 181,
    XOR8mm	= 182,
    XOR8mr	= 183,
    XOR8ri	= 184,
    XOR8rm	= 185,
    XOR8rm_POST	= 186,
    XOR8rr	= 187,
    ZEXT16r	= 188,
    INSTRUCTION_LIST_END = 189
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Descriptors                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { MSP430::SRW, 0 };
static const uint16_t ImplicitList2[] = { MSP430::SPW, 0 };
static const uint16_t ImplicitList3[] = { MSP430::SPW, MSP430::SRW, 0 };
static const uint16_t ImplicitList4[] = { MSP430::R12W, MSP430::R13W, MSP430::R14W, MSP430::R15W, MSP430::SRW, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo19[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo30[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo31[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo33[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo34[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc MSP430Insts[] = {
  { 0,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = LIFETIME_END
  { 17,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #17 = ADC16mi
  { 18,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #18 = ADC16mm
  { 19,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo10 },  // Inst #19 = ADC16mr
  { 20,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #20 = ADC16ri
  { 21,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #21 = ADC16rm
  { 22,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #22 = ADC16rr
  { 23,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #23 = ADC8mi
  { 24,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #24 = ADC8mm
  { 25,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #25 = ADC8mr
  { 26,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #26 = ADC8ri
  { 27,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #27 = ADC8rm
  { 28,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #28 = ADC8rr
  { 29,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #29 = ADD16mi
  { 30,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #30 = ADD16mm
  { 31,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #31 = ADD16mr
  { 32,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #32 = ADD16ri
  { 33,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #33 = ADD16rm
  { 34,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #34 = ADD16rm_POST
  { 35,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #35 = ADD16rr
  { 36,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #36 = ADD8mi
  { 37,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #37 = ADD8mm
  { 38,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #38 = ADD8mr
  { 39,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #39 = ADD8ri
  { 40,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #40 = ADD8rm
  { 41,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #41 = ADD8rm_POST
  { 42,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #42 = ADD8rr
  { 43,	1,	0,	0,	0,	0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo2 },  // Inst #43 = ADJCALLSTACKDOWN
  { 44,	2,	0,	0,	0,	0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo20 },  // Inst #44 = ADJCALLSTACKUP
  { 45,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #45 = AND16mi
  { 46,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #46 = AND16mm
  { 47,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #47 = AND16mr
  { 48,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #48 = AND16ri
  { 49,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #49 = AND16rm
  { 50,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #50 = AND16rm_POST
  { 51,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #51 = AND16rr
  { 52,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #52 = AND8mi
  { 53,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #53 = AND8mm
  { 54,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #54 = AND8mr
  { 55,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #55 = AND8ri
  { 56,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #56 = AND8rm
  { 57,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #57 = AND8rm_POST
  { 58,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #58 = AND8rr
  { 59,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #59 = BIC16mm
  { 60,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #60 = BIC16mr
  { 61,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #61 = BIC16rm
  { 62,	3,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #62 = BIC16rr
  { 63,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #63 = BIC8mm
  { 64,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #64 = BIC8mr
  { 65,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #65 = BIC8rm
  { 66,	3,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #66 = BIC8rr
  { 67,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #67 = BIT16mi
  { 68,	4,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #68 = BIT16mm
  { 69,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #69 = BIT16mr
  { 70,	2,	0,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #70 = BIT16ri
  { 71,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #71 = BIT16rm
  { 72,	2,	0,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #72 = BIT16rr
  { 73,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #73 = BIT8mi
  { 74,	4,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #74 = BIT8mm
  { 75,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #75 = BIT8mr
  { 76,	2,	0,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #76 = BIT8ri
  { 77,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #77 = BIT8rm
  { 78,	2,	0,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #78 = BIT8rr
  { 79,	1,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xeULL, NULL, NULL, OperandInfo2 },  // Inst #79 = Bi
  { 80,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0xeULL, NULL, NULL, OperandInfo27 },  // Inst #80 = Bm
  { 81,	1,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xaULL, NULL, NULL, OperandInfo28 },  // Inst #81 = Br
  { 82,	1,	0,	0,	0,	0|(1<<MCID::Call), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo2 },  // Inst #82 = CALLi
  { 83,	2,	0,	0,	0,	0|(1<<MCID::Call)|(1<<MCID::MayLoad), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo27 },  // Inst #83 = CALLm
  { 84,	1,	0,	0,	0,	0|(1<<MCID::Call), 0x9ULL, ImplicitList2, ImplicitList4, OperandInfo28 },  // Inst #84 = CALLr
  { 85,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #85 = CMP16mi
  { 86,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #86 = CMP16mr
  { 87,	2,	0,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #87 = CMP16ri
  { 88,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #88 = CMP16rm
  { 89,	2,	0,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #89 = CMP16rr
  { 90,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #90 = CMP8mi
  { 91,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #91 = CMP8mr
  { 92,	2,	0,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #92 = CMP8ri
  { 93,	3,	0,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #93 = CMP8rm
  { 94,	2,	0,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #94 = CMP8rr
  { 95,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0xbULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #95 = JCC
  { 96,	1,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xbULL, NULL, NULL, OperandInfo5 },  // Inst #96 = JMP
  { 97,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo8 },  // Inst #97 = MOV16mi
  { 98,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo9 },  // Inst #98 = MOV16mm
  { 99,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0xeULL, NULL, NULL, OperandInfo10 },  // Inst #99 = MOV16mr
  { 100,	2,	1,	0,	0,	0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xeULL, NULL, NULL, OperandInfo21 },  // Inst #100 = MOV16ri
  { 101,	3,	1,	0,	0,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0xeULL, NULL, NULL, OperandInfo22 },  // Inst #101 = MOV16rm
  { 102,	3,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, NULL, OperandInfo29 },  // Inst #102 = MOV16rm_POST
  { 103,	2,	1,	0,	0,	0, 0xaULL, NULL, NULL, OperandInfo23 },  // Inst #103 = MOV16rr
  { 104,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo8 },  // Inst #104 = MOV8mi
  { 105,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo9 },  // Inst #105 = MOV8mm
  { 106,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0xeULL, NULL, NULL, OperandInfo14 },  // Inst #106 = MOV8mr
  { 107,	2,	1,	0,	0,	0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xeULL, NULL, NULL, OperandInfo24 },  // Inst #107 = MOV8ri
  { 108,	3,	1,	0,	0,	0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0xeULL, NULL, NULL, OperandInfo25 },  // Inst #108 = MOV8rm
  { 109,	3,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, NULL, OperandInfo30 },  // Inst #109 = MOV8rm_POST
  { 110,	2,	1,	0,	0,	0, 0xaULL, NULL, NULL, OperandInfo26 },  // Inst #110 = MOV8rr
  { 111,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, NULL, OperandInfo22 },  // Inst #111 = MOVZX16rm8
  { 112,	2,	1,	0,	0,	0, 0xaULL, NULL, NULL, OperandInfo31 },  // Inst #112 = MOVZX16rr8
  { 113,	0,	0,	0,	0,	0, 0x4ULL, NULL, NULL, 0 },  // Inst #113 = NOP
  { 114,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #114 = OR16mi
  { 115,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #115 = OR16mm
  { 116,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #116 = OR16mr
  { 117,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #117 = OR16ri
  { 118,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #118 = OR16rm
  { 119,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #119 = OR16rm_POST
  { 120,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #120 = OR16rr
  { 121,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #121 = OR8mi
  { 122,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #122 = OR8mm
  { 123,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #123 = OR8mr
  { 124,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #124 = OR8ri
  { 125,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #125 = OR8rm
  { 126,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #126 = OR8rm_POST
  { 127,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #127 = OR8rr
  { 128,	1,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xaULL, ImplicitList2, ImplicitList2, OperandInfo28 },  // Inst #128 = POP16r
  { 129,	1,	0,	0,	0,	0|(1<<MCID::MayStore), 0x9ULL, ImplicitList2, ImplicitList2, OperandInfo28 },  // Inst #129 = PUSH16r
  { 130,	0,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xaULL, NULL, NULL, 0 },  // Inst #130 = RET
  { 131,	0,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x9ULL, NULL, NULL, 0 },  // Inst #131 = RETI
  { 132,	2,	1,	0,	0,	0, 0x9ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #132 = SAR16r1
  { 133,	2,	1,	0,	0,	0, 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #133 = SAR16r1c
  { 134,	2,	1,	0,	0,	0, 0x9ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #134 = SAR8r1
  { 135,	2,	1,	0,	0,	0, 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #135 = SAR8r1c
  { 136,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #136 = SBC16mi
  { 137,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #137 = SBC16mm
  { 138,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo10 },  // Inst #138 = SBC16mr
  { 139,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #139 = SBC16ri
  { 140,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #140 = SBC16rm
  { 141,	3,	1,	0,	0,	0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #141 = SBC16rr
  { 142,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #142 = SBC8mi
  { 143,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #143 = SBC8mm
  { 144,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #144 = SBC8mr
  { 145,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #145 = SBC8ri
  { 146,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #146 = SBC8rm
  { 147,	3,	1,	0,	0,	0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #147 = SBC8rr
  { 148,	2,	1,	0,	0,	0, 0x9ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #148 = SEXT16r
  { 149,	2,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #149 = SHL16r1
  { 150,	2,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #150 = SHL8r1
  { 151,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #151 = SUB16mi
  { 152,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #152 = SUB16mm
  { 153,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #153 = SUB16mr
  { 154,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #154 = SUB16ri
  { 155,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #155 = SUB16rm
  { 156,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #156 = SUB16rm_POST
  { 157,	3,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #157 = SUB16rr
  { 158,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #158 = SUB8mi
  { 159,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #159 = SUB8mm
  { 160,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #160 = SUB8mr
  { 161,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #161 = SUB8ri
  { 162,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #162 = SUB8rm
  { 163,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #163 = SUB8rm_POST
  { 164,	3,	1,	0,	0,	0, 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #164 = SUB8rr
  { 165,	2,	1,	0,	0,	0, 0x9ULL, NULL, NULL, OperandInfo32 },  // Inst #165 = SWPB16r
  { 166,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, NULL, OperandInfo34 },  // Inst #166 = Select16
  { 167,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, NULL, OperandInfo35 },  // Inst #167 = Select8
  { 168,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #168 = Shl16
  { 169,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #169 = Shl8
  { 170,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #170 = Sra16
  { 171,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #171 = Sra8
  { 172,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #172 = Srl16
  { 173,	3,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #173 = Srl8
  { 174,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #174 = XOR16mi
  { 175,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #175 = XOR16mm
  { 176,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #176 = XOR16mr
  { 177,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #177 = XOR16ri
  { 178,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #178 = XOR16rm
  { 179,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #179 = XOR16rm_POST
  { 180,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #180 = XOR16rr
  { 181,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #181 = XOR8mi
  { 182,	4,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #182 = XOR8mm
  { 183,	3,	0,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #183 = XOR8mr
  { 184,	3,	1,	0,	0,	0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #184 = XOR8ri
  { 185,	4,	1,	0,	0,	0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #185 = XOR8rm
  { 186,	4,	2,	0,	0,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #186 = XOR8rm_POST
  { 187,	3,	1,	0,	0,	0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #187 = XOR8rr
  { 188,	2,	1,	0,	0,	0, 0xaULL, NULL, NULL, OperandInfo32 },  // Inst #188 = ZEXT16r
};

extern const char MSP430InstrNameData[] = {
  /* 0 */ 'S', 'H', 'L', '1', '6', 'r', '1', 0,
  /* 8 */ 'S', 'A', 'R', '1', '6', 'r', '1', 0,
  /* 16 */ 'S', 'H', 'L', '8', 'r', '1', 0,
  /* 23 */ 'S', 'A', 'R', '8', 'r', '1', 0,
  /* 30 */ 'S', 'r', 'a', '1', '6', 0,
  /* 36 */ 'S', 'h', 'l', '1', '6', 0,
  /* 42 */ 'S', 'r', 'l', '1', '6', 0,
  /* 48 */ 'S', 'e', 'l', 'e', 'c', 't', '1', '6', 0,
  /* 57 */ 'S', 'r', 'a', '8', 0,
  /* 62 */ 'S', 'h', 'l', '8', 0,
  /* 67 */ 'S', 'r', 'l', '8', 0,
  /* 72 */ 'M', 'O', 'V', 'Z', 'X', '1', '6', 'r', 'm', '8', 0,
  /* 83 */ 'M', 'O', 'V', 'Z', 'X', '1', '6', 'r', 'r', '8', 0,
  /* 94 */ 'S', 'e', 'l', 'e', 'c', 't', '8', 0,
  /* 102 */ 'J', 'C', 'C', 0,
  /* 106 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 119 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 132 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 139 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 149 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 162 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 177 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 191 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 205 */ 'P', 'H', 'I', 0,
  /* 209 */ 'R', 'E', 'T', 'I', 0,
  /* 214 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 223 */ 'P', 'R', 'O', 'L', 'O', 'G', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 236 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 245 */ 'K', 'I', 'L', 'L', 0,
  /* 250 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 260 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 277 */ 'J', 'M', 'P', 0,
  /* 281 */ 'N', 'O', 'P', 0,
  /* 285 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 300 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 317 */ 'R', 'E', 'T', 0,
  /* 321 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 336 */ 'S', 'U', 'B', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 349 */ 'A', 'D', 'D', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 362 */ 'A', 'N', 'D', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 375 */ 'X', 'O', 'R', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 388 */ 'M', 'O', 'V', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 401 */ 'S', 'U', 'B', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 413 */ 'A', 'D', 'D', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 425 */ 'A', 'N', 'D', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 437 */ 'X', 'O', 'R', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 449 */ 'M', 'O', 'V', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 461 */ 'C', 'O', 'P', 'Y', 0,
  /* 466 */ 'S', 'A', 'R', '1', '6', 'r', '1', 'c', 0,
  /* 475 */ 'S', 'A', 'R', '8', 'r', '1', 'c', 0,
  /* 483 */ 'B', 'i', 0,
  /* 486 */ 'C', 'A', 'L', 'L', 'i', 0,
  /* 492 */ 'S', 'U', 'B', '1', '6', 'm', 'i', 0,
  /* 500 */ 'S', 'B', 'C', '1', '6', 'm', 'i', 0,
  /* 508 */ 'A', 'D', 'C', '1', '6', 'm', 'i', 0,
  /* 516 */ 'A', 'D', 'D', '1', '6', 'm', 'i', 0,
  /* 524 */ 'A', 'N', 'D', '1', '6', 'm', 'i', 0,
  /* 532 */ 'C', 'M', 'P', '1', '6', 'm', 'i', 0,
  /* 540 */ 'X', 'O', 'R', '1', '6', 'm', 'i', 0,
  /* 548 */ 'B', 'I', 'T', '1', '6', 'm', 'i', 0,
  /* 556 */ 'M', 'O', 'V', '1', '6', 'm', 'i', 0,
  /* 564 */ 'S', 'U', 'B', '8', 'm', 'i', 0,
  /* 571 */ 'S', 'B', 'C', '8', 'm', 'i', 0,
  /* 578 */ 'A', 'D', 'C', '8', 'm', 'i', 0,
  /* 585 */ 'A', 'D', 'D', '8', 'm', 'i', 0,
  /* 592 */ 'A', 'N', 'D', '8', 'm', 'i', 0,
  /* 599 */ 'C', 'M', 'P', '8', 'm', 'i', 0,
  /* 606 */ 'X', 'O', 'R', '8', 'm', 'i', 0,
  /* 613 */ 'B', 'I', 'T', '8', 'm', 'i', 0,
  /* 620 */ 'M', 'O', 'V', '8', 'm', 'i', 0,
  /* 627 */ 'S', 'U', 'B', '1', '6', 'r', 'i', 0,
  /* 635 */ 'S', 'B', 'C', '1', '6', 'r', 'i', 0,
  /* 643 */ 'A', 'D', 'C', '1', '6', 'r', 'i', 0,
  /* 651 */ 'A', 'D', 'D', '1', '6', 'r', 'i', 0,
  /* 659 */ 'A', 'N', 'D', '1', '6', 'r', 'i', 0,
  /* 667 */ 'C', 'M', 'P', '1', '6', 'r', 'i', 0,
  /* 675 */ 'X', 'O', 'R', '1', '6', 'r', 'i', 0,
  /* 683 */ 'B', 'I', 'T', '1', '6', 'r', 'i', 0,
  /* 691 */ 'M', 'O', 'V', '1', '6', 'r', 'i', 0,
  /* 699 */ 'S', 'U', 'B', '8', 'r', 'i', 0,
  /* 706 */ 'S', 'B', 'C', '8', 'r', 'i', 0,
  /* 713 */ 'A', 'D', 'C', '8', 'r', 'i', 0,
  /* 720 */ 'A', 'D', 'D', '8', 'r', 'i', 0,
  /* 727 */ 'A', 'N', 'D', '8', 'r', 'i', 0,
  /* 734 */ 'C', 'M', 'P', '8', 'r', 'i', 0,
  /* 741 */ 'X', 'O', 'R', '8', 'r', 'i', 0,
  /* 748 */ 'B', 'I', 'T', '8', 'r', 'i', 0,
  /* 755 */ 'M', 'O', 'V', '8', 'r', 'i', 0,
  /* 762 */ 'B', 'm', 0,
  /* 765 */ 'C', 'A', 'L', 'L', 'm', 0,
  /* 771 */ 'S', 'U', 'B', '1', '6', 'm', 'm', 0,
  /* 779 */ 'S', 'B', 'C', '1', '6', 'm', 'm', 0,
  /* 787 */ 'A', 'D', 'C', '1', '6', 'm', 'm', 0,
  /* 795 */ 'B', 'I', 'C', '1', '6', 'm', 'm', 0,
  /* 803 */ 'A', 'D', 'D', '1', '6', 'm', 'm', 0,
  /* 811 */ 'A', 'N', 'D', '1', '6', 'm', 'm', 0,
  /* 819 */ 'X', 'O', 'R', '1', '6', 'm', 'm', 0,
  /* 827 */ 'B', 'I', 'T', '1', '6', 'm', 'm', 0,
  /* 835 */ 'M', 'O', 'V', '1', '6', 'm', 'm', 0,
  /* 843 */ 'S', 'U', 'B', '8', 'm', 'm', 0,
  /* 850 */ 'S', 'B', 'C', '8', 'm', 'm', 0,
  /* 857 */ 'A', 'D', 'C', '8', 'm', 'm', 0,
  /* 864 */ 'B', 'I', 'C', '8', 'm', 'm', 0,
  /* 871 */ 'A', 'D', 'D', '8', 'm', 'm', 0,
  /* 878 */ 'A', 'N', 'D', '8', 'm', 'm', 0,
  /* 885 */ 'X', 'O', 'R', '8', 'm', 'm', 0,
  /* 892 */ 'B', 'I', 'T', '8', 'm', 'm', 0,
  /* 899 */ 'M', 'O', 'V', '8', 'm', 'm', 0,
  /* 906 */ 'S', 'U', 'B', '1', '6', 'r', 'm', 0,
  /* 914 */ 'S', 'B', 'C', '1', '6', 'r', 'm', 0,
  /* 922 */ 'A', 'D', 'C', '1', '6', 'r', 'm', 0,
  /* 930 */ 'B', 'I', 'C', '1', '6', 'r', 'm', 0,
  /* 938 */ 'A', 'D', 'D', '1', '6', 'r', 'm', 0,
  /* 946 */ 'A', 'N', 'D', '1', '6', 'r', 'm', 0,
  /* 954 */ 'C', 'M', 'P', '1', '6', 'r', 'm', 0,
  /* 962 */ 'X', 'O', 'R', '1', '6', 'r', 'm', 0,
  /* 970 */ 'B', 'I', 'T', '1', '6', 'r', 'm', 0,
  /* 978 */ 'M', 'O', 'V', '1', '6', 'r', 'm', 0,
  /* 986 */ 'S', 'U', 'B', '8', 'r', 'm', 0,
  /* 993 */ 'S', 'B', 'C', '8', 'r', 'm', 0,
  /* 1000 */ 'A', 'D', 'C', '8', 'r', 'm', 0,
  /* 1007 */ 'B', 'I', 'C', '8', 'r', 'm', 0,
  /* 1014 */ 'A', 'D', 'D', '8', 'r', 'm', 0,
  /* 1021 */ 'A', 'N', 'D', '8', 'r', 'm', 0,
  /* 1028 */ 'C', 'M', 'P', '8', 'r', 'm', 0,
  /* 1035 */ 'X', 'O', 'R', '8', 'r', 'm', 0,
  /* 1042 */ 'B', 'I', 'T', '8', 'r', 'm', 0,
  /* 1049 */ 'M', 'O', 'V', '8', 'r', 'm', 0,
  /* 1056 */ 'S', 'W', 'P', 'B', '1', '6', 'r', 0,
  /* 1064 */ 'P', 'U', 'S', 'H', '1', '6', 'r', 0,
  /* 1072 */ 'P', 'O', 'P', '1', '6', 'r', 0,
  /* 1079 */ 'S', 'E', 'X', 'T', '1', '6', 'r', 0,
  /* 1087 */ 'Z', 'E', 'X', 'T', '1', '6', 'r', 0,
  /* 1095 */ 'B', 'r', 0,
  /* 1098 */ 'C', 'A', 'L', 'L', 'r', 0,
  /* 1104 */ 'S', 'U', 'B', '1', '6', 'm', 'r', 0,
  /* 1112 */ 'S', 'B', 'C', '1', '6', 'm', 'r', 0,
  /* 1120 */ 'A', 'D', 'C', '1', '6', 'm', 'r', 0,
  /* 1128 */ 'B', 'I', 'C', '1', '6', 'm', 'r', 0,
  /* 1136 */ 'A', 'D', 'D', '1', '6', 'm', 'r', 0,
  /* 1144 */ 'A', 'N', 'D', '1', '6', 'm', 'r', 0,
  /* 1152 */ 'C', 'M', 'P', '1', '6', 'm', 'r', 0,
  /* 1160 */ 'X', 'O', 'R', '1', '6', 'm', 'r', 0,
  /* 1168 */ 'B', 'I', 'T', '1', '6', 'm', 'r', 0,
  /* 1176 */ 'M', 'O', 'V', '1', '6', 'm', 'r', 0,
  /* 1184 */ 'S', 'U', 'B', '8', 'm', 'r', 0,
  /* 1191 */ 'S', 'B', 'C', '8', 'm', 'r', 0,
  /* 1198 */ 'A', 'D', 'C', '8', 'm', 'r', 0,
  /* 1205 */ 'B', 'I', 'C', '8', 'm', 'r', 0,
  /* 1212 */ 'A', 'D', 'D', '8', 'm', 'r', 0,
  /* 1219 */ 'A', 'N', 'D', '8', 'm', 'r', 0,
  /* 1226 */ 'C', 'M', 'P', '8', 'm', 'r', 0,
  /* 1233 */ 'X', 'O', 'R', '8', 'm', 'r', 0,
  /* 1240 */ 'B', 'I', 'T', '8', 'm', 'r', 0,
  /* 1247 */ 'M', 'O', 'V', '8', 'm', 'r', 0,
  /* 1254 */ 'S', 'U', 'B', '1', '6', 'r', 'r', 0,
  /* 1262 */ 'S', 'B', 'C', '1', '6', 'r', 'r', 0,
  /* 1270 */ 'A', 'D', 'C', '1', '6', 'r', 'r', 0,
  /* 1278 */ 'B', 'I', 'C', '1', '6', 'r', 'r', 0,
  /* 1286 */ 'A', 'D', 'D', '1', '6', 'r', 'r', 0,
  /* 1294 */ 'A', 'N', 'D', '1', '6', 'r', 'r', 0,
  /* 1302 */ 'C', 'M', 'P', '1', '6', 'r', 'r', 0,
  /* 1310 */ 'X', 'O', 'R', '1', '6', 'r', 'r', 0,
  /* 1318 */ 'B', 'I', 'T', '1', '6', 'r', 'r', 0,
  /* 1326 */ 'M', 'O', 'V', '1', '6', 'r', 'r', 0,
  /* 1334 */ 'S', 'U', 'B', '8', 'r', 'r', 0,
  /* 1341 */ 'S', 'B', 'C', '8', 'r', 'r', 0,
  /* 1348 */ 'A', 'D', 'C', '8', 'r', 'r', 0,
  /* 1355 */ 'B', 'I', 'C', '8', 'r', 'r', 0,
  /* 1362 */ 'A', 'D', 'D', '8', 'r', 'r', 0,
  /* 1369 */ 'A', 'N', 'D', '8', 'r', 'r', 0,
  /* 1376 */ 'C', 'M', 'P', '8', 'r', 'r', 0,
  /* 1383 */ 'X', 'O', 'R', '8', 'r', 'r', 0,
  /* 1390 */ 'B', 'I', 'T', '8', 'r', 'r', 0,
  /* 1397 */ 'M', 'O', 'V', '8', 'r', 'r', 0,
};

extern const unsigned MSP430InstrNameIndices[] = {
    205U, 250U, 223U, 236U, 214U, 245U, 162U, 177U, 
    149U, 191U, 300U, 139U, 119U, 461U, 132U, 321U, 
    106U, 508U, 787U, 1120U, 643U, 922U, 1270U, 578U, 
    857U, 1198U, 713U, 1000U, 1348U, 516U, 803U, 1136U, 
    651U, 938U, 349U, 1286U, 585U, 871U, 1212U, 720U, 
    1014U, 413U, 1362U, 260U, 285U, 524U, 811U, 1144U, 
    659U, 946U, 362U, 1294U, 592U, 878U, 1219U, 727U, 
    1021U, 425U, 1369U, 795U, 1128U, 930U, 1278U, 864U, 
    1205U, 1007U, 1355U, 548U, 827U, 1168U, 683U, 970U, 
    1318U, 613U, 892U, 1240U, 748U, 1042U, 1390U, 483U, 
    762U, 1095U, 486U, 765U, 1098U, 532U, 1152U, 667U, 
    954U, 1302U, 599U, 1226U, 734U, 1028U, 1376U, 102U, 
    277U, 556U, 835U, 1176U, 691U, 978U, 388U, 1326U, 
    620U, 899U, 1247U, 755U, 1049U, 449U, 1397U, 72U, 
    83U, 281U, 541U, 820U, 1161U, 676U, 963U, 376U, 
    1311U, 607U, 886U, 1234U, 742U, 1036U, 438U, 1384U, 
    1072U, 1064U, 317U, 209U, 8U, 466U, 23U, 475U, 
    500U, 779U, 1112U, 635U, 914U, 1262U, 571U, 850U, 
    1191U, 706U, 993U, 1341U, 1079U, 0U, 16U, 492U, 
    771U, 1104U, 627U, 906U, 336U, 1254U, 564U, 843U, 
    1184U, 699U, 986U, 401U, 1334U, 1056U, 48U, 94U, 
    36U, 62U, 30U, 57U, 42U, 67U, 540U, 819U, 
    1160U, 675U, 962U, 375U, 1310U, 606U, 885U, 1233U, 
    741U, 1035U, 437U, 1383U, 1087U, 
};

static inline void InitMSP430MCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, 189);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct MSP430GenInstrInfo : public TargetInstrInfo {
  explicit MSP430GenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc MSP430Insts[];
extern const unsigned MSP430InstrNameIndices[];
extern const char MSP430InstrNameData[];
MSP430GenInstrInfo::MSP430GenInstrInfo(int SO, int DO)
  : TargetInstrInfo(SO, DO) {
  InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, 189);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {namespace MSP430 {
namespace OpName { 
enum {
OPERAND_LAST
};
} // End namespace OpName
} // End namespace MSP430
} // End namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM
#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {namespace MSP430 {
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // End namespace MSP430
} // End namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS
