### High-level Synthesis (HLS)
- [XLS](https://github.com/google/xls) (Google), under [Apache License 2.0](https://github.com/google/xls/blob/main/LICENSE)
  - The XLS (Accelerated HW Synthesis) project aims to enable the rapid development of hardware IP that also runs as efficient host software via "software style" methodology.
- [OpenHLS](https://github.com/makslevental/openhls) (UChicago), under [MIT License](https://github.com/makslevental/openhls/blob/main/LICENSE)
  - This a framework for lowering PyTorch models to RTL using high-level synthesis (HLS) techniques.
- [Dynamatic](https://github.com/lana555/dynamatic) (EPFL), under [MIT License](https://github.com/lana555/dynamatic/blob/master/LICENSE)
  - Dynamatic is an academic, open-source high-level synthesis compiler that produces synchronous dynamically-scheduled circuits from C/C++ code.
- [Intel Compiler for SystemC](https://github.com/intel/systemc-compiler) (Intel), under [Apache License v2.0](https://github.com/intel/systemc-compiler/blob/main/LICENSE.txt)
  - Intel® Compiler for SystemC* (ICSC) translates synthesizable SystemC design to synthesizable SystemVerilog design.
- [ScaleHLS](https://github.com/hanchenye/scalehls) (UIUC), under [Apache License 2.0](https://github.com/hanchenye/scalehls/blob/master/LICENSE)
  - ScaleHLS is a next-generation HLS compilation flow, on top of a multi-level compiler infrastructure called MLIR.
- [muIR-Generator, a.k.a. Dandelion](https://github.com/sfu-arch/muir) (SFU), under [MIT License](https://github.com/sfu-arch/muir/blob/master/LICENSE)
  - muIR-Generator is a tool to generate hardware accelerator from software programs.
- [LegUp](http://legup.eecg.utoronto.ca/) (Toronto), under [LegUp Software End-User License](http://legup.eecg.utoronto.ca/license.php)
  - A high-level synthesis tool to improve C to Verilog synthesis without building an infrastructure from scratch.
- [PandA](https://panda.dei.polimi.it/) (Politecnico di Milano), under GNU General Public License v3.0
  - A usable framework that will enable the research of new ideas in the HW-SW Co-Design field.
- [Hastlayer](https://github.com/Lombiq/Hastlayer-SDK) (Lombiq Technologies), under [BSD 3-Clause License](https://github.com/Lombiq/Hastlayer-SDK/blob/client/Licence.md)
  - Hastlayer automatically transforms .NET assemblies into computer chips, improving performance and lowering power consumption for massively parallel applications.
- [ROCCC](https://github.com/nxt4hll/roccc-2.0) (UC Riverside), under [Eclipse Public License 1.0](https://github.com/nxt4hll/roccc-2.0/blob/master/LICENSE)
  - ROCCC (Riverside Optimizing Compiler for Configurable Computing) is a C to VHDL compilation toolset specifically designed for the efficient and rapid generation of high-performance code accelerators on FPGA platforms.
- [FCUDA](https://github.com/adsc-hls/fcuda) (Advanced Digital Sciences Center), under [BSD 3-Clause License](https://github.com/adsc-hls/fcuda/blob/master/license.txt)
  - A source-to-source transformation framework that takes CUDA kernels with FCUDA annotation pragmas as input and produces a synthesizable C code.
- [Shang](https://github.com/etherzhhb/Shang) (Advanced Digital Science Center), under University of Illinois Open Source License
  - An LLVM-based high-level synthesis framework that works on the LLVM machine code layer for easy representation and optimization of some high-level synthesis specific operation (instruction), e.g. reduction OR, concatenation, etc.
- [GAUT](http://hls-labsticc.univ-ubs.fr/) (Université Bretagne Sud), under [CeCILL-B Free Software License](http://hls-labsticc.univ-ubs.fr/download/Licence_CeCILL_B_EN.rtf)
  - A high-level synthesis tool from algorithm to hardware architecture.
- [CAPH](https://github.com/jserot/caph) (INSA Rennes), under [Q Public License v1.0](https://github.com/jserot/caph/blob/master/LICENSE) and [GNU Library General Public License v2.0](https://github.com/jserot/caph/blob/master/LICENSE)
  - CAPH is a domain-specific  language for describing and implementing stream-processing applications on reconfigurable hardware, such as FPGAs.
- [PipelineC](https://github.com/JulianKemmerer/PipelineC) (Julian Kemmerer), under [GNU General Public License v3.0](https://github.com/JulianKemmerer/PipelineC/blob/master/LICENSE)
  - A C-like hardware description language (HDL) adding high level synthesis (HLS)-like automatic pipelining as a language construct/compiler feature.
- [Centrifuge](https://github.com/tuura/centrifuge) (Newcastle U), under [MIT License](https://github.com/tuura/centrifuge/blob/master/LICENSE)
  - Parse GraphML, crunch with Alga, pretty-print to VHDL.

### HLS Passes
- [EDS Scheduling](https://github.com/chhzh123/Entropy-directed-scheduling) (SYSU), under [MIT License](https://github.com/chhzh123/Entropy-directed-scheduling/blob/master/LICENSE)
  - The implementation of Entropy-Directed Scheduling (EDS) algorithm for FPGA high-level synthesis (HLS).
- [Polymer](https://github.com/kumasento/polymer) (Imperial College London)
  - Bridging polyhedral analysis tools to the MLIR framework.
