// Seed: 2465048664
module module_0;
  assign id_1[1 : 1] = id_1;
  wire id_2;
endmodule
module module_1;
  initial begin : LABEL_0
    if (1) if (1) cover (id_1);
  end
  wor id_3 = id_2[1] & 1;
  assign id_3 = 1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    input  wire id_1,
    output wor  id_2,
    input  wor  id_3
);
  genvar id_5;
  assign id_5[1] = 1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
