{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456529041791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456529041791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 15:24:01 2016 " "Processing started: Fri Feb 26 15:24:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456529041791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456529041791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core_flattened -c core_flattened " "Command: quartus_map --read_settings_files=on --write_settings_files=off core_flattened -c core_flattened" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456529041791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1456529042088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../src/reg_file.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "../src/net_packet_logger_s.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "../src/instr_mem.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/instr_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/disassemble.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/disassemble.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "../src/definitions.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(57) " "Verilog HDL warning at data_mem.sv(57): extended using \"x\" or \"z\"" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/data_mem.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(58) " "Verilog HDL warning at data_mem.sv(58): extended using \"x\" or \"z\"" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/data_mem.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/data_mem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "../src/core_flattened.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../src/core.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "../src/cl_state_machine.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luchea/desktop/cse141l_lab3/core/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/luchea/desktop/cse141l_lab3/core/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456529042181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_load_op_o cl_decode.sv(16) " "Verilog HDL error at cl_decode.sv(16): is_load_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 16 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_load_op_o cl_decode.sv(19) " "Verilog HDL error at cl_decode.sv(19): is_load_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 19 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "op_writes_rf_o cl_decode.sv(31) " "Verilog HDL error at cl_decode.sv(31): op_writes_rf_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 31 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "op_writes_rf_o cl_decode.sv(34) " "Verilog HDL error at cl_decode.sv(34): op_writes_rf_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 34 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_mem_op_o cl_decode.sv(43) " "Verilog HDL error at cl_decode.sv(43): is_mem_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 43 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_mem_op_o cl_decode.sv(46) " "Verilog HDL error at cl_decode.sv(46): is_mem_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 46 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_store_op_o cl_decode.sv(55) " "Verilog HDL error at cl_decode.sv(55): is_store_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 55 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_store_op_o cl_decode.sv(58) " "Verilog HDL error at cl_decode.sv(58): is_store_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 58 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_byte_op_o cl_decode.sv(68) " "Verilog HDL error at cl_decode.sv(68): is_byte_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 68 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "is_byte_op_o cl_decode.sv(71) " "Verilog HDL error at cl_decode.sv(71): is_byte_op_o is not declared under this prefix" {  } { { "../src/cl_decode.sv" "" { Text "C:/Users/luchea/Desktop/cse141L_lab3/core/src/cl_decode.sv" 71 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Quartus II" 0 -1 1456529042181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luchea/Desktop/cse141L_lab3/core/prj/output_files/core_flattened.map.smsg " "Generated suppressed messages file C:/Users/luchea/Desktop/cse141L_lab3/core/prj/output_files/core_flattened.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456529042212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456529042259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 26 15:24:02 2016 " "Processing ended: Fri Feb 26 15:24:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456529042259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456529042259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456529042259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456529042259 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 0 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456529042901 ""}
