\hypertarget{group___cortex___core___configuration}{}\doxysection{Cortex M4 Core Configuration}
\label{group___cortex___core___configuration}\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___cortex___core___configuration_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\begin{DoxyCompactList}\small\item\em Defines if an MPU is present or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\begin{DoxyCompactList}\small\item\em Number of priority bits implemented in the NVIC. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___cortex___core___configuration_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\begin{DoxyCompactList}\small\item\em Vendor specific implementation of Sys\+Tick\+Config is defined. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___cortex___core___configuration_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\begin{DoxyCompactList}\small\item\em Defines if an FPU is present or not. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___cortex___core___configuration_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___cortex___core___configuration_gac1ba8a48ca926bddc88be9bfd7d42641}} 
\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}



Defines if an FPU is present or not. 

\mbox{\Hypertarget{group___cortex___core___configuration_ga4127d1b31aaf336fab3d7329d117f448}\label{group___cortex___core___configuration_ga4127d1b31aaf336fab3d7329d117f448}} 
\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}



Defines if an MPU is present or not. 

\mbox{\Hypertarget{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}\label{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}} 
\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}



Number of priority bits implemented in the NVIC. 

\mbox{\Hypertarget{group___cortex___core___configuration_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___cortex___core___configuration_gab58771b4ec03f9bdddc84770f7c95c68}} 
\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}



Vendor specific implementation of Sys\+Tick\+Config is defined. 

