   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"bsp_KL25.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.vfnInitUSBClock,"ax",%progbits
  18              		.align	2
  19              		.global	vfnInitUSBClock
  20              		.code	16
  21              		.thumb_func
  23              	vfnInitUSBClock:
  24              	.LFB0:
  25              		.file 1 "C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_De
   1:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** #include "bsp_KL25.h"
   2:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
   3:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** void vfnfll_init (void);
   4:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** void fll_init (void);
   5:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
   6:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** void vfnInitUSBClock (uint8 u8ClkOption)
   7:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** {
  26              		.loc 1 7 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 82B0     		sub	sp, sp, #8
  34              	.LCFI1:
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              	.LCFI2:
  38              		.cfi_def_cfa_register 7
  39 0006 021C     		mov	r2, r0
  40 0008 FB1D     		add	r3, r7, #7
  41 000a 1A70     		strb	r2, [r3]
   8:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
   9:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   switch (u8ClkOption)
  42              		.loc 1 9 0
  43 000c FB1D     		add	r3, r7, #7
  44 000e 1B78     		ldrb	r3, [r3]
  45 0010 012B     		cmp	r3, #1
  46 0012 0DD0     		beq	.L4
  47 0014 022B     		cmp	r3, #2
  48 0016 1FD0     		beq	.L5
  49 0018 002B     		cmp	r3, #0
  50 001a 32D1     		bne	.L2
  51              	.L3:
  10:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   {
  11:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     case MCGPLL0:
  12:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     {
  13:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       SIM_SOPT2 |= SIM_SOPT2_PLLFLLSEL_MASK     /** PLL reference */   
  52              		.loc 1 13 0
  53 001c 1F4A     		ldr	r2, .L6
  54 001e 1F49     		ldr	r1, .L6
  55 0020 1F4B     		ldr	r3, .L6+4
  56 0022 CB58     		ldr	r3, [r1, r3]
  57 0024 A021     		mov	r1, #160
  58 0026 C902     		lsl	r1, r1, #11
  59 0028 1943     		orr	r1, r3
  60 002a 1D4B     		ldr	r3, .L6+4
  61 002c D150     		str	r1, [r2, r3]
  14:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****                 |  SIM_SOPT2_USBSRC_MASK;       /** USB fractional divider like USB reference clock
  15:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       /** There are no clock dividers for the L2K PLL */
  16:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       break;     
  62              		.loc 1 16 0
  63 002e 28E0     		b	.L2
  64              	.L4:
  17:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     }
  18:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     
  19:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   
  20:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     case MCGFLL:
  21:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     {
  22:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****         /** Configure FLL to generate a 48MHz core clock */
  23:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****        fll_init();                            
  65              		.loc 1 23 0
  66 0030 FFF7FEFF 		bl	fll_init
  24:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****           
  25:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****         SIM_SOPT2 &= ~SIM_SOPT2_PLLFLLSEL_MASK;       /** FLL reference */   
  67              		.loc 1 25 0
  68 0034 194A     		ldr	r2, .L6
  69 0036 1949     		ldr	r1, .L6
  70 0038 194B     		ldr	r3, .L6+4
  71 003a C958     		ldr	r1, [r1, r3]
  72 003c 194B     		ldr	r3, .L6+8
  73 003e 1940     		and	r1, r3
  74 0040 174B     		ldr	r3, .L6+4
  75 0042 D150     		str	r1, [r2, r3]
  26:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****         SIM_SOPT2 |=  SIM_SOPT2_USBSRC_MASK;          /** USB fractional divider like USB reference
  76              		.loc 1 26 0
  77 0044 154A     		ldr	r2, .L6
  78 0046 1549     		ldr	r1, .L6
  79 0048 154B     		ldr	r3, .L6+4
  80 004a CB58     		ldr	r3, [r1, r3]
  81 004c 8021     		mov	r1, #128
  82 004e C902     		lsl	r1, r1, #11
  83 0050 1943     		orr	r1, r3
  84 0052 134B     		ldr	r3, .L6+4
  85 0054 D150     		str	r1, [r2, r3]
  27:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****         break;
  86              		.loc 1 27 0
  87 0056 14E0     		b	.L2
  88              	.L5:
  28:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     }
  29:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     
  30:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     case CLKIN:
  31:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     {
  32:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       SIM_SOPT2 &= (uint32)(~SIM_SOPT2_USBSRC_MASK);    /** PTA5 selected as USBFS CLK source */ 
  89              		.loc 1 32 0
  90 0058 104A     		ldr	r2, .L6
  91 005a 1049     		ldr	r1, .L6
  92 005c 104B     		ldr	r3, .L6+4
  93 005e C958     		ldr	r1, [r1, r3]
  94 0060 114B     		ldr	r3, .L6+12
  95 0062 1940     		and	r1, r3
  96 0064 0E4B     		ldr	r3, .L6+4
  97 0066 D150     		str	r1, [r2, r3]
  33:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       FLAG_SET(SIM_SCGC5_PORTA_SHIFT,SIM_SCGC5); 
  98              		.loc 1 33 0
  99 0068 0C4A     		ldr	r2, .L6
 100 006a 0C49     		ldr	r1, .L6
 101 006c 0F4B     		ldr	r3, .L6+16
 102 006e CB58     		ldr	r3, [r1, r3]
 103 0070 8021     		mov	r1, #128
 104 0072 8900     		lsl	r1, r1, #2
 105 0074 1943     		orr	r1, r3
 106 0076 0D4B     		ldr	r3, .L6+16
 107 0078 D150     		str	r1, [r2, r3]
  34:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****       PORTA_PCR5=(0|PORT_PCR_MUX(2));                   // Enabling PTA5 as CLK input    
 108              		.loc 1 34 0
 109 007a 0D4B     		ldr	r3, .L6+20
 110 007c 8022     		mov	r2, #128
 111 007e 9200     		lsl	r2, r2, #2
 112 0080 5A61     		str	r2, [r3, #20]
 113              	.L2:
  35:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****     }
  36:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   }
  37:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   
  38:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   SIM_SCGC4|=(SIM_SCGC4_USBOTG_MASK);             // USB Clock Gating
 114              		.loc 1 38 0
 115 0082 064A     		ldr	r2, .L6
 116 0084 0549     		ldr	r1, .L6
 117 0086 0B4B     		ldr	r3, .L6+24
 118 0088 CB58     		ldr	r3, [r1, r3]
 119 008a 8021     		mov	r1, #128
 120 008c C902     		lsl	r1, r1, #11
 121 008e 1943     		orr	r1, r3
 122 0090 084B     		ldr	r3, .L6+24
 123 0092 D150     		str	r1, [r2, r3]
  39:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** }
 124              		.loc 1 39 0
 125 0094 BD46     		mov	sp, r7
 126 0096 02B0     		add	sp, sp, #8
 127              		@ sp needed for prologue
 128 0098 80BD     		pop	{r7, pc}
 129              	.L7:
 130 009a C046     		.align	2
 131              	.L6:
 132 009c 00700440 		.word	1074032640
 133 00a0 04100000 		.word	4100
 134 00a4 FFFFFEFF 		.word	-65537
 135 00a8 FFFFFBFF 		.word	-262145
 136 00ac 38100000 		.word	4152
 137 00b0 00900440 		.word	1074040832
 138 00b4 34100000 		.word	4148
 139              		.cfi_endproc
 140              	.LFE0:
 142              		.section	.text.fll_init,"ax",%progbits
 143              		.align	2
 144              		.global	fll_init
 145              		.code	16
 146              		.thumb_func
 148              	fll_init:
 149              	.LFB1:
  40:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
  41:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
  42:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** 
  43:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** void fll_init(void)
  44:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** {
 150              		.loc 1 44 0
 151              		.cfi_startproc
 152 0000 80B5     		push	{r7, lr}
 153              	.LCFI3:
 154              		.cfi_def_cfa_offset 8
 155              		.cfi_offset 7, -8
 156              		.cfi_offset 14, -4
 157 0002 00AF     		add	r7, sp, #0
 158              	.LCFI4:
 159              		.cfi_def_cfa_register 7
  45:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c ****   
  46:C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_Demo/bsp\bsp_KL25.c **** }
 160              		.loc 1 46 0
 161 0004 BD46     		mov	sp, r7
 162              		@ sp needed for prologue
 163 0006 80BD     		pop	{r7, pc}
 164              		.cfi_endproc
 165              	.LFE1:
 167              		.text
 168              	.Letext0:
 169              		.file 2 "C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/cpu/arm_cm0.h"
 170              		.file 3 "C:/Freescale/CW MCU v10.4/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 171              		.file 4 "C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/cpu/headers/MKL46Z4.
 172              		.file 5 "C:/Users/b01252/Documents/Freescale/L4K/software/kinetis_kl46_sc/src/projects/FRDMKL46_De
DEFINED SYMBOLS
                            *ABS*:00000000 bsp_KL25.c
C:\Users\b01252\AppData\Local\Temp\cc5RIXMv.s:18     .text.vfnInitUSBClock:00000000 $t
C:\Users\b01252\AppData\Local\Temp\cc5RIXMv.s:23     .text.vfnInitUSBClock:00000000 vfnInitUSBClock
C:\Users\b01252\AppData\Local\Temp\cc5RIXMv.s:148    .text.fll_init:00000000 fll_init
C:\Users\b01252\AppData\Local\Temp\cc5RIXMv.s:132    .text.vfnInitUSBClock:0000009c $d
C:\Users\b01252\AppData\Local\Temp\cc5RIXMv.s:143    .text.fll_init:00000000 $t
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
