<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>realdigital.org</spirit:vendor>
  <spirit:library>realdigital</spirit:library>
  <spirit:name>display_pattern_generator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pix_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pix_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PIX_CLK.ASSOCIATED_BUSIF">RGB_VIDEO_OUT</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RGB_VIDEO_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vde</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pix_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>display_pattern_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>14c49301</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>display_pattern_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>14c49301</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a78ee7c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7d7fc0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pix_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pix_clk_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>areset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pix_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vde</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HS_END_DEFAULT</spirit:name>
        <spirit:displayName>Hs End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HS_END_DEFAULT">40</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HBP_END_DEFAULT</spirit:name>
        <spirit:displayName>Hbp End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HBP_END_DEFAULT">260</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HFP_BEGIN_DEFAULT</spirit:name>
        <spirit:displayName>Hfp Begin Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HFP_BEGIN_DEFAULT">1540</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HLINE_END_DEFAULT</spirit:name>
        <spirit:displayName>Hline End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HLINE_END_DEFAULT">1650</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VS_END_DEFAULT</spirit:name>
        <spirit:displayName>Vs End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VS_END_DEFAULT">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VBP_END_DEFAULT</spirit:name>
        <spirit:displayName>Vbp End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VBP_END_DEFAULT">25</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VFP_BEGIN_DEFAULT</spirit:name>
        <spirit:displayName>Vfp Begin Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VFP_BEGIN_DEFAULT">745</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VLINE_END_DEFAULT</spirit:name>
        <spirit:displayName>Vline End Default</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VLINE_END_DEFAULT">750</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_RED_WIDTH</spirit:name>
        <spirit:displayName>C Red Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RED_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_GREEN_WIDTH</spirit:name>
        <spirit:displayName>C Green Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_GREEN_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_BLUE_WIDTH</spirit:name>
        <spirit:displayName>C Blue Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_BLUE_WIDTH">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/display_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/display_pattern_generator_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/display_pattern_generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f72b9272</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/display_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/display_pattern_generator_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/display_pattern_generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/data/display_pattern_generator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/data/display_pattern_generator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/src/display_pattern_generator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/src/display_pattern_generator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/display_pattern_generator_v1_0/src/display_pattern_generator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/display_pattern_generator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7d7fc0e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Display (VGA/DVI/HDMI) Test Pattern Generator</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">display_pattern_generator_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HS_END_DEFAULT</spirit:name>
      <spirit:displayName>Hs End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HS_END_DEFAULT">40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HBP_END_DEFAULT</spirit:name>
      <spirit:displayName>Hbp End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HBP_END_DEFAULT">260</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HFP_BEGIN_DEFAULT</spirit:name>
      <spirit:displayName>Hfp Begin Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HFP_BEGIN_DEFAULT">1540</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HLINE_END_DEFAULT</spirit:name>
      <spirit:displayName>Hline End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HLINE_END_DEFAULT">1650</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VS_END_DEFAULT</spirit:name>
      <spirit:displayName>Vs End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VS_END_DEFAULT">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VBP_END_DEFAULT</spirit:name>
      <spirit:displayName>Vbp End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VBP_END_DEFAULT">25</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VFP_BEGIN_DEFAULT</spirit:name>
      <spirit:displayName>Vfp Begin Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VFP_BEGIN_DEFAULT">745</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>VLINE_END_DEFAULT</spirit:name>
      <spirit:displayName>Vline End Default</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VLINE_END_DEFAULT">750</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DATA_WIDTH</spirit:name>
      <spirit:displayName>Video Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RED_WIDTH</spirit:name>
      <spirit:displayName>Red Channel Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RED_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_GREEN_WIDTH</spirit:name>
      <spirit:displayName>Green Channel Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_GREEN_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_BLUE_WIDTH</spirit:name>
      <spirit:displayName>Blue Channel Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BLUE_WIDTH">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Display Test Pattern Generator</xilinx:displayName>
      <xilinx:vendorDisplayName>Real Digital</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.realdigital.org</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:display_pattern_generator:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-12-07T00:27:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fb4477_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b17d224_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3d9b60_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fea0510_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b324fd_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b23c3f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b15d431_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243f0fe6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c61d997_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4276fd_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae18320_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2001dfc7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6ce127_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3da3ea_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b64a09_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeb6739_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ea64dc_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2262150d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569ebb97_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c1a836_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793ca630_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2019cb25_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1274a185_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1475fcbc_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3e9a32_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e02944b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b281098_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8fe918_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412a6241_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e052ef4_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31715ac1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6d1cd1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516c6be8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e1704b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcf0b40_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8d72bd_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c37d6d7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b1bcce_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f5e3d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684731f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bae0c1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200401ea_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea9f322_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6683e547_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619b1536_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cd330e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3b0657_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226cc4_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e9a814_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76083676_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5883a318_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba94337_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecbff87_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acf5d5e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e7d071_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1560386f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf1ec12_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ddaab8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd0bcd6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e752673_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64580bc4_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a2e102_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d33c340_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f175205_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a973d9_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14301c5a_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eca77c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff68e37_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bea599e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e3cdd8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57226697_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bc9a20_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147d7e73_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b5895b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5755f6fc_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694a8d9_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ff2a96_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58895a1f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faf60b2_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7074a1aa_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0eb16_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6187859f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3a60ba_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c808506_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fa6439_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b07e7f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4f572c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce9b1ea_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be65f45_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1886c2c4_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2255f1a0_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4e9621_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142965b8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da31d27_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702ab145_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1723e5ef_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f7fbf6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33698844_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4718f9a3_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7648b505_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595aa5be_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ab558f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b909ac_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3d4077_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aee94c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6a6d55_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22745f74_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36193a84_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c55c54f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4152f3_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a68e7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6d68db_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6badcbf9_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53614af2_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644e4975_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e460d6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3e9d1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9ee59b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6025c6b2_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12479bd7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1b1a34_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2224c4f8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e32683d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d64177d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489fcdc4_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad47f67_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277b8647_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7e397b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e305fd_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29906e27_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad6c7b7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223f6d39_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d131019_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9613ca_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296af5cd_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5a0637_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7993f97b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e5220_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2acddb_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1916c3fa_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38353cb7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd2e3e6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780aaa6c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72769320_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6107461c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ad158b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7716cc7e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281063cb_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625d7eb7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eb1c1c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d624973_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b8a41_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a6cd64_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4bf251_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a5fc12_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd8c81_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46257409_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e38e93_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d03635f_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f403ab_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d235306_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88db2_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd1da4e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd679b3_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e982334_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d40ccfc_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468edb20_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618cc09b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460796d3_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519bc269_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629523e8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331bac8e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e8a639_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e65f4c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42038c7d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df3fa3c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5983b5_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121d9d85_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5561171a_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41052ec_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c91910_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2168e322_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a73ad_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123d6ad8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c0668a_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aedbaf_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca0374e_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c06ae0c_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f65ef76_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578e6ec9_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c1d437_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa5f817_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffb2c6_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788cf779_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d51716b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f72658_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b40b5b2_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8601bf_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30099196_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b7872b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605b564d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbfa2e1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799ab386_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576a3964_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3ff3f7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5852970d_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a9baa1_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6e799b_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f63d399_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be7b20_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a24fa7_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab629b8_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc29905_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f81abe_ARCHIVE_LOCATION">/home/stwg/Blackboard/boole/bist/revA/ip_repo/display_pattern_generator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0d72b371"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c91efd10"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="696fe4cb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8ee8b961"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="249624bc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
