package hwacha

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config._
import DataGating._
import chisel3.dontTouch

case object HwachaNSeqEntries extends Field[Int]

abstract trait SeqParameters extends UsesHwachaParameters
  with LaneParameters with MemParameters {
  val nSeq = p(HwachaNSeqEntries)
  val nRPorts = 3
  val bRPorts = log2Down(nRPorts) + 1
  val expLatency = 1
  val maxWPortLatency = nRPorts + 1 + expLatency +
    List(stagesALU, stagesIMul, stagesDFMA, stagesSFMA, stagesHFMA, stagesFConv, stagesFCmp).max
  val bWPortLatency = log2Down(maxWPortLatency) + 1
  val maxPredWPortLatency = expLatency +
    List(stagesPLU, 2 + 1 + stagesALU, 2 + 1 + stagesFCmp).max
  val bPredWPortLatency = log2Down(maxPredWPortLatency) + 1
  val maxLookAhead = math.max((tlDataBytes*8) / SZ_B, nStrip)
  val bLookAhead = log2Down(maxLookAhead) + 1

  // the following needs to hold in order to simplify dhazard_war checking
  // otherwise, you need to check reg_vd against sram read ticker
  require(nRPorts <= 3)
  require(List(stagesALU, stagesIMul, stagesDFMA, stagesSFMA, stagesHFMA, stagesFConv, stagesFCmp).min >= 1)

  type RegFn = BaseRegisters => RegInfo
  type RegPFn = BaseRegisters => BasePRegInfo
  type RegVFn = BaseRegisters => BaseRegInfo
  val reg_vp  = (reg: BaseRegisters) => reg.vp
  val reg_vs1 = (reg: BaseRegisters) => reg.vs1
  val reg_vs2 = (reg: BaseRegisters) => reg.vs2
  val reg_vs3 = (reg: BaseRegisters) => reg.vs3
  val reg_vd  = (reg: BaseRegisters) => reg.vd

  type PRegIdFn = PhysicalRegisterIds => RegId
  val pregid_vp  = (reg: PhysicalRegisterIds) => reg.vp
  val pregid_vs1 = (reg: PhysicalRegisterIds) => reg.vs1
  val pregid_vs2 = (reg: PhysicalRegisterIds) => reg.vs2
  val pregid_vs3 = (reg: PhysicalRegisterIds) => reg.vs3
  val pregid_vd  = (reg: PhysicalRegisterIds) => reg.vd

  type PRegFn = PhysicalRegisters => RegInfo
  val preg_vp  = (reg: PhysicalRegisters) => reg.vp
  val preg_vs1 = (reg: PhysicalRegisters) => reg.vs1
  val preg_vs2 = (reg: PhysicalRegisters) => reg.vs2
  val preg_vs3 = (reg: PhysicalRegisters) => reg.vs3
  val preg_vd  = (reg: PhysicalRegisters) => reg.vd

  type SRegFn = ScalarRegisters => Bits
  val sreg_ss1 = (sreg: ScalarRegisters) => sreg.ss1
  val sreg_ss2 = (sreg: ScalarRegisters) => sreg.ss2
  val sreg_ss3 = (sreg: ScalarRegisters) => sreg.ss3
}

class MasterSequencerState(implicit p: Parameters) extends VXUBundle()(p) {
  val valid = Vec(nSeq, Bool())
  val e = Vec(nSeq, new MasterSeqEntry)
  val head = Output(UInt(log2Up(nSeq).W))
}

class UpdateSequencerState(implicit p: Parameters) extends VXUBundle()(p) {
  val valid = Vec(nSeq, Bool())
  val reg = Vec(nSeq, new PhysicalRegisterIds)
}

class MasterSequencerIO(implicit p: Parameters) extends VXUBundle()(p) {
  val state = Output(new MasterSequencerState())
  val update = Output(new UpdateSequencerState())
  val clear = Input(Vec(nSeq, Bool()))
}

class SequencerPending(implicit p: Parameters) extends VXUBundle()(p) {
  val mem = Bool()
  val all = Bool()
}

class MasterSequencerCounterIO(implicit p: Parameters) extends HwachaBundle()(p) with SeqParameters {
  val memoryUOps = UInt(log2Up(nSeq).W)
  val arithUOps = UInt(log2Up(nSeq).W)
  val predUOps = UInt(log2Up(nSeq).W)
}

class MasterSequencer(implicit p: Parameters) extends VXUModule()(p) with SeqLogic {
  val io = IO(new Bundle {
    val op = Flipped(Decoupled(new IssueOpBase))
    val master = new MasterSequencerIO
    val pending = Output(new SequencerPending())
    val vf = new Bundle {
      val stop = Input(Bool())
      val last = Output(Bool())
    }
    val counters = new MasterSequencerCounterIO
    
    val debug = new Bundle {
      val head = Output(UInt(log2Up(nSeq).W))
      val tail = Output(UInt(log2Up(nSeq).W))
      val maybe_full = Output(Bool())
      val empty = Output(UInt((log2Down(nSeq)+1).W))
    }
  })
  dontTouch(io.debug)

  val v = RegInit(VecInit.fill(nSeq){false.B})
  val e = Reg(Vec(nSeq, new MasterSeqEntry))
  val maybe_full = RegInit(false.B)
  val head = RegInit(UInt(0, log2Up(nSeq)))
  val tail = RegInit(UInt(0, log2Up(nSeq)))

  io.master.state.valid := v
  io.master.state.e := e
  io.master.state.head := head

  var retired = false

  ///////////////////////////////////////////////////////////////////////////
  // data hazard checking helpers

  val dhazard = new {
    val next_update = Wire(Vec(nSeq, Bool()))
    val next_raw = Wire(Vec(nSeq, Vec(nSeq, Bool())))
    val next_war = Wire(Vec(nSeq, Vec(nSeq, Bool())))
    val next_waw = Wire(Vec(nSeq, Vec(nSeq, Bool())))

    val set = new {
      def raw(n: UInt, o: UInt) = { next_raw(n)(o) := true.B }
      def war(n: UInt, o: UInt) = { next_war(n)(o) := true.B }
      def waw(n: UInt, o: UInt) = { next_waw(n)(o) := true.B }

      def issue_base_eq(ifn: RegFn, sfn: RegFn) =
        VecInit((0 until nSeq) map { i => v(i) &&
          sfn(e(i).base).valid && ifn(io.op.bits.base).valid &&
          !sfn(e(i).base).is_scalar() && !ifn(io.op.bits.base).is_scalar() &&
          (sfn(e(i).base).is_vector() && ifn(io.op.bits.base).is_vector() ||
           sfn(e(i).base).is_pred() && ifn(io.op.bits.base).is_pred()) &&
          sfn(e(i).base).id === ifn(io.op.bits.base).id })
      val ivp_evd_eq = issue_base_eq(reg_vp, reg_vd)
      val ivs1_evd_eq = issue_base_eq(reg_vs1, reg_vd)
      val ivs2_evd_eq = issue_base_eq(reg_vs2, reg_vd)
      val ivs3_evd_eq = issue_base_eq(reg_vs3, reg_vd)
      val ivd_evp_eq = issue_base_eq(reg_vd, reg_vp)
      val ivd_evs1_eq = issue_base_eq(reg_vd, reg_vs1)
      val ivd_evs2_eq = issue_base_eq(reg_vd, reg_vs2)
      val ivd_evs3_eq = issue_base_eq(reg_vd, reg_vs3)
      val ivd_evd_eq  = issue_base_eq(reg_vd, reg_vd)

      def raws(n: UInt, eq: Vec[Bool]) = {
        for (i <- 0 until nSeq) {
          when (eq(i)) {
            raw(n, i.U)
          }
        }
      }
      def wars(n: UInt) = {
        for (i <- 0 until nSeq) {
          when (ivd_evp_eq(i) || ivd_evs1_eq(i) || ivd_evs2_eq(i) || ivd_evs3_eq(i)) {
            war(n, i.U)
          }
        }
      }
      def waws(n: UInt) = {
        for (i <- 0 until nSeq) {
          when (ivd_evd_eq(i)) {
            waw(n, i.U)
          }
        }
      }
      def raw_vp(n: UInt) = raws(n, ivp_evd_eq)
      def raw_vs1(n: UInt) = raws(n, ivs1_evd_eq)
      def raw_vs2(n: UInt) = raws(n, ivs2_evd_eq)
      def raw_vs3(n: UInt) = raws(n, ivs3_evd_eq)
      def raw_vd(n: UInt) = raws(n, ivd_evd_eq)
      def war_vd(n: UInt) = wars(n)
      def waw_vd(n: UInt) = waws(n)
    }

    val clear = new {
      def raw(n: UInt, o: UInt) = { next_raw(n)(o) := false.B }
      def war(n: UInt, o: UInt) = { next_war(n)(o) := false.B }
      def waw(n: UInt, o: UInt) = { next_waw(n)(o) := false.B }
    }

    def update(n: UInt) = next_update(n) := true.B

    def header = {
      for (i <- 0 until nSeq) {
        next_update(i) := false.B
        for (j <- 0 until nSeq) {
          next_raw(i)(j) := e(i).raw(j)
          next_war(i)(j) := e(i).war(j)
          next_waw(i)(j) := e(i).waw(j)
        }
      }
    }

    def logic = {
      for (i <- 0 until nSeq) {
        when (next_update(i)) {
          e(i).raw := next_raw(i)
          e(i).war := next_war(i)
          e(i).waw := next_waw(i)
        }
      }
    }
  }

  ///////////////////////////////////////////////////////////////////////////
  // bank hazard checking helpers

  val bhazard = new {
    val set = new {
      def nports_list(fns: RegFn*) = {
        val cnt = PopCount(fns.map{ fn => fn(io.op.bits.base).valid && fn(io.op.bits.base).is_vector() })
        // make sure # of rports is larger than 1, because we need to read predicate
        val gated = !io.op.bits.active.vipred
        val min = Mux(gated, 1.U, 0.U)
        Mux(cnt > 0.U, cnt, min)
      }
      val nrports = nports_list(reg_vs1, reg_vs2, reg_vs3)
      val nrport_vs1 = nports_list(reg_vs1)
      val nrport_vs2 = nports_list(reg_vs2)
      val nrport_vd = nports_list(reg_vd)

      def mark_rports(n: UInt, rports: UInt) = {
        e(n).rports := rports
        e(n).wport.sram := 0.U
        e(n).wport.pred := 0.U
      }
      def mark_wport(n: UInt, wport: UInt) = {
        when (io.op.bits.base.vd.is_vector()) { e(n).wport.sram := wport }
        when (io.op.bits.base.vd.is_pred()) { e(n).wport.pred := wport }
      }
      def noports(n: UInt) = mark_rports(n, 0.U)
      def rport_vs1(n: UInt) = mark_rports(n, nrport_vs1)
      def rport_vs2(n: UInt) = mark_rports(n, nrport_vs2)
      def rport_vd(n: UInt) = mark_rports(n, nrport_vd)
      def rports(n: UInt) = mark_rports(n, nrports)
      def rwports(n: UInt, latency: UInt) {
        require(bWPortLatency >= bPredWPortLatency)
        mark_rports(n, nrports)
        // XXX: Chisel bit-width weirdness
        mark_wport(n, UInt(0, bWPortLatency) + nrports + latency)
      }
      def rwports(n: UInt, latency: Int) { rwports(n, rwlatency(latency)) }
      def rwlatency(latency: Int) = UInt(expLatency + latency)
    }
  }

  ///////////////////////////////////////////////////////////////////////////
  // issue window helpers

  val iwindow = new {
    val update_head = Wire(Bool())
    val update_tail = Wire(Bool())
    val next_head = Wire(UInt(log2Up(nSeq)))
    val next_tail = Wire(UInt(log2Up(nSeq)))

    val set = new {
      def head(n: UInt) = { update_head := true.B; next_head := n }
      def tail(n: UInt) = { update_tail := true.B; next_tail := n }

      def valid(n: UInt) = { v(n) := true.B }

      def entry(n: UInt) = {
        valid(n)
        e(n).rate := 0.U
        e(n).base.vp.valid := false.B
        e(n).base.vs1.valid := false.B
        e(n).base.vs2.valid := false.B
        e(n).base.vs3.valid := false.B
        e(n).base.vd.valid := false.B
        dhazard.update(n)
        for (i <- 0 until nSeq) {
          dhazard.clear.raw(n, i.U)
          dhazard.clear.war(n, i.U)
          dhazard.clear.waw(n, i.U)
        }
        e(n).last := false.B
        io.master.update.valid(n) := true.B
      }

      def active(n: UInt, afn: SeqType=>Bool, fn: IssueOpBase=>Bits) = {
        afn(e(n).active) := true.B
        e(n).fn.union := fn(io.op.bits)
      }

      def last(n: UInt) = {
        e(n).last := true.B
      }

      val fn_identity = (d: IssueOpBase) => d.fn.union
      val fn_vqu = (d: IssueOpBase) => {
        assert(d.active.vidiv || d.active.vfdiv || d.active.vrpred || d.active.vrfirst,
          "vqu should only be issued for idiv/fdiv/rpred/rfirst")
        Cat(d.active.vidiv || d.active.vfdiv && d.fn.vfdu().op_is(FD_DIV),
            d.active.vidiv || d.active.vfdiv || d.active.vrfirst)
      }

      def viu(n: UInt) = active(n, (a: SeqType) => a.viu, fn_identity)
      def vipu(n: UInt) = active(n, (a: SeqType) => a.vipu, fn_identity)
      def vimu(n: UInt) = active(n, (a: SeqType) => a.vimu, fn_identity)
      def vidu(n: UInt) = active(n, (a: SeqType) => a.vidu, fn_identity)
      def vfmu(n: UInt) = active(n, (a: SeqType) => a.vfmu, fn_identity)
      def vfdu(n: UInt) = active(n, (a: SeqType) => a.vfdu, fn_identity)
      def vfcu(n: UInt) = active(n, (a: SeqType) => a.vfcu, fn_identity)
      def vfvu(n: UInt) = active(n, (a: SeqType) => a.vfvu, fn_identity)
      def vpu(n: UInt) = active(n, (a: SeqType) => a.vpu, fn_identity)
      def vgu(n: UInt) = active(n, (a: SeqType) => a.vgu, fn_identity)
      def vcu(n: UInt) = active(n, (a: SeqType) => a.vcu, fn_identity)
      def vlu(n: UInt) = active(n, (a: SeqType) => a.vlu, fn_identity)
      def vsu(n: UInt) = active(n, (a: SeqType) => a.vsu, fn_identity)
      def vqu(n: UInt) = active(n, (a: SeqType) => a.vqu, fn_vqu)

      def vp(n: UInt) = {
        when (io.op.bits.base.vp.valid) {
          e(n).base.vp := io.op.bits.base.vp
          io.master.update.reg(n).vp.id := io.op.bits.reg.vp.id
        }
        dhazard.set.raw_vp(n)
      }
      def vs(n: UInt, e_vsfn: RegFn, e_pvsfn: PRegIdFn, op_pvsfn: PRegIdFn,
             op_vsfn: RegFn, e_ssfn: SRegFn, op_ssfn: SRegFn) = {
        when (op_vsfn(io.op.bits.base).valid) {
          e_vsfn(e(n).base) := op_vsfn(io.op.bits.base)
          e_pvsfn(io.master.update.reg(n)).id := op_pvsfn(io.op.bits.reg).id
          when (op_vsfn(io.op.bits.base).is_scalar()) {
            e_ssfn(e(n).sreg) := op_ssfn(io.op.bits.sreg)
          }
        }
      }
      def vs1(n: UInt) = {
        vs(n, reg_vs1, pregid_vs1, pregid_vs1, reg_vs1, sreg_ss1, sreg_ss1)
        dhazard.set.raw_vs1(n)
      }
      def vs2(n: UInt) = {
        vs(n, reg_vs2, pregid_vs2, pregid_vs2, reg_vs2, sreg_ss2, sreg_ss2)
        dhazard.set.raw_vs2(n)
      }
      def vs3(n: UInt) = {
        vs(n, reg_vs3, pregid_vs3, pregid_vs3, reg_vs3, sreg_ss3, sreg_ss3)
        dhazard.set.raw_vs3(n)
      }
      def vs2_as_vs1(n: UInt) = {
        vs(n, reg_vs1, pregid_vs1, pregid_vs2, reg_vs2, sreg_ss1, sreg_ss2)
        dhazard.set.raw_vs2(n)
      }
      def vd_as_vs1(n: UInt) = {
        assert(!io.op.bits.base.vd.valid || !io.op.bits.base.vd.is_scalar(), "iwindow.set.vd_as_vs1: vd should always be vector")
        when (io.op.bits.base.vd.valid) {
          e(n).base.vs1 := io.op.bits.base.vd
          io.master.update.reg(n).vs1.id := io.op.bits.reg.vd.id
        }
        dhazard.set.raw_vd(n)
      }
      def vd(n: UInt) = {
        assert(!io.op.bits.base.vd.valid || !io.op.bits.base.vd.is_scalar(), "iwindow.set.vd: vd should always be vector")
        when (io.op.bits.base.vd.valid) {
          e(n).base.vd := io.op.bits.base.vd
          io.master.update.reg(n).vd.id := io.op.bits.reg.vd.id
        }
        dhazard.set.war_vd(n)
        dhazard.set.waw_vd(n)
      }
    }

    val clear = new {
      def valid(n: UInt) = { v(n) := false.B }
      def active(n: UInt) = { e(n).active := e(0).active.cloneType.fromBits(0.U) }
    }

    def retire(n: UInt) = {
      clear.valid(n)
      clear.active(n)
      for (i <- 0 until nSeq) {
        dhazard.update(i.U)
        dhazard.clear.raw(i.U, n)
        dhazard.clear.war(i.U, n)
        dhazard.clear.waw(i.U, n)
      }
    }

    def ready = {
      val empty = if (isPow2(nSeq)) {
          Cat(!maybe_full && (head === tail), head - tail)
        } else {
          Mux(maybe_full && (head === tail), 0.U,
            Mux(head > tail, head - tail, UInt(nSeq) - (tail - head)))
        }
      io.debug.empty := empty
      val a = io.op.bits.active

      (empty >= 1.U) && (a.vint || a.vipred || a.vimul || a.vfma || a.vfcmp || a.vfconv || a.vrpred || a.vrfirst) ||
      (empty >= 2.U) && (a.vidiv || a.vfdiv) ||
      (empty >= UInt(3)) && (a.vld || a.vst || a.vldx || a.vstx) ||
      (empty >= UInt(4)) && (a.vamo)
    }

    def header = {
      update_head := false.B
      update_tail := false.B
      next_head := head
      next_tail := tail

      (0 until nSeq) map { r =>
        io.master.update.valid(r) := false.B
        io.master.update.reg(r) := new PhysicalRegisterIds().fromBits(0.U)
      }
    }

    def logic = {
      io.op.ready := ready

      when (update_tail) {
        tail := next_tail
        maybe_full := true.B
      }
      when (update_head) {
        head := next_head
        maybe_full := false.B
      }

      val tailm1 = step(tail, nSeq-1)
      val headp1 = step(head, 1)

      val vf_last = Wire(Bool())

      vf_last := false.B
      when (io.vf.stop) {
        set.last(tailm1)
        vf_last := !io.pending.all
      }

      when (v(head) && io.master.clear(head)) {
        retire(head)
        set.head(headp1)
        vf_last := e(head).last || io.vf.stop && (headp1 === tail)
      }

      io.vf.last := RegNext(vf_last)

      val vcus = (v zip e) map { case (valid, e) => valid && e.active.vcu }
      io.pending.mem := vcus.reduce(_ || _)
      io.pending.all := v.reduce(_ || _)

      io.counters.memoryUOps := PopCount((v zip e) map {
        case (valid, e) => valid &&
          (e.active.vgu || e.active.vcu || e.active.vlu || e.active.vsu)
      })
      io.counters.arithUOps := PopCount((v zip e) map {
        case (valid, e) => valid &&
          (e.active.viu || e.active.vimu || e.active.vidu ||
          e.active.vfmu || e.active.vfdu || e.active.vfcu || e.active.vfvu ||
          e.active.vqu)
      })
      io.counters.predUOps := PopCount((v zip e) map {
        case (valid, e) => valid &&
          (e.active.vpu || e.active.vipu)
      })
      retired = true
    }

    def footer = {
      when (reset) {
        for (i <- 0 until nSeq) {
          clear.valid(i.U)
          clear.active(i.U)
        }
      }
    }

    def debug = {
      io.debug.maybe_full := maybe_full
      io.debug.head := head
      io.debug.tail := tail
    }
  }

  ///////////////////////////////////////////////////////////////////////////
  // issue helpers

  val issue = new {
    val t0 = tail
    val t1 = step(tail, 1)
    val t2 = step(tail, 2)
    val t3 = step(tail, 3)
    val t4 = step(tail, 4)

    def start(n: UInt) = iwindow.set.entry(n)
    def stop(n: UInt) = iwindow.set.tail(n)

    def prec(fn: RegVFn) = {
      val info = fn(io.op.bits.base)
      val ignore = !(info.valid && info.is_vector())
      Seq(PREC_D, PREC_W, PREC_H).map(p => ignore || (p === info.prec))
    }
    val vs1_d :: vs1_w :: vs1_h :: Nil = prec(reg_vs1)
    val vs2_d :: vs2_w :: vs2_h :: Nil = prec(reg_vs2)
    val vs3_d :: vs3_w :: vs3_h :: Nil = prec(reg_vs3)
    val vd_d :: vd_w :: vd_h :: Nil = prec(reg_vd)

    def vint = {
      start(t0); { import iwindow.set._; viu(t0); vp(t0); vs1(t0); vs2(t0); vd(t0); }
                 { import bhazard.set._; rwports(t0, stagesALU); }
                 if (confprec) {
                   val fn = io.op.bits.fn.viu()
                   e(t0).rate := MuxCase(0.U, Seq(
                     (fn.op_is(I_ADD,I_ADDU,I_SUB,I_SLL,I_SRL,I_SRA,I_OR,I_AND,I_XOR,
                               I_SLT,I_SLTU,I_CEQ,I_CLT,I_CLTU)
                      && vs1_w && vs2_w && vd_w) -> 1.U)) }
      stop(t1); }

    def vipred = {
      start(t0); { import iwindow.set._; vipu(t0); vs1(t0); vs2(t0); vs3(t0); vd(t0); }
                 { import bhazard.set._; rwports(t0, stagesPLU); }
                 if (confprec) { e(t0).rate := UInt(bPack) }
      stop(t1); }

    def vimul = {
      start(t0); { import iwindow.set._; vimu(t0); vp(t0); vs1(t0); vs2(t0); vd(t0); }
                 { import bhazard.set._; rwports(t0, stagesIMul); }
      stop(t1); }

    def vidiv = {
      start(t0); { import iwindow.set._; vqu(t0); vp(t0); vs1(t0); vs2(t0); }
                 { import bhazard.set._; rports(t0); }
                 { import dhazard.set._; war_vd(t0); waw_vd(t0); }
      start(t1); { import iwindow.set._; vidu(t1); vd(t1); }
                 { import bhazard.set._; noports(t1); }
      stop(t2); }

    def vfma = {
      val fn = io.op.bits.fn.vfmu()
      val fp = Seq(FPD, FPS, FPH).map(fn.fp_is(_))
      val fp_d :: fp_s :: fp_h :: Nil = fp
      start(t0); { import iwindow.set._; vfmu(t0); vp(t0); vs1(t0); vs2(t0); vs3(t0); vd(t0); }
                 { import bhazard.set._;
                   val stages = Seq(stagesDFMA, stagesSFMA, stagesHFMA)
                   rwports(t0, Mux1H(fp, stages.map(rwlatency(_)))) }
                 if (confprec) {
                   e(t0).rate := MuxCase(0.U, Seq(
                     (fp_h && vs1_h && vs2_h && vs3_h && vd_h) -> 2.U,
                     (fp_s && vs1_w && vs2_w && vs3_w && vd_w) -> 1.U)) }
      stop(t1); }

    def vfdiv = {
      start(t0); { import iwindow.set._; vqu(t0); vp(t0); vs1(t0); vs2(t0); }
                 { import bhazard.set._; rports(t0); }
                 { import dhazard.set._; war_vd(t0); waw_vd(t0); }
      start(t1); { import iwindow.set._; vfdu(t1); vd(t1); }
                 { import bhazard.set._; noports(t1); }
      stop(t2); }

    def vfcmp = {
      start(t0); { import iwindow.set._; vfcu(t0); vp(t0); vs1(t0); vs2(t0); vd(t0); }
                 { import bhazard.set._; rwports(t0, stagesFCmp); }
      stop(t1); }

    def vfconv = {
      start(t0); { import iwindow.set._; vfvu(t0); vp(t0); vs1(t0); vd(t0); }
                 { import bhazard.set._; rwports(t0, stagesFConv); }
                 if (confprec) {
                   val fn = io.op.bits.fn.vfvu()
                   e(t0).rate := MuxCase(0.U, Seq(
                     ((fn.op_is(FV_CSTH) && vs1_w && (vd_w || vd_h)) ||
                      (fn.op_is(FV_CHTS) && (vs1_w || vs1_h) && vd_w)) -> 1.U)) }
      stop(t1); }

    def vrpred = {
      start(t0); { import iwindow.set._; vqu(t0); vp(t0); }
                 { import bhazard.set._; rports(t0); }
      stop(t1); }

    def vrfirst = {
      start(t0); { import iwindow.set._; vqu(t0); vp(t0); vs1(t0); }
                 { import bhazard.set._; rports(t0); }
      stop(t1); }

    def vamo = {
      start(t0); { import iwindow.set._; vgu(t0); vp(t0); vs1(t0); }
                 { import bhazard.set._; rport_vs1(t0); }
      start(t1); { import iwindow.set._; vcu(t1); }
                 { import bhazard.set._; noports(t1); }
                 { import dhazard.set._; war_vd(t1); waw_vd(t1); }
      start(t2); { import iwindow.set._; vsu(t2); vp(t2); vs2_as_vs1(t2); }
                 { import bhazard.set._; rport_vs2(t2); }
                 { import dhazard.set._; raw(t2, t1); }
      start(t3); { import iwindow.set._; vlu(t3); vd(t3); }
                 { import bhazard.set._; noports(t3); }
      stop(t4); }

    def vldx = {
      start(t0); { import iwindow.set._; vgu(t0); vp(t0); vs2_as_vs1(t0); }
                 { import bhazard.set._; rport_vs2(t0); }
      start(t1); { import iwindow.set._; vcu(t1); }
                 { import bhazard.set._; noports(t1); }
                 { import dhazard.set._; war_vd(t1); waw_vd(t1); }
      start(t2); { import iwindow.set._; vlu(t2); vd(t2); }
                 { import bhazard.set._; noports(t2); }
      stop(t3); }

    def vstx = {
      start(t0); { import iwindow.set._; vgu(t0); vp(t0); vs2_as_vs1(t0); }
                 { import bhazard.set._; rport_vs2(t0); }
      start(t1); { import iwindow.set._; vcu(t1); }
                 { import bhazard.set._; noports(t1); }
      start(t2); { import iwindow.set._; vsu(t2); vp(t2); vd_as_vs1(t2); }
                 { import bhazard.set._; rport_vd(t2); }
                 { import dhazard.set._; raw(t2, t1); }
      stop(t3); }

    def vld = {
      start(t0); { import iwindow.set._; vpu(t0); vp(t0); }
                 { import bhazard.set._; noports(t0); }
      start(t1); { import iwindow.set._; vcu(t1); }
                 { import bhazard.set._; noports(t1); }
                 { import dhazard.set._; war_vd(t1); waw_vd(t1); }
      start(t2); { import iwindow.set._; vlu(t2); vd(t2); }
                 { import bhazard.set._; noports(t2); }
      stop(t3); }

    def vst = {
      start(t0); { import iwindow.set._; vpu(t0); vp(t0); }
                 { import bhazard.set._; noports(t0); }
      start(t1); { import iwindow.set._; vcu(t1); }
                 { import bhazard.set._; noports(t1); }
      start(t2); { import iwindow.set._; vsu(t2); vp(t2); vd_as_vs1(t2); }
                 { import bhazard.set._; rport_vd(t2); }
                 { import dhazard.set._; raw(t2, t1); }
      stop(t3); }

    def logic = {
      require(!retired) // must issue before retiring for dhazard bookkeeping

      when (io.op.fire) {
        when (io.op.bits.active.vint) { vint }
        when (io.op.bits.active.vipred) { vipred }
        when (io.op.bits.active.vimul) { vimul }
        when (io.op.bits.active.vidiv) { vidiv }
        when (io.op.bits.active.vfma) { vfma }
        when (io.op.bits.active.vfdiv) { vfdiv }
        when (io.op.bits.active.vfcmp) { vfcmp }
        when (io.op.bits.active.vfconv) { vfconv }
        when (io.op.bits.active.vrpred) { vrpred }
        when (io.op.bits.active.vrfirst) { vrfirst }
        when (io.op.bits.active.vamo) { vamo }
        when (io.op.bits.active.vldx) { vldx }
        when (io.op.bits.active.vstx) { vstx }
        when (io.op.bits.active.vld) { vld }
        when (io.op.bits.active.vst) { vst }
      }
    }
  }

  iwindow.header
  dhazard.header

  issue.logic
  iwindow.logic
  dhazard.logic

  iwindow.footer

  iwindow.debug
}
