# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../axi-iic-fv.srcs/sim_1/new/axi4Lite_transaction.sv" \
"../../../../axi-iic-fv.srcs/sim_1/new/axi4Lite_monitor.sv" \
"../../../../axi-iic-fv.srcs/sim_1/new/axi4Lite_intf.sv" \
"../../../../axi-iic-fv.srcs/sources_1/new/axi_iic_verilog.sv" \
"../../../../axi-iic-fv.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
