

================================================================
== Vivado HLS Report for 'initializeBuffer'
================================================================
* Date:           Thu Dec 19 06:35:47 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.325|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|  221|    5|  221|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Initialize_Buffer_Outer_Loop   |    4|  220|  4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Inner_Loop  |    2|   20|         2|          -|          -| 1 ~ 10 |    no    |
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    281|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|     270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     270|    344|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |conv2D_mul_mul_8nbkb_U1  |conv2D_mul_mul_8nbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_buffer_2_fu_175_p2  |     +    |      0|  0|  39|          32|          32|
    |ik_col_2_fu_202_p2    |     +    |      0|  0|  38|          31|           1|
    |ik_row_2_fu_169_p2    |     +    |      0|  0|  38|          31|           1|
    |tmp_19_fu_222_p2      |     +    |      0|  0|  39|           1|          32|
    |tmp_23_fu_233_p1      |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_212_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_17_fu_197_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_138_p2         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_164_p2       |   icmp   |      0|  0|  18|          32|          32|
    |smax_fu_148_p3        |  select  |      0|  0|  31|           1|          31|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 281|         222|         192|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_buffer_1_reg_116  |   9|          2|   32|         64|
    |i_buffer_reg_93     |   9|          2|   32|         64|
    |ik_col_reg_127      |   9|          2|   31|         62|
    |ik_row_reg_105      |   9|          2|   31|         62|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         13|  127|        257|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_buffer_1_reg_116  |  32|   0|   32|          0|
    |i_buffer_2_reg_267  |  32|   0|   32|          0|
    |i_buffer_reg_93     |  32|   0|   32|          0|
    |ik_col_2_reg_280    |  31|   0|   31|          0|
    |ik_col_reg_127      |  31|   0|   31|          0|
    |ik_row_2_reg_262    |  31|   0|   31|          0|
    |ik_row_reg_105      |  31|   0|   31|          0|
    |smax_cast_reg_254   |  31|   0|   32|          1|
    |tmp_23_reg_272      |  15|   0|   15|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 270|   0|  271|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_start           |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_done            | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_idle            | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_ready           | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|buffer_r_address0  | out |    5|  ap_memory |     buffer_r     |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |     buffer_r     |     array    |
|buffer_r_we0       | out |    1|  ap_memory |     buffer_r     |     array    |
|buffer_r_d0        | out |   32|  ap_memory |     buffer_r     |     array    |
|in_data_address0   | out |   14|  ap_memory |      in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |      in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |      in_data     |     array    |
|index_row_out      |  in |   31|   ap_none  |   index_row_out  |    scalar    |
|kernel_size_row    |  in |   32|   ap_none  |  kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  |  kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

