INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/lab 6/lab 6.sim/sim_1/synth/timing/xsim/BinaryMultiplier_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryMultiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/falsa003/Desktop/Danyal_EE2301_Lab/lab 6/lab 6.srcs/sim_1/new/BinaryMultiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryMultiplier_tb
