Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Mon May 30 10:15:16 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}
create_clock -name {coms_pclk} [get_ports {cmos_pclk}] -period {10.000} -waveform {0.000 5.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -2.307692 -4.615385}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT0}]  -add
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -8.461538 -16.923077}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT1}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[0]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[1]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[3]}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -5.000000 -10.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT3}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 0.000000 0.000000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT1}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -8.750000 -17.500000}  [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -add
create_generated_clock  -name {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred}  -master_clock {sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred}  -source [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -edges {1 2 3}  -edge_shift {0.000000 1.250000 2.500000}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut.CLKDIVOUT}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[3]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[5]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[6]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[7]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[10]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[11]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[12]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[27]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[28]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[29]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[32]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[33]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[34]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[35]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[36]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[9]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[17]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[18]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[19]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[20]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[21]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[22]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[23]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[24]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[25]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[31]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[37]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[40]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[41]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[42]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[43]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[44]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[45]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[46]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[47]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[48]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[49]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[51]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[52]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[55]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[56]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[57]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[58]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[59]}]  -add


Logical Constraint:
+-----------------------------------------------------------------------------------+
| Object                                      | Attribute          | Value         
+-----------------------------------------------------------------------------------+
| frame_read_write_m0/ND0                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND1                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[0]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[1]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[2]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[3]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[4]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[5]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[6]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[7]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[8]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[9]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[10]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[11]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[12]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[13]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[14]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[15]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[16]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[17]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[18]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[19]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[20]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[21]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[22]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[23]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[24]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[25]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[26]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[27]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[28]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[29]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[30]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[31]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[32]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[33]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[34]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[35]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[36]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[37]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[38]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[39]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[40]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[41]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[42]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[43]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[44]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[45]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[46]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[47]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[48]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[49]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[50]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[51]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[52]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[53]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[54]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[55]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[56]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[57]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[58]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[59]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[60]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[61]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[62]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND2[63]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND3                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND4                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND5                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND6                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[0]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[1]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[2]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[3]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[4]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[5]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[6]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[7]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[8]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[9]                  | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[10]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[11]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[12]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[13]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[14]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[15]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[16]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[17]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[18]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[19]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[20]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[21]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[22]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[23]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[24]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[25]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[26]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[27]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[28]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[29]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[30]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[31]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[32]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[33]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[34]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[35]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[36]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[37]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[38]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[39]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[40]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[41]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[42]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[43]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[44]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[45]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[46]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[47]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[48]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[49]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[50]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[51]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[52]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[53]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[54]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[55]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[56]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[57]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[58]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[59]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[60]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[61]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[62]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND7[63]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND8                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND9                     | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND10                    | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND11                    | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[0]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[1]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[2]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[3]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[4]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[5]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[6]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[7]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[8]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[9]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[10]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[11]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[12]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[13]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[14]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND12[15]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[0]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[1]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[2]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[3]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[4]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[5]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[6]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[7]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[8]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[9]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[10]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[11]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[12]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[13]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[14]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND13[15]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[0]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[1]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[2]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[3]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[4]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[5]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[6]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[7]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[8]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[9]                 | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[10]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[11]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[12]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[13]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[14]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND14[15]                | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND15                    | PAP_MARK_DEBUG     | true          
| frame_read_write_m0/ND16                    | PAP_MARK_DEBUG     | true          
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | PAP_LOC            | PLL_82_71     
+-----------------------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_scl               | inout         | J14     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_sda               | inout         | J15     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_xclk              | output        | H13     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| led_out[0]             | output        | U10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| led_out[1]             | output        | V10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| led_out[2]             | output        | U11     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| led_t                  | output        | V11     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sd_dclk                | output        | V13     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sd_mosi                | output        | U14     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sd_ncs                 | output        | V14     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_clk_n             | output        | A16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_clk_p             | output        | B16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[0]         | output        | A14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[1]         | output        | A11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[2]         | output        | A10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[0]         | output        | B14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[1]         | output        | B11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[2]         | output        | B10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_tx                | output        | C10     | 3.3       | LVCMOS33       | PULLUP         | SLOW     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[0]             | input         | E18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[1]             | input         | D18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[2]             | input         | F14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[3]             | input         | F13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[4]             | input         | E17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[5]             | input         | D17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[6]             | input         | G14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_db[7]             | input         | G13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_href              | input         | H14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_pclk              | input         | J17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| cmos_vsync             | input         | J18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_button[0]          | input         | V12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_button[1]          | input         | P17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_n                  | input         | U12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sd_miso                | input         | U13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sys_clk                | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_rx                | input         | A12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| weight_ctrl_button     | input         | L12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                             | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_0         | ntclkbufg_0     | 179        
| CLKOUT3             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_1         | ntclkbufg_1     | 393        
+-----------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                           | Rst_Source_Inst                                                                    | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N15_0                                                                              | N15_0                                                                              | 899        
| N24_0                                                                              | N24_0                                                                              | 31         
| _$$_GND_$$_                                                                        | _$$_GND_$$_                                                                        | 9          
| dvi_encoder_m0/serdes_4b_10to1_m0/N100 [4]                                         | dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]                                     | 3          
| N15                                                                                | N15                                                                                | 1          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0                  | i2c_config_m0/i2c_master_top_m0/byte_controller/N12                                | 95         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                      | 137        
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll                                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_rst_dll                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [0]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [1]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [2]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [3]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [4]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [3]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[3].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [4]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[4].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [5]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[5].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [6]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[6].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [7]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[7].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [10]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[10].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [11]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[11].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [12]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[12].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [27]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[27].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [28]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[28].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [29]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[29].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [32]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[32].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [33]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[33].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [34]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[34].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [35]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[35].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [36]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[36].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [2]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[2].inv_dut            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [9]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[9].inv_dut            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [17]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[17].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [18]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[18].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [19]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[19].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [20]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[20].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [21]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[21].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [22]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[22].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [23]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[23].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [24]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[24].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [25]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[25].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [31]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[31].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [37]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[37].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [40]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[40].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [41]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[41].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [42]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[42].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [43]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[43].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [44]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[44].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [45]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[45].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [46]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[46].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [47]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[47].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [48]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[48].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [49]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[49].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [51]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[51].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [52]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[52].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [55]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[55].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [56]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[56].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [57]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[57].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [58]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[58].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [59]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[59].inv_dut           | 1          
| frame_read_write_m0/read_fifo_aclr                                                 | frame_read_write_m0/frame_fifo_read_m0/fifo_aclr                                   | 88         
| frame_read_write_m0/write_fifo_aclr                                                | frame_read_write_m0/frame_fifo_write_m0/fifo_aclr                                  | 83         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0     | 10         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                               | CE_Source_Inst                                                                                 | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_write_req_gen_m0/N6                                                               | cmos_write_req_gen_m0/N6                                                                       | 4          
| i2c_config_m0/_N6                                                                      | i2c_config_m0/N67_1                                                                            | 10         
| i2c_config_m0/N67                                                                      | i2c_config_m0/N67_7                                                                            | 4          
| u_aq_axi_master/N444                                                                   | u_aq_axi_master/N444                                                                           | 32         
| u_aq_axi_master/N512                                                                   | u_aq_axi_master/N512_9                                                                         | 6          
| u_aq_axi_master/N540                                                                   | u_aq_axi_master/N540                                                                           | 1          
| u_aq_axi_master/N536                                                                   | u_aq_axi_master/N536                                                                           | 8          
| u_aq_axi_master/_N23                                                                   | u_aq_axi_master/N519                                                                           | 29         
| u_aq_axi_master/N507                                                                   | u_aq_axi_master/N507                                                                           | 2          
| u_aq_axi_master/N587                                                                   | u_aq_axi_master/N512_1                                                                         | 21         
| u_aq_axi_master/N500                                                                   | u_aq_axi_master/N498                                                                           | 8          
| u_aq_axi_master/_N14                                                                   | u_aq_axi_master/N467                                                                           | 29         
| u_aq_axi_master/_N2                                                                    | u_aq_axi_master/N19                                                                            | 2          
| u_aq_axi_master/N475                                                                   | u_aq_axi_master/N486_1                                                                         | 21         
| u_aq_axi_master/N460                                                                   | u_aq_axi_master/N460_2_6                                                                       | 7          
| u_key_top/N126                                                                         | u_key_top/N126_4                                                                               | 3          
| u_uart_decode/N668                                                                     | u_uart_decode/N668                                                                             | 4          
| u_uart_decode/N661                                                                     | u_uart_decode/N661_1                                                                           | 8          
| nt_rst_n                                                                               | rst_n_ibuf                                                                                     | 3          
| frame_read_write_m0/frame_fifo_read_m0/N182                                            | frame_read_write_m0/frame_fifo_read_m0/N182_2                                                  | 20         
| frame_read_write_m0/frame_fifo_read_m0/N193                                            | frame_read_write_m0/frame_fifo_read_m0/N193                                                    | 18         
| frame_read_write_m0/frame_fifo_read_m0/N163                                            | frame_read_write_m0/frame_fifo_read_m0/N163_1_8                                                | 7          
| frame_read_write_m0/frame_fifo_read_m0/N211                                            | frame_read_write_m0/frame_fifo_read_m0/N211                                                    | 16         
| frame_read_write_m0/frame_fifo_write_m0/N147                                           | frame_read_write_m0/frame_fifo_write_m0/N147_4_6                                               | 6          
| frame_read_write_m0/frame_fifo_write_m0/N166                                           | frame_read_write_m0/frame_fifo_write_m0/N166_2                                                 | 20         
| frame_read_write_m0/frame_fifo_write_m0/N177                                           | frame_read_write_m0/frame_fifo_write_m0/N177                                                   | 18         
| sd_card_weight_inst/ax_debounce_m0/N65                                                 | sd_card_weight_inst/ax_debounce_m0/N61inv                                                      | 32         
| sd_card_weight_inst/pt_read_m0/N359                                                    | sd_card_weight_inst/pt_read_m0/N359                                                            | 8          
| sd_card_weight_inst/pt_read_m0/N362                                                    | sd_card_weight_inst/pt_read_m0/N362                                                            | 8          
| sd_card_weight_inst/pt_read_m0/N357                                                    | sd_card_weight_inst/pt_read_m0/N357_1                                                          | 10         
| sd_card_weight_inst/pt_read_m0/N436                                                    | sd_card_weight_inst/pt_read_m0/N436                                                            | 32         
| sd_card_weight_inst/pt_read_m0/N420                                                    | sd_card_weight_inst/pt_read_m0/N420_3_4                                                        | 3          
| sd_card_weight_inst/pt_read_m0/N451                                                    | sd_card_weight_inst/pt_read_m0/N451                                                            | 8          
| sd_card_weight_inst/pt_read_m0/N475                                                    | sd_card_weight_inst/pt_read_m0/N475_2                                                          | 8          
| u_uart_decode/uart_rx_inst/N181                                                        | u_uart_decode/uart_rx_inst/N181                                                                | 3          
| u_uart_decode/uart_rx_inst/N60                                                         | u_uart_decode/uart_rx_inst/N60                                                                 | 8          
| u_uart_decode/uart_tx_inst/N163                                                        | u_uart_decode/uart_tx_inst/N163                                                                | 3          
| u_uart_decode/uart_tx_inst/N70                                                         | u_uart_decode/uart_tx_inst/N70                                                                 | 8          
| video_timing_data_m0/color_bar_m0/N231                                                 | video_timing_data_m0/color_bar_m0/N231_10                                                      | 12         
| i2c_config_m0/i2c_master_top_m0/byte_controller/N163                                   | i2c_config_m0/i2c_master_top_m0/byte_controller/N163_13                                        | 9          
| i2c_config_m0/i2c_master_top_m0/byte_controller/N149                                   | i2c_config_m0/i2c_master_top_m0/byte_controller/N149_1                                         | 11         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N290                                 | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N499_1                                       | 8          
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N418                                 | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N418_13                                      | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N432                                 | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N432_1_1                                     | 8          
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454                                 | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454_2_11                                    | 17         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N462                                 | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N462                                         | 10         
| sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N270                      | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N259_6                            | 42         
| sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N288                      | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N224_1                            | 32         
| sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N230                      | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N230_5_11                         | 10         
| sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N160                                  | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N160                                          | 6          
| sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N177                                  | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N177_1                                        | 8          
| sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N171                                  | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N171_1                                        | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_done              | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done     | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110_5                              | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104_5                              | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3_mux3_4                           | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8                         | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236_1_5                           | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N244                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N148_1                             | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226_15                            | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23                             | 3          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N395 [0]                  | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N385                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N394                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N380_1                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355_3                            | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358_1                            | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                              | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                              | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N310                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N310_8                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_pos            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N272                              | 8          
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N77_1      | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N77_1              | 11         
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N0_1       | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N0_1               | 9          
| _$$_VCC_$$_                                                                            | _$$_VCC_$$_                                                                                    | 4          
| read_en                                                                                | video_timing_data_m0/color_bar_m0/video_active_d0                                              | 2          
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N67_1     | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N67_1             | 9          
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N0_1      | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N0_1              | 11         
| wr_burst_data_req                                                                      | u_aq_axi_master/N6                                                                             | 2          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N276                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N276                            | 18         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251                            | 16         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N259                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N38inv                          | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383               | 7          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                | Driver                                                                                       | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_1                                                                             | clkbufg_1                                                                                    | 393        
| sd_card_clk                                                                             | N9                                                                                           | 314        
| sys_clk_g                                                                               | sys_clkbufg                                                                                  | 282        
| video_clk                                                                               | video_clkbufg                                                                                | 202        
| ntclkbufg_0                                                                             | clkbufg_0                                                                                    | 179        
| sd_card_weight_inst/sd_card_top_m0/spi_wr_ack                                           | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_3                                     | 80         
| cmos_pclk_g                                                                             | cmos_pclkbufg                                                                                | 74         
| dvi_encoder_m0/encb/de_reg                                                              | dvi_encoder_m0/encb/de_reg                                                                   | 70         
| video_clk5x                                                                             | video_clk5xbufg                                                                              | 57         
| u_aq_axi_master/wr_state_0                                                              | u_aq_axi_master/wr_state_0                                                                   | 49         
| rd_burst_len[6]                                                                         | frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[6]                                       | 49         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [6]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]           | 48         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [2]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]           | 47         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]           | 47         
| lut_index[0]                                                                            | i2c_config_m0/lut_index[0]                                                                   | 46         
| sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2                    | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2                         | 46         
| lut_index[5]                                                                            | i2c_config_m0/lut_index[5]                                                                   | 45         
| lut_index[6]                                                                            | i2c_config_m0/lut_index[6]                                                                   | 45         
| lut_index[4]                                                                            | i2c_config_m0/lut_index[4]                                                                   | 45         
| lut_index[1]                                                                            | i2c_config_m0/lut_index[1]                                                                   | 45         
| lut_index[3]                                                                            | i2c_config_m0/lut_index[3]                                                                   | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]           | 45         
| lut_index[7]                                                                            | i2c_config_m0/lut_index[7]                                                                   | 45         
| lut_index[2]                                                                            | i2c_config_m0/lut_index[2]                                                                   | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]           | 45         
| sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/N253                       | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_5                         | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]           | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]           | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3                        | 40         
| wr_burst_finish                                                                         | u_aq_axi_master/wr_state_6                                                                   | 39         
| frame_read_write_m0/frame_fifo_write_m0/state_3                                         | frame_read_write_m0/frame_fifo_write_m0/state_3                                              | 38         
| frame_read_write_m0/frame_fifo_read_m0/state_4                                          | frame_read_write_m0/frame_fifo_read_m0/state_4                                               | 37         
| rd_burst_finish                                                                         | u_aq_axi_master/rd_state_5                                                                   | 37         
| wr_burst_req                                                                            | frame_read_write_m0/frame_fifo_write_m0/wr_burst_req                                         | 36         
| sd_card_weight_inst/pt_read_m0/N445 [0]                                                 | sd_card_weight_inst/pt_read_m0/state_0                                                       | 36         
| u_aq_axi_master/_N7                                                                     | u_aq_axi_master/wr_state_2                                                                   | 35         
| u_aq_axi_master/rd_state_0                                                              | u_aq_axi_master/rd_state_0                                                                   | 35         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N114                     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al                            | 35         
| sd_card_weight_inst/ax_debounce_m0/N62                                                  | sd_card_weight_inst/ax_debounce_m0/N62                                                       | 32         
| rd_burst_req                                                                            | frame_read_write_m0/frame_fifo_read_m0/rd_burst_req                                          | 32         
| frame_read_write_m0/frame_fifo_read_m0/read_req_d2                                      | frame_read_write_m0/frame_fifo_read_m0/read_req_d2                                           | 32         
| sd_card_weight_inst/sd_card_top_m0/cmd_req_ack                                          | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_17                                   | 31         
| frame_read_write_m0/frame_fifo_write_m0/write_req_d2                                    | frame_read_write_m0/frame_fifo_write_m0/write_req_d2                                         | 30         
| sd_card_weight_inst/sd_card_top_m0/cmd_req_error                                        | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/cmd_req_error                              | 29         
| frame_read_write_m0/frame_fifo_read_m0/state_1                                          | frame_read_write_m0/frame_fifo_read_m0/state_1                                               | 29         
| u_aq_axi_master/rd_state_2                                                              | u_aq_axi_master/rd_state_2                                                                   | 29         
| frame_read_write_m0/frame_fifo_write_m0/state_1                                         | frame_read_write_m0/frame_fifo_write_m0/state_1                                              | 28         
| lut_index[8]                                                                            | i2c_config_m0/lut_index[8]                                                                   | 27         
| lut_index[9]                                                                            | i2c_config_m0/lut_index[9]                                                                   | 24         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7                               | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7                                    | 23         
| wr_burst_len[6]                                                                         | frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[6]                                      | 23         
| nt_key_button[0]                                                                        | key_button_ibuf[0]                                                                           | 22         
| nt_key_button[1]                                                                        | key_button_ibuf[1]                                                                           | 22         
| sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0                                | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0                                     | 22         
| u_uart_decode/tx_cnt [3]                                                                | u_uart_decode/tx_cnt[3]                                                                      | 21         
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull      | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull      | 21         
| sd_card_weight_inst/sd_card_top_m0/spi_wr_req                                           | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req                                 | 21         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut                              | 21         
| dvi_encoder_m0/encb/q_m_reg [8]                                                         | dvi_encoder_m0/encb/q_m_reg[8]                                                               | 21         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12                              | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12                                   | 21         
| dvi_encoder_m0/encr/q_m_reg [8]                                                         | dvi_encoder_m0/encr/q_m_reg[8]                                                               | 21         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4                               | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4                                    | 21         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_2                               | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_2                                    | 20         
| u_key_top/u_key_1/key_reg                                                               | u_key_top/u_key_1/key_reg                                                                    | 20         
| u_uart_decode/tx_cnt [1]                                                                | u_uart_decode/tx_cnt[1]                                                                      | 20         
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty      | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty      | 20         
| u_key_top/u_key_0/N6                                                                    | u_key_top/u_key_0/N6_mux19_20                                                                | 20         
| u_key_top/u_key_1/N6                                                                    | u_key_top/u_key_1/N6_mux19_20                                                                | 20         
| frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull       | frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull       | 20         
| u_key_top/u_key_0/key_reg                                                               | u_key_top/u_key_0/key_reg                                                                    | 20         
| u_uart_decode/tx_cnt [0]                                                                | u_uart_decode/tx_cnt[0]                                                                      | 19         
| dvi_encoder_m0/encg/q_m_reg [8]                                                         | dvi_encoder_m0/encg/q_m_reg[8]                                                               | 19         
| frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty     | frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty     | 19         
| dvi_encoder_m0/encb/N228                                                                | dvi_encoder_m0/encb/N237_1                                                                   | 19         
| dvi_encoder_m0/encr/N228                                                                | dvi_encoder_m0/encr/N237_1                                                                   | 19         
| cmos_8_16bit_m0/x_cnt [0]                                                               | cmos_8_16bit_m0/x_cnt[0]                                                                     | 18         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122                                  | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.eq_7                                  | 18         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1                               | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1                                    | 18         
| nt_cmos_href                                                                            | cmos_href_ibuf                                                                               | 18         
| u_uart_decode/tx_cnt [2]                                                                | u_uart_decode/tx_cnt[2]                                                                      | 18         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N476                                  | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0]                                | 17         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N489                                  | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N489                                       | 17         
| sd_card_weight_inst/sd_card_top_m0/cmd_data_len [2]                                     | sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[2]                 | 17         
| i2c_config_m0/i2c_master_top_m0/byte_controller/core_ack                                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack                       | 17         
| dvi_encoder_m0/encg/N228                                                                | dvi_encoder_m0/encg/N237_1                                                                   | 17         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16                      | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16_2                         | 17         
| frame_read_write_m0/frame_fifo_read_m0/N157                                             | frame_read_write_m0/frame_fifo_read_m0/N160_1                                                | 17         
| video_timing_data_m0/video_de_d0                                                        | video_timing_data_m0/video_de_d0                                                             | 17         
| i2c_config_m0/i2c_master_top_m0/state [3]                                               | i2c_config_m0/i2c_master_top_m0/state[3]                                                     | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N359_inv                              | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N359inv                                    | 16         
| u_uart_decode/uart_tx_inst/N102                                                         | u_uart_decode/uart_tx_inst/N102                                                              | 16         
| i2c_config_m0/i2c_master_top_m0/state [2]                                               | i2c_config_m0/i2c_master_top_m0/state[2]                                                     | 16         
| i2c_config_m0/i2c_master_top_m0/state [1]                                               | i2c_config_m0/i2c_master_top_m0/state[1]                                                     | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N475                                  | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N475                                       | 16         
| sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N63                                    | sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N63                                         | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N4763                                | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N397_1                                     | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt [1]                          | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1]                                | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N437                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N437                            | 16         
| sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt [2]                          | sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2]                                | 16         
| u_uart_decode/uart_rx_inst/N109                                                         | u_uart_decode/uart_rx_inst/N109                                                              | 16         
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.843750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 1471     | 26304         | 6                   
| LUT                   | 2741     | 17536         | 16                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 4        | 48            | 9                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 91       | 240           | 38                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 7        | 20            | 35                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------+
| Type       | File Name                                          
+------------------------------------------------------------------+
| Input      | F:/pds_project/ConvKing/synthesize/top_syn.adf     
| Output     | F:/pds_project/ConvKing/device_map/top_map.adf     
|            | F:/pds_project/ConvKing/device_map/top_dmr.prt     
|            | F:/pds_project/ConvKing/device_map/top.dmr         
+------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 199,729,152 bytes
Total CPU  time to dev_map completion : 3.922 sec
Total real time to dev_map completion : 5.000 sec
