# Baseline MRU Configuration File
# System Configuration matching Table 1 specifications
# Core: OoO, Single Core, 2 GHz  
# Cache Replacement Policy: MRU (Most Recently Used)

# Simulation control
-max:inst                     0  # run to completion

# Core configuration  
-fetch:ifqsize                2  # instruction fetch queue size (fetch width)
-decode:width                 2  # instruction decode B/W
-issue:width                  2  # instruction issue B/W  
-commit:width                 2  # instruction commit B/W

# Execution units (IQ/LSQ/ROB)
-ruu:size                    64  # register update unit (ROB) size - using as IQ
-lsq:size                    32  # load/store queue (LSQ) size  
# Note: SimpleScalar doesn't have separate ROB parameter, RUU serves as combined IQ/ROB

# Branch prediction (Bimodal)
-bpred                    bimod  # branch predictor type
-bpred:bimod               4096  # bimodal predictor config (4K entries)
-bpred:ras                   32  # return address stack size (32 entries)
-bpred:btb            4096 4     # BTB config (4K entries, 4-way)

# Cache hierarchy (64-byte blocks) - MRU REPLACEMENT
# L1 I-cache: 32 KB, 4-way, 3-cycle latency, MRU
# 32KB / (4-way * 64 bytes) = 128 sets
-cache:il1       il1:128:64:4:m  # L1 instruction cache with MRU
-cache:il1lat                 3  # L1 I-cache hit latency

# L1 D-cache: 32 KB, 4-way, 3-cycle latency, MRU  
# 32KB / (4-way * 64 bytes) = 128 sets
-cache:dl1       dl1:128:64:4:m  # L1 data cache with MRU
-cache:dl1lat                 3  # L1 D-cache hit latency

# L2 Cache: 256 KB, 16-way, 9-cycle latency, MRU
# 256KB / (16-way * 64 bytes) = 256 sets
-cache:il2       ul2:256:64:16:m # L2 unified cache (il2 points to dl2) with MRU
-cache:dl2       ul2:256:64:16:m # L2 unified cache with MRU
-cache:il2lat                 9  # L2 cache hit latency
-cache:dl2lat                 9  # L2 cache hit latency

# Memory system (DDR3 1600 MHz - approximated)
-mem:lat                 200 4   # memory access latency (first chunk, inter chunk)
-mem:width                   8   # memory access bus width (bytes)

# TLBs (reasonable defaults)
-tlb:itlb        itlb:64:4096:4:l # instruction TLB
-tlb:dtlb        dtlb:64:4096:4:l # data TLB  
-tlb:lat                    30    # TLB miss latency

# Resource configuration
-res:ialu                     4  # integer ALUs
-res:imult                    1  # integer multiplier/dividers
-res:memport                  2  # memory system ports  
-res:fpalu                    4  # floating point ALUs
-res:fpmult                   1  # FP multiplier/dividers

# Other settings
-cache:flush               false # don't flush caches on system calls
-cache:icompress           false # don't compress instruction addresses