/*
 * eHCI host controller driver
 *
 * Copyright (C) 2012 MStar Inc.
 *
 *            Warning
 * This file is only for Mstar ARM
 * core chips later than Amber3.
 * ex. Amber3, Eagle, Agate, Edison,
 *     Eiffel
 *     Amethyst (A7p) 2012/12/21
 *     Kaiser (K3) 2013/01/08
 *     Kaiserin (K2) 2013/05/15
 *     Einstein 2013/6/14
 *     Kaisers (K3S)
 *     Kenya 2013/08/19
 *     Cedric (C3) 2013/10/11
 *
 * Date: Aug 2012
 */

#ifndef _EHCI_MSTAR_H
#define _EHCI_MSTAR_H

#include <mstar/mpatch_macro.h>


#define EHCI_MSTAR_VERSION "20180105"

//------ General constant definition ---------------------------------
#define DISABLE	0
#define ENABLE	1

#define BIT0	0x01
#define BIT1	0x02
#define BIT2	0x04
#define BIT3	0x08
#define BIT4	0x10
#define BIT5	0x20
#define BIT6	0x40
#define BIT7	0x80
//--------------------------------------------------------------------


//------ Additional port enable (default: 2 ports) -------------------
#if defined(CONFIG_MSTAR_AMBER3) || \
	defined(CONFIG_MSTAR_EAGLE) || \
	defined(CONFIG_MSTAR_AGATE) || \
	defined(CONFIG_MSTAR_EDISON) || \
	defined(CONFIG_MSTAR_EIFFEL) || \
	defined(CONFIG_MSTAR_NIKE) || \
	defined(CONFIG_MSTAR_EINSTEIN) || \
	defined(CONFIG_MSTAR_KAISER) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_MSTAR_KAISERS) || \
	defined(CONFIG_MSTAR_NIKON) || \
	defined(CONFIG_MSTAR_CEDRIC) || \
	defined(CONFIG_ARCH_INFINITY2)
	#define ENABLE_THIRD_EHC
#endif

#if defined(CONFIG_MSTAR_EINSTEIN) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_ARCH_INFINITY2)
	#define ENABLE_FOURTH_EHC
#endif
//--------------------------------------------------------------------


//------ Battery charger -------------------- -------------------
#if defined(CONFIG_MSTAR_EDISON)
//#define ENABLE_BATTERY_CHARGE
#endif

#if defined(CONFIG_MSTAR_EDISON)
//#define ENABLE_APPLE_CHARGER_SUPPORT
#endif

#if defined(CONFIG_MSTAR_AGATE)   || \
	defined(CONFIG_MSTAR_EDISON)  || \
	defined(CONFIG_MSTAR_EMERALD) || \
	defined(CONFIG_MSTAR_AMETHYST)|| \
	defined(CONFIG_MSTAR_EAGLE) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_MSTAR_CEDRIC)
	/* list for ICs before Edison
	 * Disable default setting.
	 */
	#define USB_NO_BC_FUNCTION
#endif

#if defined(CONFIG_MSTAR_EDISON)
#define USB_BATTERY_CHARGE_SETTING_1
#endif
//--------------------------------------------------------------------


//------ RIU base addr and bus-addr to phy-addr translation ----------
#if defined(CONFIG_ARM)
	//#include <mstar/mstar_chip.h>
#if defined(CONFIG_ARCH_CEDRIC) || \
	defined(CONFIG_ARCH_INFINITY) || \
	defined(CONFIG_ARCH_INFINITY2)  || \
	defined(CONFIG_ARCH_INFINITY3)
	#define _MSTAR_USB_BASEADR 0xfd200000UL
#endif

	#define MIU0_BUS_BASE_ADDR 	MSTAR_MIU0_BUS_BASE
	#define MIU1_BUS_BASE_ADDR	MSTAR_MIU1_BUS_BASE

	#if defined(CONFIG_MSTAR_INFINITY3)
		#define MIU0_PHY_BASE_ADDR	((unsigned long)0x00000000)
		/* MIU0 512M*/
		#define MIU0_SIZE		((unsigned long)0x20000000)

		#define MIU1_PHY_BASE_ADDR	((unsigned long)0x20000000)
		/* MIU1 0G*/
		#define MIU1_SIZE		((unsigned long)0x00000000)

		#define ENABLE_USB_NEW_MIU_SLE	1
		#define USB_MIU_SEL0	((u8) 0x01U)
		#define USB_MIU_SEL1	((u8) 0xefU)
		#define USB_MIU_SEL2	((u8) 0xefU)
		#define USB_MIU_SEL3	((u8) 0xefU)

	#elif defined(CONFIG_MSTAR_INFINITY2)
		#define MIU0_PHY_BASE_ADDR	((unsigned long)0x00000000ULL)
		/* MIU0 2G*/
		#define MIU0_SIZE		((unsigned long)0x80000000ULL)

		#define MIU1_PHY_BASE_ADDR	((unsigned long)0x80000000ULL)
		/* MIU1 2G*/
		#define MIU1_SIZE		((unsigned long)0x80000000ULL)

		#define ENABLE_USB_NEW_MIU_SLE	1
		#define USB_MIU_SEL0	((u8) 0x70U)
		#define USB_MIU_SEL1	((u8) 0xf8U)
		#define USB_MIU_SEL2	((u8) 0xefU)
		#define USB_MIU_SEL3	((u8) 0xefU)
	#endif

	#define MIU_FAIL_ADDR ULONG_MAX

	#define IN_MIU_BUS(A, NUM)	\
		(((A)>=MIU##NUM##_BUS_BASE_ADDR)&&((A)<=(MIU##NUM##_BUS_BASE_ADDR+MIU##NUM##_SIZE-1)))

	#define IN_MIU_PA(A, NUM)	\
		(((A)>=MIU##NUM##_PHY_BASE_ADDR)&&((A)<=(MIU##NUM##_PHY_BASE_ADDR+MIU##NUM##_SIZE-1)))

	#define PA_MIU(A, NUM)	\
		((A)-MIU##NUM##_BUS_BASE_ADDR+MIU##NUM##_PHY_BASE_ADDR)

	#define BUS_MIU(A, NUM)	\
		((A)-MIU##NUM##_PHY_BASE_ADDR+MIU##NUM##_BUS_BASE_ADDR)

	#if defined(MIU2_BUS_BASE_ADDR)
		#define _BUS2PA(A)	\
			(IN_MIU_BUS(A, 0) ? PA_MIU(A, 0) : (IN_MIU_BUS(A, 1)? PA_MIU(A, 1): (IN_MIU_BUS(A, 2)? PA_MIU(A, 2) : MIU_FAIL_ADDR)))

	#define PA2BUS(A)	\
			(IN_MIU_PA(A, 0) ? BUS_MIU(A, 0) : (IN_MIU_PA(A, 1)? BUS_MIU(A, 1): (IN_MIU_PA(A, 2)? BUS_MIU(A, 2) : MIU_FAIL_ADDR)))
	#else
		#define _BUS2PA(A)	\
			(IN_MIU_BUS(A, 0) ? PA_MIU(A, 0) : (IN_MIU_BUS(A, 1)? PA_MIU(A, 1): MIU_FAIL_ADDR))

		#define PA2BUS(A)	\
			(IN_MIU_PA(A, 0) ? BUS_MIU(A, 0) : (IN_MIU_PA(A, 1)? BUS_MIU(A, 1): MIU_FAIL_ADDR))
	#endif

	#define DEBUG_BUS_PA_PATCH
	#ifdef DEBUG_BUS_PA_PATCH
	static inline uintptr_t BUS2PA(uintptr_t addr)
	{
		uintptr_t ret;

		ret = _BUS2PA(addr);
		if (ret == MIU_FAIL_ADDR)
		{
			printk("[USB WARNING] unsupported bus address 0x%lx\n", (unsigned long) addr);
			printk("MSTAR_MIU0_BUS_BASE:%lx\n", (unsigned long) MSTAR_MIU0_BUS_BASE);
			printk("MSTAR_MIU1_BUS_BASE:%lx\n", (unsigned long) MSTAR_MIU1_BUS_BASE);
			#if defined(MSTAR_MIU2_BUS_BASE)
			printk("MSTAR_MIU2_BUS_BASE:%lx\n", (unsigned long) MSTAR_MIU2_BUS_BASE);
			#endif
			BUG();
		}
		return (ret);
	}
	#else
		#define BUS2PA(A) _BUS2PA(A)
	#endif
#else
	#define _MSTAR_USB_BASEADR 0xbf200000
#endif
#if defined(CONFIG_ARM) || defined(CONFIG_ARM64)|| defined(CONFIG_MIPS)
#define BUS_PA_PATCH
#endif
//--------------------------------------------------------------------


//------ UTMI, USBC and UHC base address -----------------------------
//---- Port0
#if defined(CONFIG_MSTAR_CEDRIC) || defined(CONFIG_MSTAR_INFINITY2)
#define _MSTAR_UTMI0_BASE	(_MSTAR_USB_BASEADR+(0x3A80*2))
#define _MSTAR_UHC0_BASE	(_MSTAR_USB_BASEADR+(0x2400*2))
#define _MSTAR_USBC0_BASE	(_MSTAR_USB_BASEADR+(0x0700*2))
#endif
#if defined(CONFIG_MSTAR_INFINITY) || defined(CONFIG_MSTAR_INFINITY3)
#define _MSTAR_UTMI0_BASE	(_MSTAR_USB_BASEADR+(0x42100*2))
#define _MSTAR_UHC0_BASE	(_MSTAR_USB_BASEADR+(0x42400*2))
#define _MSTAR_USBC0_BASE	(_MSTAR_USB_BASEADR+(0x42300*2))
#endif
#if defined(CONFIG_MSTAR_KAISERIN)
	/* ICs do not support BC */
	#define _MSTAR_BC0_BASE		(0)
#elif defined(CONFIG_MSTAR_KAISER) || \
	defined(CONFIG_MSTAR_KAISERS)
	#define _MSTAR_BC0_BASE		(_MSTAR_USB_BASEADR+(0x22F00*2))
#elif defined(CONFIG_MSTAR_KENYA)
	#define _MSTAR_BC0_BASE		(_MSTAR_USB_BASEADR+(0x205E0*2))
#elif defined(CONFIG_MSTAR_INFINITY) || defined(CONFIG_MSTAR_INFINITY3)
	#define _MSTAR_BC0_BASE		(_MSTAR_USB_BASEADR+(0x42200*2))
#elif defined(CONFIG_MSTAR_INFINITY2)
	#define _MSTAR_BC0_BASE		(_MSTAR_USB_BASEADR+(0x13700*2))
#else
	#define _MSTAR_BC0_BASE		(_MSTAR_USB_BASEADR+(0x23600*2))
#endif
//---- Port1
#if defined(CONFIG_MSTAR_INFINITY2)
#define _MSTAR_UTMI1_BASE	(_MSTAR_USB_BASEADR+(0x3A00*2))
#define _MSTAR_UHC1_BASE	(_MSTAR_USB_BASEADR+(0x0D00*2))
#define _MSTAR_USBC1_BASE	(_MSTAR_USB_BASEADR+(0x0780*2))
#else
#define _MSTAR_UTMI1_BASE	(_MSTAR_USB_BASEADR+(0x42900*2))
#define _MSTAR_UHC1_BASE	(_MSTAR_USB_BASEADR+(0x43200*2))
#define _MSTAR_USBC1_BASE	(_MSTAR_USB_BASEADR+(0x43100*2))
#endif

#if defined(CONFIG_MSTAR_KAISERIN)
	/* ICs do not support BC */
	#define _MSTAR_BC1_BASE		(0)
#elif defined(CONFIG_MSTAR_KAISER) || \
	defined(CONFIG_MSTAR_KAISERS)
	#define _MSTAR_BC1_BASE		(_MSTAR_USB_BASEADR+(0x22F40*2))
#elif defined(CONFIG_MSTAR_KENYA)
	#define _MSTAR_BC1_BASE		(_MSTAR_USB_BASEADR+(0x205C0*2))
#elif defined(CONFIG_MSTAR_INFINITY3)
	#define _MSTAR_BC1_BASE		(_MSTAR_USB_BASEADR+(0x43000*2))
#elif defined(CONFIG_MSTAR_INFINITY2)
	#define _MSTAR_BC1_BASE		(_MSTAR_USB_BASEADR+(0x13720*2))
#else
	#define _MSTAR_BC1_BASE		(_MSTAR_USB_BASEADR+(0x23620*2))
#endif

//U3HS
#define _MSTAR_UTMI2_BASE	(_MSTAR_USB_BASEADR+(0x3A80*2))
#define _MSTAR_UHC2_BASE	(_MSTAR_USB_BASEADR+(0x40400*2))
#define _MSTAR_USBC2_BASE	(_MSTAR_USB_BASEADR+(0x40600*2))
#define _MSTAR_BC2_BASE	(_MSTAR_USB_BASEADR+(0x13700*2))

//U3HSM1
#define _MSTAR_UTMI3_BASE	(_MSTAR_USB_BASEADR+(0x3880*2))
#define _MSTAR_UHC3_BASE	(_MSTAR_USB_BASEADR+(0x71A00*2))
#define _MSTAR_USBC3_BASE	(_MSTAR_USB_BASEADR+(0x71B80*2))
#define _MSTAR_BC3_BASE	(_MSTAR_USB_BASEADR+(0x3740*2))

//---- Chiptop for Chip version
#if defined(CONFIG_MSTAR_KAISERIN)
	#define MSTAR_CHIP_TOP_BASE	(_MSTAR_USB_BASEADR+(0x1E00*2))
#endif
//--------------------------------------------------------------------


//------ Hardware ECO enable switch ----------------------------------
//---- 1. cross point
#if 0 // every chip must enable it manually
#else
	#define ENABLE_LS_CROSS_POINT_ECO
	#if defined(CONFIG_MSTAR_KAISERIN)
		#define LS_CROSS_POINT_ECO_OFFSET	(0x39*2-1)
		#define LS_CROSS_POINT_ECO_BITSET	BIT2
	#else
		#define LS_CROSS_POINT_ECO_OFFSET	(0x04*2)
		#define LS_CROSS_POINT_ECO_BITSET	BIT6
	#endif
#endif

//---- 2. power noise
#if 0 // every chip must enable it manually
#else
	#define ENABLE_PWR_NOISE_ECO
#endif

//---- 3. tx/rx reset clock gating cause XIU timeout
#if 0 // every chip must enable it manually
#else
	#define ENABLE_TX_RX_RESET_CLK_GATING_ECO
	#if defined(CONFIG_MSTAR_KAISERIN)
		#define TX_RX_RESET_CLK_GATING_ECO_OFFSET	(0x39*2-1)
		#define TX_RX_RESET_CLK_GATING_ECO_BITSET	BIT1
	#else
		#define TX_RX_RESET_CLK_GATING_ECO_OFFSET	(0x04*2)
		#define TX_RX_RESET_CLK_GATING_ECO_BITSET	BIT5
	#endif
#endif

//---- 4. short packet lose interrupt without IOC
#if defined(CONFIG_MSTAR_AMBER3) || \
	defined(CONFIG_MSTAR_AGATE)
	#define ENABLE_LOSS_SHORT_PACKET_INTR_ECO
	#if defined(CONFIG_MSTAR_AMBER3)
		#define LOSS_SHORT_PACKET_INTR_ECO_OPOR
		#define LOSS_SHORT_PACKET_INTR_ECO_OFFSET	(0x0b*2-1)
		#define LOSS_SHORT_PACKET_INTR_ECO_BITSET	BIT2
	#else
		#define LOSS_SHORT_PACKET_INTR_ECO_OPOR
		#define LOSS_SHORT_PACKET_INTR_ECO_OFFSET	(0x04*2)
		#define LOSS_SHORT_PACKET_INTR_ECO_BITSET	BIT7
	#endif
#endif

//---- 5. babble avoidance
#if defined(CONFIG_MSTAR_AMBER3) || \
	defined(CONFIG_MSTAR_AGATE) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_ARCH_CEDRIC)
	#define ENABLE_BABBLE_ECO
	#if defined(CONFIG_ARCH_CEDRIC)
		#define BABBLE_ECO_OPOR
		#define BABBLE_ECO_OFFSET	(0x04*2)
		#define BABBLE_ECO_OP___	&
		#define BABBLE_ECO_BITSET	(~BIT6)
	#endif
#endif

//---- 6. lose packet in MDATA condition
#if defined(CONFIG_MSTAR_EDISON) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_MSTAR_CEDRIC)
	#define ENABLE_MDATA_ECO

	#if defined(CONFIG_MSTAR_EDISON) || \
		defined(CONFIG_MSTAR_CEDRIC)
		#define MDATA_ECO_OFFSET	(0x00*2)
		#define MDATA_ECO_BITSET	BIT4
	#elif defined(CONFIG_MSTAR_KAISERIN)
		#define MDATA_ECO_OFFSET	(0x0A*2)
		#define MDATA_ECO_BITSET	BIT6
	#else
		#define MDATA_ECO_OFFSET	(0x0F*2-1)
		#define MDATA_ECO_BITSET	BIT4
	#endif
#endif

//---- 7. change override to hs_txser_en condition (DM always keep high issue)
#if defined(CONFIG_MSTAR_KAISER) || \
	defined(CONFIG_MSTAR_KAISERS)
	#define ENABLE_HS_DM_KEEP_HIGH_ECO
#endif

//---- 8. fix pv2mi bridge mis-behavior
#if 0 // every chip must enable it manually
#else
	#define ENABLE_PV2MI_BRIDGE_ECO
#endif

//---- 9. change to 55 interface
#if !defined(CONFIG_MSTAR_AMBER3) && \
	!defined(CONFIG_MSTAR_AMETHYST)
	#define ENABLE_UTMI_55_INTERFACE
#endif

//---- 10. 240's phase as 120's clock
#if defined(CONFIG_MSTAR_AMETHYST) || \
	defined(CONFIG_MSTAR_EAGLE) || \
	defined(CONFIG_MSTAR_EMERALD) || \
	defined(CONFIG_MSTAR_KAISERIN) || \
	defined(CONFIG_MSTAR_CEDRIC)
	/* list ICs older than Edison, do nothing */
#elif defined(CONFIG_MSTAR_EIFFEL)
	#define ENABLE_UTMI_240_AS_120_PHASE_ECO
	#define UTMI_240_AS_120_PHASE_ECO_INV
#else
	/* bit<3> for 240's phase as 120's clock set 1, bit<4> for 240Mhz in mac 0 for faraday 1 for etron */
	#define ENABLE_UTMI_240_AS_120_PHASE_ECO
#endif

//---- 11. double date rate (480MHz)
#if defined(CONFIG_MSTAR_KAISERIN)
#define ENABLE_DOUBLE_DATARATE_SETTING
#endif

//---- 12. UPLL setting, normally it should be done in sboot
#if defined(CONFIG_MSTAR_KAISERIN)
#define ENABLE_UPLL_SETTING
#endif

//---- 13. chip top performance tuning
#if defined(CONFIG_MSTAR_KAISERIN)
#define ENABLE_CHIPTOP_PERFORMANCE_SETTING
#endif

//---- 14. HS connection fail problem (Gate into VFALL state)
#define ENABLE_HS_CONNECTION_FAIL_INTO_VFALL_ECO

//---- 15. Enable UHC Preamble ECO function
//#define ENABLE_UHC_PREAMBLE_ECO

//---- 16. Don't close RUN bit when device disconnect
#define ENABLE_UHC_RUN_BIT_ALWAYS_ON_ECO

//---- 18. Extra HS SOF after bus reset
#define ENABLE_UHC_EXTRA_HS_SOF_ECO

//---- 19. Not yet support MIU lower bound address subtraction ECO (for chips which use ENABLE_USB_NEW_MIU_SLE)
//#define DISABLE_MIU_LOW_BOUND_ADDR_SUBTRACT_ECO

//---- 20. UHC speed type report should be reset by device disconnection
#define ENABLE_DISCONNECT_SPEED_REPORT_RESET_ECO

//---- 21. Port Change Detect (PCD) is triggered by babble. Pulse trigger will not hang this condition.
/* 1'b0: level trigger
* 1'b1: one-pulse trigger
*/
#define ENABLE_BABBLE_PCD_ONE_PULSE_TRIGGER_ECO

//---- 22. generation of hhc_reset_u
/* 1'b0: hhc_reset is_u double sync of hhc_reset
* 1'b1: hhc_reset_u is one-pulse of hhc_reset
*/
#define ENABLE_HC_RESET_FAIL_ECO

//---- 23. EHCI keeps running when device is disconnected
//#define ENABLE_DISCONNECT_HC_KEEP_RUNNING_ECO

//---- 24. Chirp patch use software overwrite value
/* reg_sw_chirp_override_bit set to 0 */
#define DISABLE_NEW_HW_CHRIP_ECO


//--------------------------------------------------------------------


//------ Software patch enable switch --------------------------------
//---- 1. flush MIU pipe
#if 0 // every chip must apply it
	#define _USB_T3_WBTIMEOUT_PATCH 0
#else
	#define _USB_T3_WBTIMEOUT_PATCH 1
#endif

//---- 2. data structure (qtd ,...) must be 128-byte aligment
#if 0 // every chip must apply it
	#define _USB_128_ALIGMENT 0
#else
	#define _USB_128_ALIGMENT 1
#endif

//---- 3. tx/rx reset clock gating cause XIU timeout
#if defined(CONFIG_MSTAR_AMBER3)
	#define _USB_XIU_TIMEOUT_PATCH 1
#else
	#define _USB_XIU_TIMEOUT_PATCH 0
#endif

//---- 4. short packet lose interrupt without IOC
#if defined(CONFIG_MSTAR_AMBER3) || \
	defined(CONFIG_MSTAR_KAISERIN)
	#define _USB_SHORT_PACKET_LOSE_INT_PATCH 1
#else
	#define _USB_SHORT_PACKET_LOSE_INT_PATCH 0
#endif

//---- 5. QH blocking in MDATA condition, split zero-size data
#if 0 // every chip must apply it
	#define _USB_SPLIT_MDATA_BLOCKING_PATCH 0
#else
	#define _USB_SPLIT_MDATA_BLOCKING_PATCH 1
#endif

//---- 6. DM always keep high issue
#if !defined(ENABLE_HS_DM_KEEP_HIGH_ECO) // if without ECO solution, use SW patch.
	#if defined(CONFIG_MSTAR_AMBER3) || \
		defined(CONFIG_MSTAR_EAGLE)  || \
		defined(CONFIG_MSTAR_AGATE)  || \
		defined(CONFIG_MSTAR_EDISON) || \
		defined(CONFIG_MSTAR_AMETHYST) || \
		defined(CONFIG_MSTAR_CEDRIC)
		// list ICs before Edison.
		#define _USB_HS_CUR_DRIVE_DM_ALLWAYS_HIGH_PATCH 1
	#else
		#define _USB_HS_CUR_DRIVE_DM_ALLWAYS_HIGH_PATCH 0
	#endif
#else
	#define _USB_HS_CUR_DRIVE_DM_ALLWAYS_HIGH_PATCH 0
#endif

//---- 7. clear port eanble when device disconnect while bus reset
#if 0 // every chip must apply it, so far
	#define _USB_CLEAR_PORT_ENABLE_AFTER_FAIL_RESET_PATCH 0
#else
	#define _USB_CLEAR_PORT_ENABLE_AFTER_FAIL_RESET_PATCH 1
#endif

//---- 8. mstar host only supports "Throttle Mode" in split translation
#if 0 // every chip must apply it, so far
	#define _USB_TURN_ON_TT_THROTTLE_MODE_PATCH 0
#else
	#define _USB_TURN_ON_TT_THROTTLE_MODE_PATCH 1
#endif

//---- 9. lower squelch level to cover weak cable link
#if defined(CONFIG_MSTAR_EINSTEIN)
	#define _USB_ANALOG_RX_SQUELCH_PATCH 1
#else
	#define _USB_ANALOG_RX_SQUELCH_PATCH 0
#endif

//---- 10. high speed reset chirp patch
#define _USB_HS_CHIRP_PATCH 1

//---- 11. friendly customer patch
#define _USB_FRIENDLY_CUSTOMER_PATCH 1

//---- 12. enabe PVCI i_miwcplt wait for mi2uh_last_done_z
#define _USB_MIU_WRITE_WAIT_LAST_DONE_Z_PATCH 1

//--------------------------------------------------------------------


//------ Reduce EOF1 to 12us for performance imporvement -------------
#if !defined(CONFIG_MSTAR_AMBER3)
/* Enlarge EOP1 from 12us to 16us for babble prvention under hub case.
 * However, we keep the "old config name". 20130121
 */
	#define ENABLE_12US_EOF1
#endif
//--------------------------------------------------------------------

#if 0  //defined(CONFIG_MSTAR_EINSTEIN)
	#define _UTMI_PWR_SAV_MODE_ENABLE 1
#else
	#define _UTMI_PWR_SAV_MODE_ENABLE 0
#endif

//---- Setting PV2MI bridge read/write burst size to minimum
#define _USB_MINI_PV2MI_BURST_SIZE 1

//--------------------------------------------------------------------
	#define _USB_UTMI_DPDM_SWAP_P0 0
	#define _USB_UTMI_DPDM_SWAP_P1 0

//------ Titania3_series_start_ehc flag ------------------------------
// Use low word as flag
#define EHCFLAG_NONE			0x0
#define EHCFLAG_DPDM_SWAP		0x1
#define EHCFLAG_TESTPKG			0x2
#define EHCFLAG_DOUBLE_DATARATE		0x4
// Use high word as data
#define EHCFLAG_DDR_MASK		0xF0000000
#define EHCFLAG_DDR_x15			0x10000000 //480MHz x1.5
#define EHCFLAG_DDR_x18			0x20000000 //480MHz x1.8
//--------------------------------------------------------------------
// 0x00: 550mv, 0x20: 575, 0x40: 600, 0x60: 625
#define UTMI_DISCON_LEVEL_2A	(0x62)

//------ UTMI eye diagram parameters ---------------------------------
#if defined(CONFIG_MSTAR_AMBER3) ||\
	defined(CONFIG_MSTAR_EAGLE) ||\
	defined(CONFIG_MSTAR_AMETHYST)
	// for 40nm
	#define UTMI_EYE_SETTING_2C	(0x98)
	#define UTMI_EYE_SETTING_2D	(0x02)
	#define UTMI_EYE_SETTING_2E	(0x10)
	#define UTMI_EYE_SETTING_2F	(0x01)
#elif 0
	// for 40nm after Agate, use 55nm setting7
	#define UTMI_EYE_SETTING_2C	(0x90)
	#define UTMI_EYE_SETTING_2D	(0x03)
	#define UTMI_EYE_SETTING_2E	(0x30)
	#define UTMI_EYE_SETTING_2F	(0x81)
#elif 0
	// for 40nm after Agate, use 55nm setting6
	#define UTMI_EYE_SETTING_2C	(0x10)
	#define UTMI_EYE_SETTING_2D	(0x03)
	#define UTMI_EYE_SETTING_2E	(0x30)
	#define UTMI_EYE_SETTING_2F	(0x81)
#elif 0
	// for 40nm after Agate, use 55nm setting5
	#define UTMI_EYE_SETTING_2C	(0x90)
	#define UTMI_EYE_SETTING_2D	(0x02)
	#define UTMI_EYE_SETTING_2E	(0x30)
	#define UTMI_EYE_SETTING_2F	(0x81)
#elif 0
	// for 40nm after Agate, use 55nm setting4
	#define UTMI_EYE_SETTING_2C	(0x90)
	#define UTMI_EYE_SETTING_2D	(0x03)
	#define UTMI_EYE_SETTING_2E	(0x00)
	#define UTMI_EYE_SETTING_2F	(0x81)
#elif 0
	// for 40nm after Agate, use 55nm setting3
	#define UTMI_EYE_SETTING_2C	(0x10)
	#define UTMI_EYE_SETTING_2D	(0x03)
	#define UTMI_EYE_SETTING_2E	(0x00)
	#define UTMI_EYE_SETTING_2F	(0x81)
#elif defined(CONFIG_MSTAR_EDISON) || \
	defined(CONFIG_MSTAR_KAISER) || \
	defined(CONFIG_MSTAR_EIFFEL) || \
	defined(CONFIG_MSTAR_KAISERS)
	// for 40nm after Agate, use 55nm setting2
	#define UTMI_EYE_SETTING_2C	(0x90)
	#define UTMI_EYE_SETTING_2D	(0x02)
	#define UTMI_EYE_SETTING_2E	(0x00)
	#define UTMI_EYE_SETTING_2F	(0x81)
#else
	// for 40nm after Agate, use 55nm setting1, the default
	#define UTMI_EYE_SETTING_2C	(0x10)
	#define UTMI_EYE_SETTING_2D	(0x02)
	#define UTMI_EYE_SETTING_2E	(0x00)
	#define UTMI_EYE_SETTING_2F	(0x81)
#endif

/* function prototypes define */
void Titania3_series_start_ehc(unsigned int UTMI_base, unsigned int USBC_base, unsigned int UHC_base, unsigned int flag);
int usb_ehci_mstar_probe(const struct hc_driver *driver, struct usb_hcd **hcd_out, struct platform_device *dev);
void usb_ehci_mstar_remove(struct usb_hcd *hcd, struct platform_device *dev);

#endif	/* _EHCI_MSTAR_H */
