/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NETC_OCSRAM_MCM
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NETC_OCSRAM_MCM.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NETC_OCSRAM_MCM
 *
 * CMSIS Peripheral Access Layer for NETC_OCSRAM_MCM
 */

#if !defined(NETC_OCSRAM_MCM_H_)
#define NETC_OCSRAM_MCM_H_                       /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NETC_OCSRAM_MCM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_OCSRAM_MCM_Peripheral_Access_Layer NETC_OCSRAM_MCM Peripheral Access Layer
 * @{
 */

/** NETC_OCSRAM_MCM - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4];
  __IO uint32_t DTCMECCR;                          /**< DTCM ECC Control Register, offset: 0x4 */
       uint8_t RESERVED_1[24];
  __IO uint32_t INT_STATUS;                        /**< Interrupt Status Register, offset: 0x20 */
  __IO uint32_t INT_STAT_EN;                       /**< Interrupt Status Enable Register, offset: 0x24 */
  __IO uint32_t INT_SIG_EN;                        /**< Interrupt Enable Register, offset: 0x28 */
       uint8_t RESERVED_2[16];
  __I  uint32_t D2TCM_ECC_SINGLE_ERROR_INFO;       /**< D2TCM single-bit ECC Error Information, offset: 0x3C */
  __I  uint32_t D2TCM_ECC_SINGLE_ERROR_ADDR;       /**< D2TCM single-bit ECC Error Address Register, offset: 0x40 */
       uint8_t RESERVED_3[8];
  __I  uint32_t D2TCM_ECC_MULTI_ERROR_INFO;        /**< D2TCM multi-bit ECC Error Information Register, offset: 0x4C */
  __I  uint32_t D2TCM_ECC_MULTI_ERROR_ADDR;        /**< D2TCM multi-bit ECC Error Address Register, offset: 0x50 */
       uint8_t RESERVED_4[8];
  __I  uint32_t D0TCM_ECC_SINGLE_ERROR_INFO;       /**< D0TCM single-bit ECC Error Information Register, offset: 0x5C */
  __I  uint32_t D0TCM_ECC_SINGLE_ERROR_ADDR;       /**< D0TCM single-bit ECC Error Address Register, offset: 0x60 */
       uint8_t RESERVED_5[4];
  __I  uint32_t D0TCM_ECC_MULTI_ERROR_INFO;        /**< D0TCM multi-bit ECC Error Information Register, offset: 0x68 */
  __I  uint32_t D0TCM_ECC_MULTI_ERROR_ADDR;        /**< D0TCM multi-bit ECC Error Address Register, offset: 0x6C */
       uint8_t RESERVED_6[4];
  __I  uint32_t D1TCM_ECC_SINGLE_ERROR_INFO;       /**< D1TCM single-bit ECC Error Information Register, offset: 0x74 */
  __I  uint32_t D1TCM_ECC_SINGLE_ERROR_ADDR;       /**< D1TCM single-bit ECC Error Address Register, offset: 0x78 */
       uint8_t RESERVED_7[4];
  __I  uint32_t D1TCM_ECC_MULTI_ERROR_INFO;        /**< D1TCM multi-bit ECC Error Information Register, offset: 0x80 */
  __I  uint32_t D1TCM_ECC_MULTI_ERROR_ADDR;        /**< D1TCM multi-bit ECC Error Address Register, offset: 0x84 */
       uint8_t RESERVED_8[12];
  __IO uint32_t D0TCM_ECC_ERROR_INJEC;             /**< D0TCM ECC Error Injection Register, offset: 0x94 */
  __IO uint32_t D1TCM_ECC_ERROR_INJEC;             /**< D1TCM ECC Error Injection Register, offset: 0x98 */
} NETC_OCSRAM_MCM_Type;

/* ----------------------------------------------------------------------------
   -- NETC_OCSRAM_MCM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_OCSRAM_MCM_Register_Masks NETC_OCSRAM_MCM Register Masks
 * @{
 */

/*! @name DTCMECCR - DTCM ECC Control Register */
/*! @{ */

#define NETC_OCSRAM_MCM_DTCMECCR_WECC_DIS_MASK   (0x1U)
#define NETC_OCSRAM_MCM_DTCMECCR_WECC_DIS_SHIFT  (0U)
/*! WECC_DIS - Disable DTCM ECC Write Generation
 *  0b0..Enable ECC generation on DTCM write data
 *  0b1..Disable ECC generation on DTCM write data
 */
#define NETC_OCSRAM_MCM_DTCMECCR_WECC_DIS(x)     (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_DTCMECCR_WECC_DIS_SHIFT)) & NETC_OCSRAM_MCM_DTCMECCR_WECC_DIS_MASK)

#define NETC_OCSRAM_MCM_DTCMECCR_RECC_DIS_MASK   (0x2U)
#define NETC_OCSRAM_MCM_DTCMECCR_RECC_DIS_SHIFT  (1U)
/*! RECC_DIS - Disable DTCM ECC Read Check
 *  0b0..Enable ECC check on DTCM read data
 *  0b1..Disable ECC check on DTCM read data
 */
#define NETC_OCSRAM_MCM_DTCMECCR_RECC_DIS(x)     (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_DTCMECCR_RECC_DIS_SHIFT)) & NETC_OCSRAM_MCM_DTCMECCR_RECC_DIS_MASK)
/*! @} */

/*! @name INT_STATUS - Interrupt Status Register */
/*! @{ */

#define NETC_OCSRAM_MCM_INT_STATUS_D2TCM_ECC_ERRM_INT_MASK (0x300U)
#define NETC_OCSRAM_MCM_INT_STATUS_D2TCM_ECC_ERRM_INT_SHIFT (8U)
/*! D2TCM_ECC_ERRM_INT - D2TCM Access multi-bit ECC Error Interrupt Status
 *  0b00..D2TCM multi-bit ECC error does not happen
 *  0b01..D2TCM multi-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STATUS_D2TCM_ECC_ERRM_INT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STATUS_D2TCM_ECC_ERRM_INT_SHIFT)) & NETC_OCSRAM_MCM_INT_STATUS_D2TCM_ECC_ERRM_INT_MASK)

#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRM_INT_MASK (0x400U)
#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRM_INT_SHIFT (10U)
/*! D0TCM_ECC_ERRM_INT - D0TCM Interrupt Status
 *  0b0..D0TCM multi-bit ECC error does not happen
 *  0b1..D0TCM multi-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRM_INT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRM_INT_SHIFT)) & NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRM_INT_MASK)

#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRS_INT_MASK (0x800U)
#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRS_INT_SHIFT (11U)
/*! D0TCM_ECC_ERRS_INT - D0TCM access single-bit ECC Error Interrupt Status
 *  0b0..D0single-bit ECC error does not happen
 *  0b1..D0TCM single-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRS_INT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRS_INT_SHIFT)) & NETC_OCSRAM_MCM_INT_STATUS_D0TCM_ECC_ERRS_INT_MASK)

#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRM_INT_MASK (0x1000U)
#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRM_INT_SHIFT (12U)
/*! D1TCM_ECC_ERRM_INT - D1TCM access multi-bit ECC Error Interrupt Status
 *  0b0..D1TCM multi-bit ECC error does not happen
 *  0b1..D1TCM multi-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRM_INT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRM_INT_SHIFT)) & NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRM_INT_MASK)

#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRS_INT_MASK (0x2000U)
#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRS_INT_SHIFT (13U)
/*! D1TCM_ECC_ERRS_INT - D1TCM access single-bit ECC Error Interrupt Status
 *  0b0..D1TCM single-bit ECC error does not happen
 *  0b1..D1TCM single-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRS_INT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRS_INT_SHIFT)) & NETC_OCSRAM_MCM_INT_STATUS_D1TCM_ECC_ERRS_INT_MASK)
/*! @} */

/*! @name INT_STAT_EN - Interrupt Status Enable Register */
/*! @{ */

#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRM_INFO_EN_MASK (0x100U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRM_INFO_EN_SHIFT (8U)
/*! D2TCM_ERRM_INFO_EN - D2TCM Access multi-bit ECC Error Info Status Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRM_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRM_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRM_INFO_EN_MASK)

#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRS_INFO_EN_MASK (0x200U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRS_INFO_EN_SHIFT (9U)
/*! D2TCM_ERRS_INFO_EN - D2TCM Access single bit ECC Error Info Status Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRS_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRS_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D2TCM_ERRS_INFO_EN_MASK)

#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRM_INFO_EN_MASK (0x400U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRM_INFO_EN_SHIFT (10U)
/*! D0TCM_ERRM_INFO_EN - D0TCM Access multi bit ECC Error Info Status Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRM_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRM_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRM_INFO_EN_MASK)

#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRS_INFO_EN_MASK (0x800U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRS_INFO_EN_SHIFT (11U)
/*! D0TCM_ERRS_INFO_EN - D0TCM Access single bit ECC Error Info Status Enable
 *  0b0..D1TCM multi-bit ECC error does not happen
 *  0b1..D1TCM multi-bit ECC error happens.
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRS_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRS_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D0TCM_ERRS_INFO_EN_MASK)

#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRM_INFO_EN_MASK (0x1000U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRM_INFO_EN_SHIFT (12U)
/*! D1TCM_ERRM_INFO_EN - D1TCM Access multi bit ECC Error Info Status Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRM_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRM_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRM_INFO_EN_MASK)

#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRS_INFO_EN_MASK (0x2000U)
#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRS_INFO_EN_SHIFT (13U)
/*! D1TCM_ERRS_INFO_EN - D1TCM Access single bit ECC Error Info Status Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRS_INFO_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRS_INFO_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_STAT_EN_D1TCM_ERRS_INFO_EN_MASK)
/*! @} */

/*! @name INT_SIG_EN - Interrupt Enable Register */
/*! @{ */

#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRM_INT_SIG_EN_MASK (0x100U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRM_INT_SIG_EN_SHIFT (8U)
/*! D2TCM_ERRM_INT_SIG_EN - D2ITCM Access multi bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRM_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRM_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRM_INT_SIG_EN_MASK)

#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRS_INT_SIG_EN_MASK (0x200U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRS_INT_SIG_EN_SHIFT (9U)
/*! D2TCM_ERRS_INT_SIG_EN - D2TCM Access single bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRS_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRS_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D2TCM_ERRS_INT_SIG_EN_MASK)

#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRM_INT_SIG_EN_MASK (0x400U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRM_INT_SIG_EN_SHIFT (10U)
/*! D0TCM_ERRM_INT_SIG_EN - D0TCM Access multi bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRM_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRM_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRM_INT_SIG_EN_MASK)

#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRS_INT_SIG_EN_MASK (0x800U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRS_INT_SIG_EN_SHIFT (11U)
/*! D0TCM_ERRS_INT_SIG_EN - D0TCM Access single bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRS_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRS_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D0TCM_ERRS_INT_SIG_EN_MASK)

#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRM_INT_SIG_EN_MASK (0x1000U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRM_INT_SIG_EN_SHIFT (12U)
/*! D1TCM_ERRM_INT_SIG_EN - D1TCM Access multi bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRM_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRM_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRM_INT_SIG_EN_MASK)

#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRS_INT_SIG_EN_MASK (0x2000U)
#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRS_INT_SIG_EN_SHIFT (13U)
/*! D1TCM_ERRS_INT_SIG_EN - D1TCM Access single bit ECC Error Interrupt Signal Enable
 *  0b0..Masked
 *  0b1..Enabled
 */
#define NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRS_INT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRS_INT_SIG_EN_SHIFT)) & NETC_OCSRAM_MCM_INT_SIG_EN_D1TCM_ERRS_INT_SIG_EN_MASK)
/*! @} */

/*! @name D2TCM_ECC_SINGLE_ERROR_INFO - D2TCM single-bit ECC Error Information */
/*! @{ */

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFW_SHIFT (0U)
/*! D2TCM_ECCS_EFW - D2TCM single-bit ECC error corresponding tcm_wr value.
 *  0b0..Read
 *  0b1..Write
 */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFW_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFW_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSIZ_SHIFT (1U)
/*! D2TCM_ECCS_EFSIZ - D2TCM single-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFMST_SHIFT (4U)
/*! D2TCM_ECCS_EFMST - D2TCM single-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFMST_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFPRT_SHIFT (8U)
/*! D2TCM_ECCS_EFPRT - D2TCM single bit ECC error corresponding to tcm_priv */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFPRT_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_MASK (0x7F000U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_SHIFT (12U)
/*! D2TCM_ECCS_EFSYN - D2TCM single-bit ECC error corresponding to ECC syndrome */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_MASK)
/*! @} */

/*! @name D2TCM_ECC_SINGLE_ERROR_ADDR - D2TCM single-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_ADDR_D2TCM_ECCS_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_ADDR_D2TCM_ECCS_ERRED_ADDR_SHIFT (0U)
/*! D2TCM_ECCS_ERRED_ADDR - D2TCM single-bit ECC error address */
#define NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_ADDR_D2TCM_ECCS_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_ADDR_D2TCM_ECCS_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_SINGLE_ERROR_ADDR_D2TCM_ECCS_ERRED_ADDR_MASK)
/*! @} */

/*! @name D2TCM_ECC_MULTI_ERROR_INFO - D2TCM multi-bit ECC Error Information Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFW_SHIFT (0U)
/*! D2TCM_ECCM_EFW - D2TCM multi-bit ECC error corresponding tcm_wr value */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFW_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFW_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSIZ_SHIFT (1U)
/*! D2TCM_ECCM_EFSIZ - D2TCM multi-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFMST_SHIFT (4U)
/*! D2TCM_ECCM_EFMST - D2TCM multi-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFMST_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFPRT_SHIFT (8U)
/*! D2TCM_ECCM_EFPRT - D2TCM multi-bit ECC error corresponding tcm_priv */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFPRT_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSYN_MASK (0xF000U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSYN_SHIFT (12U)
/*! D2TCM_ECCM_EFSYN - D2TCM multi-bit ECC error corresponding syndrome */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D2TCM_ECCM_EFSYN_MASK)

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSYN_MASK (0x70000U)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSYN_SHIFT (16U)
/*! D0TCM_ECCM_EFSYN - D0TCM multi-bit ECC error corresponding syndrome */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSYN_MASK)
/*! @} */

/*! @name D2TCM_ECC_MULTI_ERROR_ADDR - D2TCM multi-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_ADDR_D2TCM_ECCM_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_ADDR_D2TCM_ECCM_ERRED_ADDR_SHIFT (0U)
/*! D2TCM_ECCM_ERRED_ADDR - ITCM multi-bit ECC error address */
#define NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_ADDR_D2TCM_ECCM_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_ADDR_D2TCM_ECCM_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D2TCM_ECC_MULTI_ERROR_ADDR_D2TCM_ECCM_ERRED_ADDR_MASK)
/*! @} */

/*! @name D0TCM_ECC_SINGLE_ERROR_INFO - D0TCM single-bit ECC Error Information Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFW_SHIFT (0U)
/*! D0TCM_ECCS_EFW - D0TCM single-bit ECC error corresponding tcm_wr value.
 *  0b0..Read only
 *  0b1..Write
 */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFW_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFW_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSIZ_SHIFT (1U)
/*! D0TCM_ECCS_EFSIZ - D0TCM single-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFMST_SHIFT (4U)
/*! D0TCM_ECCS_EFMST - D0TCM single-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFMST_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFPRT_SHIFT (8U)
/*! D0TCM_ECCS_EFPRT - D0TCM single-bit ECC error corresponding tcm_priv */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFPRT_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSYN_MASK (0x7F000U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSYN_SHIFT (12U)
/*! D0TCM_ECCS_EFSYN - D0TCM single-bit ECC error */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_INFO_D0TCM_ECCS_EFSYN_MASK)
/*! @} */

/*! @name D0TCM_ECC_SINGLE_ERROR_ADDR - D0TCM single-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_ADDR_D0TCM_ECCS_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_ADDR_D0TCM_ECCS_ERRED_ADDR_SHIFT (0U)
/*! D0TCM_ECCS_ERRED_ADDR - D0TCM single-bit ECC error address */
#define NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_ADDR_D0TCM_ECCS_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_ADDR_D0TCM_ECCS_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_SINGLE_ERROR_ADDR_D0TCM_ECCS_ERRED_ADDR_MASK)
/*! @} */

/*! @name D0TCM_ECC_MULTI_ERROR_INFO - D0TCM multi-bit ECC Error Information Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFW_SHIFT (0U)
/*! D0TCM_ECCM_EFW - D0TCM multi-bit ECC error corresponding tcm_wr value */
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFW_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFW_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSIZ_SHIFT (1U)
/*! D0TCM_ECCM_EFSIZ - D0TCM multi-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFMST_SHIFT (4U)
/*! D0TCM_ECCM_EFMST - D0TCM multi-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFMST_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFPRT_SHIFT (8U)
/*! D0TCM_ECCM_EFPRT - D0TCM multi-bit ECC error corresponding tcm_priv */
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_INFO_D0TCM_ECCM_EFPRT_MASK)
/*! @} */

/*! @name D0TCM_ECC_MULTI_ERROR_ADDR - D0TCM multi-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_ADDR_D0TCM_ECCM_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_ADDR_D0TCM_ECCM_ERRED_ADDR_SHIFT (0U)
/*! D0TCM_ECCM_ERRED_ADDR - D0TCM multi-bit ECC error address */
#define NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_ADDR_D0TCM_ECCM_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_ADDR_D0TCM_ECCM_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_MULTI_ERROR_ADDR_D0TCM_ECCM_ERRED_ADDR_MASK)
/*! @} */

/*! @name D1TCM_ECC_SINGLE_ERROR_INFO - D1TCM single-bit ECC Error Information Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFW_SHIFT (0U)
/*! D1TCM_ECCS_EFW - D1TCM single-bit ECC error corresponding tcm_wr value
 *  0b0..Read only
 *  0b1..Write
 */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFW_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFW_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSIZ_SHIFT (1U)
/*! D1TCM_ECCS_EFSIZ - D1TCM single-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFMST_SHIFT (4U)
/*! D1TCM_ECCS_EFMST - D1TCM single-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFMST_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFPRT_SHIFT (8U)
/*! D1TCM_ECCS_EFPRT - D1TCM single-bit ECC error corresponding tcm_priv */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFPRT_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSYN_MASK (0xF000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSYN_SHIFT (12U)
/*! D1TCM_ECCS_EFSYN - D1TCM single-bit ECC error */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D1TCM_ECCS_EFSYN_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_MASK (0x70000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_SHIFT (16U)
/*! D2TCM_ECCS_EFSYN - D2TCM single-bit ECC error */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_INFO_D2TCM_ECCS_EFSYN_MASK)
/*! @} */

/*! @name D1TCM_ECC_SINGLE_ERROR_ADDR - D1TCM single-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_ADDR_D1TCM_ECCS_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_ADDR_D1TCM_ECCS_ERRED_ADDR_SHIFT (0U)
/*! D1TCM_ECCS_ERRED_ADDR - D1TCM single-bit ECC error address */
#define NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_ADDR_D1TCM_ECCS_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_ADDR_D1TCM_ECCS_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_SINGLE_ERROR_ADDR_D1TCM_ECCS_ERRED_ADDR_MASK)
/*! @} */

/*! @name D1TCM_ECC_MULTI_ERROR_INFO - D1TCM multi-bit ECC Error Information Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFW_MASK (0x1U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFW_SHIFT (0U)
/*! D1TCM_ECCM_EFW - D1TCM multi-bit ECC error corresponding tcm_wr value */
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFW(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFW_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFW_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFSIZ_MASK (0xEU)
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFSIZ_SHIFT (1U)
/*! D1TCM_ECCM_EFSIZ - D1TCM multi-bit ECC error corresponding tcm access size */
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFSIZ(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFSIZ_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFSIZ_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFMST_MASK (0xF0U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFMST_SHIFT (4U)
/*! D1TCM_ECCM_EFMST - D1TCM multi-bit ECC error corresponding tcm_master */
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFMST(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFMST_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFMST_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFPRT_MASK (0xF00U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFPRT_SHIFT (8U)
/*! D1TCM_ECCM_EFPRT - D1TCM multi-bit ECC error corresponding tcm_priv */
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFPRT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFPRT_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_INFO_D1TCM_ECCM_EFPRT_MASK)
/*! @} */

/*! @name D1TCM_ECC_MULTI_ERROR_ADDR - D1TCM multi-bit ECC Error Address Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_ADDR_D1TCM_ECCM_ERRED_ADDR_MASK (0xFFFFFFFFU)
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_ADDR_D1TCM_ECCM_ERRED_ADDR_SHIFT (0U)
/*! D1TCM_ECCM_ERRED_ADDR - D1TCM multi-bit ECC error address */
#define NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_ADDR_D1TCM_ECCM_ERRED_ADDR(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_ADDR_D1TCM_ECCM_ERRED_ADDR_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_MULTI_ERROR_ADDR_D1TCM_ECCM_ERRED_ADDR_MASK)
/*! @} */

/*! @name D0TCM_ECC_ERROR_INJEC - D0TCM ECC Error Injection Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR1BIT_MASK (0xFFU)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR1BIT_SHIFT (0U)
/*! D0TCM_ERR1BIT - Bit position of the bit to inject ECC Error. Can be used for single-bit and multi-bit ECC Error injection. */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR1BIT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR1BIT_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR1BIT_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR2BIT_MASK (0xFF00U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR2BIT_SHIFT (8U)
/*! D0TCM_ERR2BIT - Bit position of the second bit to inject multi-bit ECC Error */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR2BIT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR2BIT_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_ERR2BIT_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR11BI_MASK (0x10000U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR11BI_SHIFT (16U)
/*! D0TCM_FR11BI - Force One 1-Bit Data Inversion(single-bit ECC error) on D0TCM write access */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR11BI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR11BI_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR11BI_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR1NCI_MASK (0x20000U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR1NCI_SHIFT (17U)
/*! D0TCM_FR1NCI - Force One Noncorrectable Data Inversion(multi-bit ECC error) on D0TCM write access */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR1NCI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR1NCI_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FR1NCI_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRC1BI_MASK (0x40000U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRC1BI_SHIFT (18U)
/*! D0TCM_FRC1BI - Force Continuous 1-Bit Data Inversions (single-bit ECC error) on D0TCM write access */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRC1BI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRC1BI_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRC1BI_MASK)

#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRCNCI_MASK (0x80000U)
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRCNCI_SHIFT (19U)
/*! D0TCM_FRCNCI - Force Continuous Noncorrectable Data Inversions (multi-bit ECC error) on D0TCM write access */
#define NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRCNCI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRCNCI_SHIFT)) & NETC_OCSRAM_MCM_D0TCM_ECC_ERROR_INJEC_D0TCM_FRCNCI_MASK)
/*! @} */

/*! @name D1TCM_ECC_ERROR_INJEC - D1TCM ECC Error Injection Register */
/*! @{ */

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR1BIT_MASK (0xFFU)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR1BIT_SHIFT (0U)
/*! D1TCM_ERR1BIT - Bit position of the bit to inject ECC Error. Can be used for single-bit and multi-bit ECC Error injection */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR1BIT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR1BIT_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR1BIT_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR2BIT_MASK (0xFF00U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR2BIT_SHIFT (8U)
/*! D1TCM_ERR2BIT - Bit position of the second bit to inject multi-bit ECC Error */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR2BIT(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR2BIT_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_ERR2BIT_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR11BI_MASK (0x10000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR11BI_SHIFT (16U)
/*! D1TCM_FR11BI - Force One 1-Bit Data Inversion(single-bit ECC error) on D1TCM write access */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR11BI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR11BI_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR11BI_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR1NCI_MASK (0x20000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR1NCI_SHIFT (17U)
/*! D1TCM_FR1NCI - Force One Noncorrectable Data Inversion(multi-bit ECC error) on D1TCM write access */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR1NCI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR1NCI_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FR1NCI_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRC1BI_MASK (0x40000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRC1BI_SHIFT (18U)
/*! D1TCM_FRC1BI - Force Continuous 1-Bit Data Inversions (single-bit ECC error) on D1TCM write access */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRC1BI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRC1BI_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRC1BI_MASK)

#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRCNCI_MASK (0x80000U)
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRCNCI_SHIFT (19U)
/*! D1TCM_FRCNCI - Force Continuous Noncorrectable Data Inversions (multi-bit ECC error) on D1TCM write access */
#define NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRCNCI(x) (((uint32_t)(((uint32_t)(x)) << NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRCNCI_SHIFT)) & NETC_OCSRAM_MCM_D1TCM_ECC_ERROR_INJEC_D1TCM_FRCNCI_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NETC_OCSRAM_MCM_Register_Masks */


/*!
 * @}
 */ /* end of group NETC_OCSRAM_MCM_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NETC_OCSRAM_MCM_H_ */

