

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Wed Jan 03 16:29:19 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        GMM_backsub_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  4533761|  15746561|  4533762|  15746562|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_backsub_EM_ALGO_fu_430  |backsub_EM_ALGO  |   53|  185|   53|  185|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------------------------------------------+---------+----------+----------------+-----------+-----------+------+----------+
        |                                                                                          |       Latency      |    Iteration   |  Initiation Interval  | Trip |          |
        |                                         Loop Name                                        |   min   |    max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------+---------+----------+----------------+-----------+-----------+------+----------+
        |- Loop 1                                                                                  |  4533760|  15746560| 35420 ~ 123020 |          -|          -|   128|    no    |
        | + memcpy..frame_in                                                                       |      601|       601|               3|          1|          1|   600|    yes   |
        | + Loop 1.2                                                                               |    42600|    121800|    71 ~ 203    |          -|          -|   600|    no    |
        | + Loop 1.3                                                                               |    34200|    113400|    57 ~ 189    |          -|          -|   600|    no    |
        | + memcpy.frame_out.backsub(unsigned char*, unsigned char*, bool, float*)::out_frame.gep  |      601|       601|               3|          1|          1|   600|    yes   |
        +------------------------------------------------------------------------------------------+---------+----------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    673|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     17|    7966|  12807|
|Memory           |      145|      -|       2|     10|
|Multiplexer      |        -|      -|       -|    693|
|Register         |        -|      -|    1204|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      147|     17|    9172|  14183|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       52|      7|       8|     26|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |backsub_AXILiteS_s_axi_U     |backsub_AXILiteS_s_axi     |        0|      0|   144|    232|
    |backsub_CRTL_BUS_s_axi_U     |backsub_CRTL_BUS_s_axi     |        0|      0|    75|    106|
    |grp_backsub_EM_ALGO_fu_430   |backsub_EM_ALGO            |        2|     17|  6651|  11069|
    |backsub_gmem_m_axi_U         |backsub_gmem_m_axi         |        0|      0|   548|    700|
    |backsub_gmem_offset_m_axi_U  |backsub_gmem_offset_m_axi  |        0|      0|   548|    700|
    +-----------------------------+---------------------------+---------+-------+------+-------+
    |Total                        |                           |        2|     17|  7966|  12807|
    +-----------------------------+---------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory    |       Module       | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |back_gauss_U  |backsub_back_gauss  |       16|  0|   0|  153600|    1|     1|       153600|
    |data_array_U  |backsub_data_array  |        1|  0|   0|     600|    8|     1|         4800|
    |matchsum_U    |backsub_matchsum    |      128|  0|   0|  153600|    8|     1|      1228800|
    |out_frame_U   |backsub_out_frame   |        0|  2|  10|     600|    1|     1|          600|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |Total         |                    |      145|  2|  10|  308400|   18|     4|      1387800|
    +--------------+--------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_655_p2           |     +    |      0|  0|  10|          10|           1|
    |indvar_next1_fu_912_p2  |     +    |      0|  0|  10|          10|           1|
    |indvar_next_fu_577_p2   |     +    |      0|  0|  10|          10|           1|
    |j_1_fu_638_p2           |     +    |      0|  0|  10|          10|           1|
    |next_mul1_fu_534_p2     |     +    |      0|  0|  17|          17|          10|
    |next_mul_fu_540_p2      |     +    |      0|  0|  19|          19|          12|
    |para6_sum1_fu_853_p2    |     +    |      0|  0|  33|          33|          33|
    |para6_sum2_fu_865_p2    |     +    |      0|  0|  33|          33|          33|
    |para6_sum7_fu_799_p2    |     +    |      0|  0|  33|          33|          33|
    |para6_sum8_fu_820_p2    |     +    |      0|  0|  33|          33|          33|
    |para6_sum9_fu_841_p2    |     +    |      0|  0|  33|          33|          33|
    |para6_sum_fu_752_p2     |     +    |      0|  0|  33|          33|          33|
    |tmp_10_fu_777_p2        |     +    |      0|  0|  33|          33|          33|
    |tmp_14_fu_665_p2        |     +    |      0|  0|  17|          17|          17|
    |tmp_17_fu_739_p2        |     +    |      0|  0|  20|          20|          20|
    |tmp_21_fu_757_p2        |     +    |      0|  0|  21|          21|          21|
    |tmp_23_fu_762_p2        |     +    |      0|  0|  21|          21|          21|
    |tmp_25_fu_767_p2        |     +    |      0|  0|  21|          21|          21|
    |tmp_26_fu_772_p2        |     +    |      0|  0|  21|          21|          21|
    |tmp_4_fu_562_p2         |     +    |      0|  0|  33|          33|          33|
    |x_1_fu_552_p2           |     +    |      0|  0|   8|           8|           1|
    |tmp_16_fu_725_p2        |     -    |      0|  0|  14|          14|          14|
    |extLd_fu_923_p3         |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_1020         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_446          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_649_p2     |   icmp   |      0|  0|   4|          10|          10|
    |exitcond2_fu_546_p2     |   icmp   |      0|  0|   3|           8|           9|
    |exitcond3_fu_906_p2     |   icmp   |      0|  0|   4|          10|          10|
    |exitcond9_fu_571_p2     |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_fu_632_p2      |   icmp   |      0|  0|   4|          10|          10|
    |tmp_19_fu_790_p2        |    or    |      0|  0|  44|          32|           1|
    |tmp_22_fu_685_p2        |    or    |      0|  0|  23|          18|           1|
    |tmp_7_fu_592_p2         |    or    |      0|  0|  25|          19|           2|
    |tmp_8_fu_602_p2         |    or    |      0|  0|  25|          19|           2|
    |tmp_9_fu_612_p2         |    or    |      0|  0|  25|          19|           3|
    |tmp_s_fu_622_p2         |    or    |      0|  0|  25|          19|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 673|         660|         491|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  72|         40|    1|         40|
    |ap_reg_ppiten_pp0_it2               |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2               |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY          |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_offset_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_offset_WREADY   |   1|          2|    1|          2|
    |back_gauss_address0                 |  18|          3|   18|         54|
    |back_gauss_address1                 |  18|          3|   18|         54|
    |back_gauss_ce0                      |   1|          3|    1|          3|
    |back_gauss_ce1                      |   1|          3|    1|          3|
    |back_gauss_d0                       |   1|          3|    1|          3|
    |back_gauss_d1                       |   1|          3|    1|          3|
    |back_gauss_we0                      |   1|          3|    1|          3|
    |back_gauss_we1                      |   1|          3|    1|          3|
    |data_array_address0                 |  10|          4|   10|         40|
    |gmem_offset_ARVALID                 |   1|          2|    1|          2|
    |gmem_offset_AWADDR                  |  64|          8|   32|        256|
    |gmem_offset_AWBURST                 |   2|          2|    2|          4|
    |gmem_offset_AWCACHE                 |   4|          2|    4|          8|
    |gmem_offset_AWID                    |   1|          2|    1|          2|
    |gmem_offset_AWLEN                   |  32|          3|   32|         96|
    |gmem_offset_AWLOCK                  |   2|          2|    2|          4|
    |gmem_offset_AWPROT                  |   3|          2|    3|          6|
    |gmem_offset_AWQOS                   |   4|          2|    4|          8|
    |gmem_offset_AWREGION                |   4|          2|    4|          8|
    |gmem_offset_AWSIZE                  |   3|          2|    3|          6|
    |gmem_offset_AWUSER                  |   1|          2|    1|          2|
    |gmem_offset_AWVALID                 |   1|          3|    1|          3|
    |gmem_offset_BREADY                  |   1|          3|    1|          3|
    |gmem_offset_RREADY                  |   1|          2|    1|          2|
    |gmem_offset_WDATA                   |  32|          5|   32|        160|
    |gmem_offset_WID                     |   1|          2|    1|          2|
    |gmem_offset_WLAST                   |   1|          2|    1|          2|
    |gmem_offset_WSTRB                   |   4|          3|    4|         12|
    |gmem_offset_WUSER                   |   1|          2|    1|          2|
    |gmem_offset_WVALID                  |   1|          3|    1|          3|
    |grp_backsub_EM_ALGO_fu_430_pos_r    |  10|          3|   10|         30|
    |grp_fu_458_p2                       |  32|          3|   32|         96|
    |grp_fu_465_p2                       |  32|          3|   32|         96|
    |grp_fu_471_p2                       |  32|          3|   32|         96|
    |grp_fu_477_p2                       |  32|          3|   32|         96|
    |grp_fu_483_p2                       |  32|          3|   32|         96|
    |grp_fu_489_p2                       |  32|          3|   32|         96|
    |grp_fu_495_p2                       |  32|          3|   32|         96|
    |grp_fu_501_p2                       |  32|          3|   32|         96|
    |i_reg_407                           |  10|          2|   10|         20|
    |indvar1_reg_419                     |  10|          2|   10|         20|
    |indvar_phi_fu_387_p4                |  10|          2|   10|         20|
    |indvar_reg_383                      |  10|          2|   10|         20|
    |j_reg_395                           |  10|          2|   10|         20|
    |matchsum_address0                   |  18|          3|   18|         54|
    |matchsum_ce0                        |   1|          3|    1|          3|
    |matchsum_d0                         |   8|          3|    8|         24|
    |matchsum_we0                        |   1|          3|    1|          3|
    |out_frame_address0                  |  10|          4|   10|         40|
    |phi_mul1_reg_371                    |  17|          2|   17|         34|
    |phi_mul_reg_359                     |  19|          2|   19|         38|
    |x_reg_347                           |   8|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 693|        197|  590|       1921|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  39|   0|   39|          0|
    |ap_reg_ioackin_gmem_ARREADY                       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY                       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY                        |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_offset_AWREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_offset_WREADY                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                             |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond3_reg_1204_pp1_it1           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond9_reg_998_pp0_it1            |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_383_pp0_it1               |  10|   0|   10|          0|
    |exitcond3_reg_1204                                |   1|   0|    1|          0|
    |exitcond9_reg_998                                 |   1|   0|    1|          0|
    |extLd_reg_1218                                    |   8|   0|    8|          0|
    |gmem_addr_1_read_reg_1007                         |   8|   0|    8|          0|
    |grp_backsub_EM_ALGO_fu_430_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_1058                                      |  10|   0|   10|          0|
    |i_reg_407                                         |  10|   0|   10|          0|
    |indvar1_reg_419                                   |  10|   0|   10|          0|
    |indvar_next_reg_1002                              |  10|   0|   10|          0|
    |indvar_reg_383                                    |  10|   0|   10|          0|
    |init_read_reg_931                                 |   1|   0|    1|          0|
    |j_1_reg_1040                                      |  10|   0|   10|          0|
    |j_reg_395                                         |  10|   0|   10|          0|
    |next_mul1_reg_960                                 |  17|   0|   17|          0|
    |next_mul_reg_965                                  |  19|   0|   19|          0|
    |para5_reg_935                                     |  30|   0|   30|          0|
    |para6_sum1_cast_reg_1167                          |  33|   0|   64|         31|
    |para6_sum1_reg_1146                               |  33|   0|   33|          0|
    |para6_sum2_cast_reg_1178                          |  33|   0|   64|         31|
    |para6_sum2_reg_1151                               |  33|   0|   33|          0|
    |para6_sum7_cast_reg_1114                          |  33|   0|   64|         31|
    |para6_sum7_reg_1109                               |  33|   0|   33|          0|
    |para6_sum8_cast_reg_1130                          |  33|   0|   64|         31|
    |para6_sum8_reg_1125                               |  33|   0|   33|          0|
    |para6_sum9_cast_reg_1156                          |  33|   0|   64|         31|
    |para6_sum9_reg_1141                               |  33|   0|   33|          0|
    |para6_sum_cast_reg_1098                           |  33|   0|   64|         31|
    |para6_sum_reg_1068                                |  33|   0|   33|          0|
    |phi_mul1_reg_371                                  |  17|   0|   17|          0|
    |phi_mul_reg_359                                   |  19|   0|   19|          0|
    |reg_507                                           |   8|   0|    8|          0|
    |tmp_10_cast_reg_1032                              |  17|   0|   21|          4|
    |tmp_10_reg_1093                                   |  33|   0|   33|          0|
    |tmp_11_reg_1199                                   |  64|   0|   64|          0|
    |tmp_12_cast_reg_940                               |  30|   0|   33|          3|
    |tmp_13_reg_1045                                   |  10|   0|   64|         54|
    |tmp_15_cast_reg_950                               |  33|   0|   33|          0|
    |tmp_17_cast_reg_1063                              |  32|   0|   32|          0|
    |tmp_21_reg_1073                                   |  21|   0|   21|          0|
    |tmp_23_reg_1078                                   |  20|   0|   21|          1|
    |tmp_25_reg_1083                                   |  21|   0|   21|          0|
    |tmp_26_reg_1088                                   |  20|   0|   21|          1|
    |tmp_27_reg_1184                                   |  10|   0|   64|         54|
    |tmp_32_cast_reg_955                               |  33|   0|   33|          0|
    |tmp_3_reg_978                                     |  17|   0|   33|         16|
    |tmp_4_reg_983                                     |  33|   0|   33|          0|
    |tmp_6_cast9_reg_1012                              |  19|   0|   20|          1|
    |tmp_6_reg_988                                     |  64|   0|   64|          0|
    |tmp_7_cast_reg_1017                               |  18|   0|   21|          3|
    |tmp_8_cast_reg_1022                               |  17|   0|   21|          4|
    |tmp_9_cast_reg_1027                               |  18|   0|   21|          3|
    |x_1_reg_973                                       |   8|   0|    8|          0|
    |x_reg_347                                         |   8|   0|    8|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1204|   0| 1534|        330|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA        |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB        |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA        | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_CRTL_BUS_AWVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR       |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA        |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB        |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR       |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA        | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |    backsub   | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |    backsub   | return value |
|interrupt                   | out |    1| ap_ctrl_hs |    backsub   | return value |
|m_axi_gmem_AWVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA            | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID              | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA            |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_offset_AWVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WVALID    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WREADY    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WDATA     | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WSTRB     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WLAST     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WID       | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WUSER     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RDATA     |  in |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RLAST     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 43
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1: II = 1, D = 3, States = { 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond9)
	11  / (!exitcond9)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	15  / (!init_read & !exitcond)
	35  / (!init_read & exitcond) | (init_read & exitcond1)
	18  / (init_read & !exitcond1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	14  / true
35 --> 
	36  / true
36 --> 
	39  / (exitcond3)
	37  / (!exitcond3)
37 --> 
	38  / true
38 --> 
	36  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: para_read [1/1] 1.00ns
:0  %para_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %para)

ST_1: init_read [1/1] 1.00ns
:1  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: frame_out_read [1/1] 1.00ns
:2  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

ST_1: frame_in_read [1/1] 1.00ns
:3  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

ST_1: para5 [1/1] 0.00ns
:4  %para5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %para_read, i32 2, i32 31)

ST_1: tmp_12_cast [1/1] 0.00ns
:5  %tmp_12_cast = zext i30 %para5 to i33

ST_1: tmp_15_cast [1/1] 0.00ns
:6  %tmp_15_cast = sext i32 %frame_out_read to i33

ST_1: tmp_32_cast [1/1] 0.00ns
:7  %tmp_32_cast = sext i32 %frame_in_read to i33

ST_1: stg_52 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem_offset), !map !8

ST_1: stg_53 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !55

ST_1: stg_54 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !61

ST_1: stg_55 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !67

ST_1: stg_56 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_1: stg_57 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_58 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_59 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_60 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(float* %gmem_offset, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_61 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %para, [10 x i8]* @mode7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @bundle8, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_62 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_63 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_64 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_1: stg_65 [1/1] 1.57ns
:21  br label %1


 <State 2>: 3.37ns
ST_2: x [1/1] 0.00ns
:0  %x = phi i8 [ 0, %0 ], [ %x_1, %burst.wr.end ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i19 [ 0, %0 ], [ %next_mul, %burst.wr.end ]

ST_2: phi_mul1 [1/1] 0.00ns
:2  %phi_mul1 = phi i17 [ 0, %0 ], [ %next_mul1, %burst.wr.end ]

ST_2: next_mul1 [1/1] 2.08ns
:3  %next_mul1 = add i17 %phi_mul1, 600

ST_2: next_mul [1/1] 2.08ns
:4  %next_mul = add i19 %phi_mul, 3600

ST_2: exitcond2 [1/1] 2.00ns
:5  %exitcond2 = icmp eq i8 %x, -128

ST_2: stg_72 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_2: x_1 [1/1] 1.72ns
:7  %x_1 = add i8 %x, 1

ST_2: stg_74 [1/1] 0.00ns
:8  br i1 %exitcond2, label %5, label %2

ST_2: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i17 %phi_mul1 to i33

ST_2: tmp_4 [1/1] 2.44ns
:3  %tmp_4 = add i33 %tmp_3, %tmp_32_cast

ST_2: stg_77 [1/1] 0.00ns
:0  ret i32 0


 <State 3>: 8.75ns
ST_3: tmp_6 [1/1] 0.00ns
:4  %tmp_6 = sext i33 %tmp_4 to i64

ST_3: gmem_addr [1/1] 0.00ns
:5  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_6

ST_3: p_rd_req [7/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 4>: 8.75ns
ST_4: p_rd_req [6/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 5>: 8.75ns
ST_5: p_rd_req [5/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 6>: 8.75ns
ST_6: p_rd_req [4/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 7>: 8.75ns
ST_7: p_rd_req [3/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 8>: 8.75ns
ST_8: p_rd_req [2/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)


 <State 9>: 8.75ns
ST_9: tmp [1/1] 0.00ns
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810) nounwind

ST_9: stg_87 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_9: p_rd_req [1/7] 8.75ns
:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 600)

ST_9: stg_89 [1/1] 1.57ns
:7  br label %burst.rd.header


 <State 10>: 2.07ns
ST_10: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

ST_10: exitcond9 [1/1] 2.07ns
burst.rd.header:1  %exitcond9 = icmp eq i10 %indvar, -424

ST_10: stg_92 [1/1] 0.00ns
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

ST_10: indvar_next [1/1] 1.84ns
burst.rd.header:3  %indvar_next = add i10 %indvar, 1

ST_10: stg_94 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body


 <State 11>: 8.75ns
ST_11: gmem_addr_1 [1/1] 0.00ns
burst.rd.body:3  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_6

ST_11: gmem_addr_1_read [1/1] 8.75ns
burst.rd.body:4  %gmem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr_1)


 <State 12>: 2.71ns
ST_12: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_12: stg_98 [1/1] 0.00ns
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

ST_12: empty [1/1] 0.00ns
burst.rd.body:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_12: tmp_5 [1/1] 0.00ns
burst.rd.body:5  %tmp_5 = zext i10 %indvar to i64

ST_12: data_array_addr [1/1] 0.00ns
burst.rd.body:6  %data_array_addr = getelementptr [600 x i8]* @data_array, i64 0, i64 %tmp_5

ST_12: stg_102 [1/1] 2.71ns
burst.rd.body:7  store i8 %gmem_addr_1_read, i8* %data_array_addr, align 1

ST_12: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_12: stg_104 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 13>: 1.57ns
ST_13: tmp_1 [1/1] 0.00ns
burst.rd.end:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1811) nounwind

ST_13: stg_106 [1/1] 1.57ns
burst.rd.end:1  br i1 %init_read, label %.preheader3.preheader, label %.preheader

ST_13: tmp_6_cast9 [1/1] 0.00ns
.preheader3.preheader:0  %tmp_6_cast9 = zext i19 %phi_mul to i20

ST_13: tmp_7 [1/1] 0.00ns
.preheader3.preheader:1  %tmp_7 = or i19 %phi_mul, 2

ST_13: tmp_7_cast [1/1] 0.00ns
.preheader3.preheader:2  %tmp_7_cast = zext i19 %tmp_7 to i21

ST_13: tmp_8 [1/1] 0.00ns
.preheader3.preheader:3  %tmp_8 = or i19 %phi_mul, 3

ST_13: tmp_8_cast [1/1] 0.00ns
.preheader3.preheader:4  %tmp_8_cast = zext i19 %tmp_8 to i21

ST_13: tmp_9 [1/1] 0.00ns
.preheader3.preheader:5  %tmp_9 = or i19 %phi_mul, 4

ST_13: tmp_9_cast [1/1] 0.00ns
.preheader3.preheader:6  %tmp_9_cast = zext i19 %tmp_9 to i21

ST_13: tmp_s [1/1] 0.00ns
.preheader3.preheader:7  %tmp_s = or i19 %phi_mul, 5

ST_13: tmp_10_cast [1/1] 0.00ns
.preheader3.preheader:8  %tmp_10_cast = zext i19 %tmp_s to i21

ST_13: stg_116 [1/1] 1.57ns
.preheader3.preheader:9  br label %.preheader3


 <State 14>: 6.48ns
ST_14: j [1/1] 0.00ns
.preheader:0  %j = phi i10 [ %j_1, %4 ], [ 0, %burst.rd.end ]

ST_14: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %j, -424

ST_14: j_1 [1/1] 1.84ns
.preheader:2  %j_1 = add i10 %j, 1

ST_14: stg_120 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %.loopexit, label %4

ST_14: tmp_13 [1/1] 0.00ns
:3  %tmp_13 = zext i10 %j to i64

ST_14: data_array_addr_1 [1/1] 0.00ns
:4  %data_array_addr_1 = getelementptr inbounds [600 x i8]* @data_array, i64 0, i64 %tmp_13

ST_14: data_array_load_1 [2/2] 2.71ns
:5  %data_array_load_1 = load i8* %data_array_addr_1, align 1

ST_14: i [1/1] 0.00ns
.preheader3:0  %i = phi i10 [ %i_1, %3 ], [ 0, %.preheader3.preheader ]

ST_14: exitcond1 [1/1] 2.07ns
.preheader3:1  %exitcond1 = icmp eq i10 %i, -424

ST_14: i_1 [1/1] 1.84ns
.preheader3:2  %i_1 = add i10 %i, 1

ST_14: stg_127 [1/1] 0.00ns
.preheader3:3  br i1 %exitcond1, label %.loopexit, label %3

ST_14: i_cast7 [1/1] 0.00ns
:0  %i_cast7 = zext i10 %i to i17

ST_14: tmp_14 [1/1] 2.08ns
:4  %tmp_14 = add i17 %phi_mul1, %i_cast7

ST_14: tmp_18 [1/1] 0.00ns
:5  %tmp_18 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_14, i1 false)

ST_14: tmp_20 [1/1] 0.00ns
:6  %tmp_20 = zext i18 %tmp_18 to i64

ST_14: tmp_22 [1/1] 0.00ns
:7  %tmp_22 = or i18 %tmp_18, 1

ST_14: tmp_24 [1/1] 0.00ns
:8  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_22)

ST_14: matchsum_addr [1/1] 0.00ns
:9  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_20

ST_14: stg_135 [1/1] 2.71ns
:10  store i8 0, i8* %matchsum_addr, align 2

ST_14: matchsum_addr_1 [1/1] 0.00ns
:11  %matchsum_addr_1 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_24

ST_14: stg_137 [1/1] 2.71ns
:12  store i8 0, i8* %matchsum_addr_1, align 1

ST_14: back_gauss_addr [1/1] 0.00ns
:13  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_20

ST_14: stg_139 [1/1] 2.71ns
:14  store i1 true, i1* %back_gauss_addr, align 2

ST_14: back_gauss_addr_1 [1/1] 0.00ns
:15  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_24

ST_14: stg_141 [1/1] 2.71ns
:16  store i1 true, i1* %back_gauss_addr_1, align 1

ST_14: p_shl [1/1] 0.00ns
:17  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %i, i3 0)

ST_14: p_shl_cast [1/1] 0.00ns
:18  %p_shl_cast = zext i13 %p_shl to i14

ST_14: p_shl1 [1/1] 0.00ns
:19  %p_shl1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %i, i1 false)

ST_14: p_shl1_cast [1/1] 0.00ns
:20  %p_shl1_cast = zext i11 %p_shl1 to i14

ST_14: tmp_16 [1/1] 1.96ns
:21  %tmp_16 = sub i14 %p_shl_cast, %p_shl1_cast

ST_14: tmp_16_cast4 [1/1] 0.00ns
:22  %tmp_16_cast4 = sext i14 %tmp_16 to i21

ST_14: tmp_16_cast [1/1] 0.00ns
:23  %tmp_16_cast = sext i14 %tmp_16 to i20

ST_14: tmp_17 [1/1] 2.08ns
:24  %tmp_17 = add i20 %tmp_6_cast9, %tmp_16_cast

ST_14: tmp_17_cast [1/1] 0.00ns
:25  %tmp_17_cast = sext i20 %tmp_17 to i32

ST_14: tmp_18_cast [1/1] 0.00ns
:26  %tmp_18_cast = zext i32 %tmp_17_cast to i33

ST_14: para6_sum [1/1] 2.44ns
:27  %para6_sum = add i33 %tmp_18_cast, %tmp_12_cast

ST_14: tmp_21 [1/1] 2.08ns
:45  %tmp_21 = add i21 %tmp_7_cast, %tmp_16_cast4

ST_14: tmp_23 [1/1] 2.08ns
:56  %tmp_23 = add i21 %tmp_8_cast, %tmp_16_cast4

ST_14: tmp_25 [1/1] 2.08ns
:67  %tmp_25 = add i21 %tmp_9_cast, %tmp_16_cast4

ST_14: tmp_26 [1/1] 2.08ns
:78  %tmp_26 = add i21 %tmp_10_cast, %tmp_16_cast4

ST_14: tmp_10 [1/1] 2.44ns
.loopexit:1  %tmp_10 = add i33 %tmp_3, %tmp_15_cast


 <State 15>: 2.71ns
ST_15: data_array_load_1 [1/2] 2.71ns
:5  %data_array_load_1 = load i8* %data_array_addr_1, align 1


 <State 16>: 7.52ns
ST_16: tmp_15 [2/2] 7.52ns
:6  %tmp_15 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i10 %j, float* %gmem_offset, i30 %para5, i19 %phi_mul, i8 %x)


 <State 17>: 3.96ns
ST_17: stg_160 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

ST_17: tmp_12 [1/1] 0.00ns
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813) nounwind

ST_17: stg_162 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_17: tmp_15 [1/2] 1.57ns
:6  %tmp_15 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load_1, i10 %j, float* %gmem_offset, i30 %para5, i19 %phi_mul, i8 %x)

ST_17: out_frame_addr [1/1] 0.00ns
:7  %out_frame_addr = getelementptr [600 x i1]* @out_frame, i64 0, i64 %tmp_13

ST_17: stg_165 [1/1] 2.39ns
:8  store i1 %tmp_15, i1* %out_frame_addr, align 1

ST_17: empty_9 [1/1] 0.00ns
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_12) nounwind

ST_17: stg_167 [1/1] 0.00ns
:10  br label %.preheader


 <State 18>: 8.75ns
ST_18: para6_sum_cast [1/1] 0.00ns
:28  %para6_sum_cast = zext i33 %para6_sum to i64

ST_18: gmem_offset_addr [1/1] 0.00ns
:29  %gmem_offset_addr = getelementptr float* %gmem_offset, i64 %para6_sum_cast

ST_18: gmem_offset_addr_req [1/1] 8.75ns
:30  %gmem_offset_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr, i32 1)


 <State 19>: 8.75ns
ST_19: gmem_offset_addr_1 [1/1] 0.00ns
:31  %gmem_offset_addr_1 = getelementptr float* %gmem_offset, i64 %para6_sum_cast

ST_19: stg_172 [1/1] 8.75ns
:32  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_1, float 0.000000e+00, i4 -1)

ST_19: gmem_offset_addr_2 [1/1] 0.00ns
:33  %gmem_offset_addr_2 = getelementptr float* %gmem_offset, i64 %para6_sum_cast

ST_19: tmp_19 [1/1] 0.00ns
:35  %tmp_19 = or i32 %tmp_17_cast, 1

ST_19: tmp_20_cast [1/1] 0.00ns
:36  %tmp_20_cast = zext i32 %tmp_19 to i33

ST_19: para6_sum7 [1/1] 2.44ns
:37  %para6_sum7 = add i33 %tmp_20_cast, %tmp_12_cast


 <State 20>: 8.75ns
ST_20: gmem_offset_addr_resp [5/5] 8.75ns
:34  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_2)

ST_20: para6_sum7_cast [1/1] 0.00ns
:38  %para6_sum7_cast = zext i33 %para6_sum7 to i64

ST_20: gmem_offset_addr_3 [1/1] 0.00ns
:39  %gmem_offset_addr_3 = getelementptr float* %gmem_offset, i64 %para6_sum7_cast

ST_20: gmem_offset_addr_1_req [1/1] 8.75ns
:40  %gmem_offset_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_3, i32 1)


 <State 21>: 8.75ns
ST_21: gmem_offset_addr_resp [4/5] 8.75ns
:34  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_2)

ST_21: gmem_offset_addr_4 [1/1] 0.00ns
:41  %gmem_offset_addr_4 = getelementptr float* %gmem_offset, i64 %para6_sum7_cast

ST_21: stg_183 [1/1] 8.75ns
:42  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_4, float 0.000000e+00, i4 -1)

ST_21: gmem_offset_addr_5 [1/1] 0.00ns
:43  %gmem_offset_addr_5 = getelementptr float* %gmem_offset, i64 %para6_sum7_cast

ST_21: tmp_21_cast [1/1] 0.00ns
:46  %tmp_21_cast = sext i21 %tmp_21 to i32

ST_21: tmp_22_cast [1/1] 0.00ns
:47  %tmp_22_cast = zext i32 %tmp_21_cast to i33

ST_21: para6_sum8 [1/1] 2.44ns
:48  %para6_sum8 = add i33 %tmp_22_cast, %tmp_12_cast


 <State 22>: 8.75ns
ST_22: gmem_offset_addr_resp [3/5] 8.75ns
:34  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_2)

ST_22: gmem_offset_addr_1_resp [5/5] 8.75ns
:44  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_5)

ST_22: para6_sum8_cast [1/1] 0.00ns
:49  %para6_sum8_cast = zext i33 %para6_sum8 to i64

ST_22: gmem_offset_addr_6 [1/1] 0.00ns
:50  %gmem_offset_addr_6 = getelementptr float* %gmem_offset, i64 %para6_sum8_cast

ST_22: gmem_offset_addr_2_req [1/1] 8.75ns
:51  %gmem_offset_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_6, i32 1)


 <State 23>: 8.75ns
ST_23: gmem_offset_addr_resp [2/5] 8.75ns
:34  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_2)

ST_23: gmem_offset_addr_1_resp [4/5] 8.75ns
:44  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_5)

ST_23: gmem_offset_addr_7 [1/1] 0.00ns
:52  %gmem_offset_addr_7 = getelementptr float* %gmem_offset, i64 %para6_sum8_cast

ST_23: stg_196 [1/1] 8.75ns
:53  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_7, float 4.900000e+03, i4 -1)

ST_23: gmem_offset_addr_8 [1/1] 0.00ns
:54  %gmem_offset_addr_8 = getelementptr float* %gmem_offset, i64 %para6_sum8_cast

ST_23: tmp_23_cast [1/1] 0.00ns
:57  %tmp_23_cast = sext i21 %tmp_23 to i32

ST_23: tmp_24_cast [1/1] 0.00ns
:58  %tmp_24_cast = zext i32 %tmp_23_cast to i33

ST_23: para6_sum9 [1/1] 2.44ns
:59  %para6_sum9 = add i33 %tmp_24_cast, %tmp_12_cast

ST_23: tmp_25_cast [1/1] 0.00ns
:68  %tmp_25_cast = sext i21 %tmp_25 to i32

ST_23: tmp_26_cast [1/1] 0.00ns
:69  %tmp_26_cast = zext i32 %tmp_25_cast to i33

ST_23: para6_sum1 [1/1] 2.44ns
:70  %para6_sum1 = add i33 %tmp_26_cast, %tmp_12_cast

ST_23: tmp_27_cast [1/1] 0.00ns
:79  %tmp_27_cast = sext i21 %tmp_26 to i32

ST_23: tmp_28_cast [1/1] 0.00ns
:80  %tmp_28_cast = zext i32 %tmp_27_cast to i33

ST_23: para6_sum2 [1/1] 2.44ns
:81  %para6_sum2 = add i33 %tmp_28_cast, %tmp_12_cast


 <State 24>: 8.75ns
ST_24: gmem_offset_addr_resp [1/5] 8.75ns
:34  %gmem_offset_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_2)

ST_24: gmem_offset_addr_1_resp [3/5] 8.75ns
:44  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_5)

ST_24: gmem_offset_addr_2_resp [5/5] 8.75ns
:55  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_8)

ST_24: para6_sum9_cast [1/1] 0.00ns
:60  %para6_sum9_cast = zext i33 %para6_sum9 to i64

ST_24: gmem_offset_addr_9 [1/1] 0.00ns
:61  %gmem_offset_addr_9 = getelementptr float* %gmem_offset, i64 %para6_sum9_cast

ST_24: gmem_offset_addr_3_req [1/1] 8.75ns
:62  %gmem_offset_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_9, i32 1)


 <State 25>: 8.75ns
ST_25: gmem_offset_addr_1_resp [2/5] 8.75ns
:44  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_5)

ST_25: gmem_offset_addr_2_resp [4/5] 8.75ns
:55  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_8)

ST_25: gmem_offset_addr_10 [1/1] 0.00ns
:63  %gmem_offset_addr_10 = getelementptr float* %gmem_offset, i64 %para6_sum9_cast

ST_25: stg_216 [1/1] 8.75ns
:64  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_10, float 4.900000e+03, i4 -1)

ST_25: gmem_offset_addr_11 [1/1] 0.00ns
:65  %gmem_offset_addr_11 = getelementptr float* %gmem_offset, i64 %para6_sum9_cast


 <State 26>: 8.75ns
ST_26: gmem_offset_addr_1_resp [1/5] 8.75ns
:44  %gmem_offset_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_5)

ST_26: gmem_offset_addr_2_resp [3/5] 8.75ns
:55  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_8)

ST_26: gmem_offset_addr_3_resp [5/5] 8.75ns
:66  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_11)

ST_26: para6_sum1_cast [1/1] 0.00ns
:71  %para6_sum1_cast = zext i33 %para6_sum1 to i64

ST_26: gmem_offset_addr_12 [1/1] 0.00ns
:72  %gmem_offset_addr_12 = getelementptr float* %gmem_offset, i64 %para6_sum1_cast

ST_26: gmem_offset_addr_4_req [1/1] 8.75ns
:73  %gmem_offset_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_12, i32 1)


 <State 27>: 8.75ns
ST_27: gmem_offset_addr_2_resp [2/5] 8.75ns
:55  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_8)

ST_27: gmem_offset_addr_3_resp [4/5] 8.75ns
:66  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_11)

ST_27: gmem_offset_addr_13 [1/1] 0.00ns
:74  %gmem_offset_addr_13 = getelementptr float* %gmem_offset, i64 %para6_sum1_cast

ST_27: stg_227 [1/1] 8.75ns
:75  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_13, float 0x3FB70A3D80000000, i4 -1)

ST_27: gmem_offset_addr_14 [1/1] 0.00ns
:76  %gmem_offset_addr_14 = getelementptr float* %gmem_offset, i64 %para6_sum1_cast


 <State 28>: 8.75ns
ST_28: gmem_offset_addr_2_resp [1/5] 8.75ns
:55  %gmem_offset_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_8)

ST_28: gmem_offset_addr_3_resp [3/5] 8.75ns
:66  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_11)

ST_28: gmem_offset_addr_4_resp [5/5] 8.75ns
:77  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_14)

ST_28: para6_sum2_cast [1/1] 0.00ns
:82  %para6_sum2_cast = zext i33 %para6_sum2 to i64

ST_28: gmem_offset_addr_15 [1/1] 0.00ns
:83  %gmem_offset_addr_15 = getelementptr float* %gmem_offset, i64 %para6_sum2_cast

ST_28: gmem_offset_addr_5_req [1/1] 8.75ns
:84  %gmem_offset_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_offset_addr_15, i32 1)

ST_28: tmp_27 [1/1] 0.00ns
:89  %tmp_27 = zext i10 %i to i64

ST_28: data_array_addr_2 [1/1] 0.00ns
:90  %data_array_addr_2 = getelementptr inbounds [600 x i8]* @data_array, i64 0, i64 %tmp_27

ST_28: data_array_load [2/2] 2.71ns
:91  %data_array_load = load i8* %data_array_addr_2, align 1


 <State 29>: 8.75ns
ST_29: gmem_offset_addr_3_resp [2/5] 8.75ns
:66  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_11)

ST_29: gmem_offset_addr_4_resp [4/5] 8.75ns
:77  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_14)

ST_29: gmem_offset_addr_16 [1/1] 0.00ns
:85  %gmem_offset_addr_16 = getelementptr float* %gmem_offset, i64 %para6_sum2_cast

ST_29: stg_241 [1/1] 8.75ns
:86  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_offset_addr_16, float 0x3FB70A3D80000000, i4 -1)

ST_29: gmem_offset_addr_17 [1/1] 0.00ns
:87  %gmem_offset_addr_17 = getelementptr float* %gmem_offset, i64 %para6_sum2_cast

ST_29: data_array_load [1/2] 2.71ns
:91  %data_array_load = load i8* %data_array_addr_2, align 1


 <State 30>: 8.75ns
ST_30: gmem_offset_addr_3_resp [1/5] 8.75ns
:66  %gmem_offset_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_11)

ST_30: gmem_offset_addr_4_resp [3/5] 8.75ns
:77  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_14)

ST_30: gmem_offset_addr_5_resp [5/5] 8.75ns
:88  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_17)

ST_30: tmp_28 [2/2] 7.52ns
:92  %tmp_28 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i10 %i, float* %gmem_offset, i30 %para5, i19 %phi_mul, i8 %x)


 <State 31>: 8.75ns
ST_31: gmem_offset_addr_4_resp [2/5] 8.75ns
:77  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_14)

ST_31: gmem_offset_addr_5_resp [4/5] 8.75ns
:88  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_17)

ST_31: tmp_28 [1/2] 1.57ns
:92  %tmp_28 = call fastcc zeroext i1 @backsub_EM_ALGO(i8 zeroext %data_array_load, i10 %i, float* %gmem_offset, i30 %para5, i19 %phi_mul, i8 %x)

ST_31: out_frame_addr_1 [1/1] 0.00ns
:93  %out_frame_addr_1 = getelementptr [600 x i1]* @out_frame, i64 0, i64 %tmp_27

ST_31: stg_252 [1/1] 2.39ns
:94  store i1 %tmp_28, i1* %out_frame_addr_1, align 1


 <State 32>: 8.75ns
ST_32: gmem_offset_addr_4_resp [1/5] 8.75ns
:77  %gmem_offset_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_14)

ST_32: gmem_offset_addr_5_resp [3/5] 8.75ns
:88  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_17)


 <State 33>: 8.75ns
ST_33: gmem_offset_addr_5_resp [2/5] 8.75ns
:88  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_17)


 <State 34>: 8.75ns
ST_34: stg_256 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

ST_34: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_34: stg_258 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_34: gmem_offset_addr_5_resp [1/5] 8.75ns
:88  %gmem_offset_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_offset_addr_17)

ST_34: empty_8 [1/1] 0.00ns
:95  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_2) nounwind

ST_34: stg_261 [1/1] 0.00ns
:96  br label %.preheader3


 <State 35>: 8.75ns
ST_35: empty_10 [1/1] 0.00ns
.loopexit:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1811, i32 %tmp_1) nounwind

ST_35: tmp_11 [1/1] 0.00ns
.loopexit:2  %tmp_11 = sext i33 %tmp_10 to i64

ST_35: gmem_addr_2 [1/1] 0.00ns
.loopexit:3  %gmem_addr_2 = getelementptr i8* %gmem, i64 %tmp_11

ST_35: p_wr_req [1/1] 8.75ns
.loopexit:4  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_2, i32 600)

ST_35: stg_266 [1/1] 1.57ns
.loopexit:5  br label %burst.wr.header


 <State 36>: 3.44ns
ST_36: indvar1 [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i10 [ 0, %.loopexit ], [ %indvar_next1, %burst.wr.body ]

ST_36: exitcond3 [1/1] 2.07ns
burst.wr.header:1  %exitcond3 = icmp eq i10 %indvar1, -424

ST_36: stg_269 [1/1] 0.00ns
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

ST_36: indvar_next1 [1/1] 1.84ns
burst.wr.header:3  %indvar_next1 = add i10 %indvar1, 1

ST_36: stg_271 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond3, label %burst.wr.end, label %burst.wr.body

ST_36: tmp_29 [1/1] 0.00ns
burst.wr.body:3  %tmp_29 = zext i10 %indvar1 to i64

ST_36: out_frame_addr_2 [1/1] 0.00ns
burst.wr.body:4  %out_frame_addr_2 = getelementptr [600 x i1]* @out_frame, i64 0, i64 %tmp_29

ST_36: out_frame_load [2/2] 2.39ns
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1


 <State 37>: 3.76ns
ST_37: out_frame_load [1/2] 2.39ns
burst.wr.body:5  %out_frame_load = load i1* %out_frame_addr_2, align 1

ST_37: extLd [1/1] 1.37ns
burst.wr.body:6  %extLd = select i1 %out_frame_load, i8 -1, i8 0


 <State 38>: 8.75ns
ST_38: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_38: stg_278 [1/1] 0.00ns
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_38: empty_11 [1/1] 0.00ns
burst.wr.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([86 x i8]* @memcpy_OC_frame_out_OC_backsub) nounwind

ST_38: gmem_addr_4 [1/1] 0.00ns
burst.wr.body:7  %gmem_addr_4 = getelementptr i8* %gmem, i64 %tmp_11

ST_38: stg_281 [1/1] 8.75ns
burst.wr.body:8  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_4, i8 %extLd, i1 true)

ST_38: burstwrite_rend [1/1] 0.00ns
burst.wr.body:9  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_38: stg_283 [1/1] 0.00ns
burst.wr.body:10  br label %burst.wr.header


 <State 39>: 8.75ns
ST_39: gmem_addr_3 [1/1] 0.00ns
burst.wr.end:0  %gmem_addr_3 = getelementptr i8* %gmem, i64 %tmp_11

ST_39: p_wr_resp [5/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 40>: 8.75ns
ST_40: p_wr_resp [4/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 41>: 8.75ns
ST_41: p_wr_resp [3/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 42>: 8.75ns
ST_42: p_wr_resp [2/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 43>: 8.75ns
ST_43: p_wr_resp [1/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

ST_43: empty_12 [1/1] 0.00ns
burst.wr.end:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp) nounwind

ST_43: stg_291 [1/1] 0.00ns
burst.wr.end:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x2a4ad19f660; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x2a4ad19eb20; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a4ad19efa0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a4ad19f150; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a4ad1a07d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ para]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2a4ad1a0350; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x2a4ad19ebb0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ matchsum]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x2a4ad1a0aa0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ back_gauss]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x2a4ad19f4b0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ alpha_w]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; mode=0x2a4ad19ec40; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ akt]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; mode=0x2a4ad19ed60; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ vinit]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; mode=0x2a4ad19ecd0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ F]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; mode=0x2a4ad19edf0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_frame]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x2a4ad19f6f0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
para_read               (read             ) [ 00000000000000000000000000000000000000000000]
init_read               (read             ) [ 00111111111111111111111111111111111111111111]
frame_out_read          (read             ) [ 00000000000000000000000000000000000000000000]
frame_in_read           (read             ) [ 00000000000000000000000000000000000000000000]
para5                   (partselect       ) [ 00111111111111111111111111111111111111111111]
tmp_12_cast             (zext             ) [ 00111111111111111111111111111111111111111111]
tmp_15_cast             (sext             ) [ 00111111111111111111111111111111111111111111]
tmp_32_cast             (sext             ) [ 00111111111111111111111111111111111111111111]
stg_52                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000]
stg_53                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000]
stg_54                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000]
stg_55                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000]
stg_56                  (spectopmodule    ) [ 00000000000000000000000000000000000000000000]
stg_57                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_58                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_59                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_60                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_61                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_62                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_63                  (specinterface    ) [ 00000000000000000000000000000000000000000000]
stg_64                  (specprotocol     ) [ 00000000000000000000000000000000000000000000]
stg_65                  (br               ) [ 01111111111111111111111111111111111111111111]
x                       (phi              ) [ 00111111111111111111111111111111111000000000]
phi_mul                 (phi              ) [ 00111111111111111111111111111111111000000000]
phi_mul1                (phi              ) [ 00111111111111111111111111111111111000000000]
next_mul1               (add              ) [ 01111111111111111111111111111111111111111111]
next_mul                (add              ) [ 01111111111111111111111111111111111111111111]
exitcond2               (icmp             ) [ 00111111111111111111111111111111111111111111]
stg_72                  (speclooptripcount) [ 00000000000000000000000000000000000000000000]
x_1                     (add              ) [ 01111111111111111111111111111111111111111111]
stg_74                  (br               ) [ 00000000000000000000000000000000000000000000]
tmp_3                   (zext             ) [ 00011111111111111111111111111111111000000000]
tmp_4                   (add              ) [ 00010000000000000000000000000000000000000000]
stg_77                  (ret              ) [ 00000000000000000000000000000000000000000000]
tmp_6                   (sext             ) [ 00001111111110000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 00001111110000000000000000000000000000000000]
tmp                     (specregionbegin  ) [ 00000000001111111111111111111111111111111111]
stg_87                  (specprotocol     ) [ 00000000000000000000000000000000000000000000]
p_rd_req                (readreq          ) [ 00000000000000000000000000000000000000000000]
stg_89                  (br               ) [ 00111111111111111111111111111111111111111111]
indvar                  (phi              ) [ 00000000001110000000000000000000000000000000]
exitcond9               (icmp             ) [ 00111111111111111111111111111111111111111111]
stg_92                  (speclooptripcount) [ 00000000000000000000000000000000000000000000]
indvar_next             (add              ) [ 00111111111111111111111111111111111111111111]
stg_94                  (br               ) [ 00000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_addr_1_read        (read             ) [ 00000000001010000000000000000000000000000000]
burstread_rbegin        (specregionbegin  ) [ 00000000000000000000000000000000000000000000]
stg_98                  (specpipeline     ) [ 00000000000000000000000000000000000000000000]
empty                   (specloopname     ) [ 00000000000000000000000000000000000000000000]
tmp_5                   (zext             ) [ 00000000000000000000000000000000000000000000]
data_array_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_102                 (store            ) [ 00000000000000000000000000000000000000000000]
burstread_rend          (specregionend    ) [ 00000000000000000000000000000000000000000000]
stg_104                 (br               ) [ 00111111111111111111111111111111111111111111]
tmp_1                   (specregionbegin  ) [ 00000000000000111111111111111111111100000000]
stg_106                 (br               ) [ 00111111111111111111111111111111111111111111]
tmp_6_cast9             (zext             ) [ 00000000000000111111111111111111111000000000]
tmp_7                   (or               ) [ 00000000000000000000000000000000000000000000]
tmp_7_cast              (zext             ) [ 00000000000000111111111111111111111000000000]
tmp_8                   (or               ) [ 00000000000000000000000000000000000000000000]
tmp_8_cast              (zext             ) [ 00000000000000111111111111111111111000000000]
tmp_9                   (or               ) [ 00000000000000000000000000000000000000000000]
tmp_9_cast              (zext             ) [ 00000000000000111111111111111111111000000000]
tmp_s                   (or               ) [ 00000000000000000000000000000000000000000000]
tmp_10_cast             (zext             ) [ 00000000000000111111111111111111111000000000]
stg_116                 (br               ) [ 00111111111111111111111111111111111111111111]
j                       (phi              ) [ 00000000000000111111111111111111111000000000]
exitcond                (icmp             ) [ 00111111111111111111111111111111111111111111]
j_1                     (add              ) [ 00111111111111111111111111111111111111111111]
stg_120                 (br               ) [ 00000000000000000000000000000000000000000000]
tmp_13                  (zext             ) [ 00000000000000011100000000000000000000000000]
data_array_addr_1       (getelementptr    ) [ 00000000000000010000000000000000000000000000]
i                       (phi              ) [ 00000000000000111111111111111111000000000000]
exitcond1               (icmp             ) [ 00111111111111111111111111111111111111111111]
i_1                     (add              ) [ 00111111111111111111111111111111111111111111]
stg_127                 (br               ) [ 00000000000000000000000000000000000000000000]
i_cast7                 (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_14                  (add              ) [ 00000000000000000000000000000000000000000000]
tmp_18                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
tmp_20                  (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_22                  (or               ) [ 00000000000000000000000000000000000000000000]
tmp_24                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
matchsum_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_135                 (store            ) [ 00000000000000000000000000000000000000000000]
matchsum_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_137                 (store            ) [ 00000000000000000000000000000000000000000000]
back_gauss_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_139                 (store            ) [ 00000000000000000000000000000000000000000000]
back_gauss_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_141                 (store            ) [ 00000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
p_shl_cast              (zext             ) [ 00000000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
p_shl1_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_16                  (sub              ) [ 00000000000000000000000000000000000000000000]
tmp_16_cast4            (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_16_cast             (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_17                  (add              ) [ 00000000000000000000000000000000000000000000]
tmp_17_cast             (sext             ) [ 00000000000000000011000000000000000000000000]
tmp_18_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum               (add              ) [ 00000000000000000010000000000000000000000000]
tmp_21                  (add              ) [ 00000000000000000011110000000000000000000000]
tmp_23                  (add              ) [ 00000000000000000011111100000000000000000000]
tmp_25                  (add              ) [ 00000000000000000011111100000000000000000000]
tmp_26                  (add              ) [ 00000000000000000011111100000000000000000000]
tmp_10                  (add              ) [ 00000000000000000000000000000000000100000000]
data_array_load_1       (load             ) [ 00000000000000001100000000000000000000000000]
stg_160                 (speclooptripcount) [ 00000000000000000000000000000000000000000000]
tmp_12                  (specregionbegin  ) [ 00000000000000000000000000000000000000000000]
stg_162                 (specpipeline     ) [ 00000000000000000000000000000000000000000000]
tmp_15                  (call             ) [ 00000000000000000000000000000000000000000000]
out_frame_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_165                 (store            ) [ 00000000000000000000000000000000000000000000]
empty_9                 (specregionend    ) [ 00000000000000000000000000000000000000000000]
stg_167                 (br               ) [ 00111111111111111111111111111111111111111111]
para6_sum_cast          (zext             ) [ 00000000000000000001000000000000000000000000]
gmem_offset_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_req    (writereq         ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_172                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_2      (getelementptr    ) [ 00000000000000000000111110000000000000000000]
tmp_19                  (or               ) [ 00000000000000000000000000000000000000000000]
tmp_20_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum7              (add              ) [ 00000000000000000000100000000000000000000000]
para6_sum7_cast         (zext             ) [ 00000000000000000000010000000000000000000000]
gmem_offset_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_1_req  (writereq         ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_183                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_5      (getelementptr    ) [ 00000000000000000000001111100000000000000000]
tmp_21_cast             (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_22_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum8              (add              ) [ 00000000000000000000001000000000000000000000]
para6_sum8_cast         (zext             ) [ 00000000000000000000000100000000000000000000]
gmem_offset_addr_6      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_2_req  (writereq         ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_7      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_196                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_8      (getelementptr    ) [ 00000000000000000000000011111000000000000000]
tmp_23_cast             (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_24_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum9              (add              ) [ 00000000000000000000000010000000000000000000]
tmp_25_cast             (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_26_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum1              (add              ) [ 00000000000000000000000011100000000000000000]
tmp_27_cast             (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_28_cast             (zext             ) [ 00000000000000000000000000000000000000000000]
para6_sum2              (add              ) [ 00000000000000000000000011111000000000000000]
gmem_offset_addr_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000]
para6_sum9_cast         (zext             ) [ 00000000000000000000000001000000000000000000]
gmem_offset_addr_9      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_3_req  (writereq         ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_10     (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_216                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_11     (getelementptr    ) [ 00000000000000000000000000111110000000000000]
gmem_offset_addr_1_resp (writeresp        ) [ 00000000000000000000000000000000000000000000]
para6_sum1_cast         (zext             ) [ 00000000000000000000000000010000000000000000]
gmem_offset_addr_12     (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_4_req  (writereq         ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_13     (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_227                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_14     (getelementptr    ) [ 00000000000000000000000000001111100000000000]
gmem_offset_addr_2_resp (writeresp        ) [ 00000000000000000000000000000000000000000000]
para6_sum2_cast         (zext             ) [ 00000000000000000000000000000100000000000000]
gmem_offset_addr_15     (getelementptr    ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_5_req  (writereq         ) [ 00000000000000000000000000000000000000000000]
tmp_27                  (zext             ) [ 00000000000000000000000000000111000000000000]
data_array_addr_2       (getelementptr    ) [ 00000000000000000000000000000100000000000000]
gmem_offset_addr_16     (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_241                 (write            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_17     (getelementptr    ) [ 00000000000000000000000000000011111000000000]
data_array_load         (load             ) [ 00000000000000000000000000000011000000000000]
gmem_offset_addr_3_resp (writeresp        ) [ 00000000000000000000000000000000000000000000]
tmp_28                  (call             ) [ 00000000000000000000000000000000000000000000]
out_frame_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_252                 (store            ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_4_resp (writeresp        ) [ 00000000000000000000000000000000000000000000]
stg_256                 (speclooptripcount) [ 00000000000000000000000000000000000000000000]
tmp_2                   (specregionbegin  ) [ 00000000000000000000000000000000000000000000]
stg_258                 (specpipeline     ) [ 00000000000000000000000000000000000000000000]
gmem_offset_addr_5_resp (writeresp        ) [ 00000000000000000000000000000000000000000000]
empty_8                 (specregionend    ) [ 00000000000000000000000000000000000000000000]
stg_261                 (br               ) [ 00111111111111111111111111111111111111111111]
empty_10                (specregionend    ) [ 00000000000000000000000000000000000000000000]
tmp_11                  (sext             ) [ 00000000000000000000000000000000000011110000]
gmem_addr_2             (getelementptr    ) [ 00000000000000000000000000000000000000000000]
p_wr_req                (writereq         ) [ 00000000000000000000000000000000000000000000]
stg_266                 (br               ) [ 00111111111111111111111111111111111111111111]
indvar1                 (phi              ) [ 00000000000000000000000000000000000010000000]
exitcond3               (icmp             ) [ 00111111111111111111111111111111111111111111]
stg_269                 (speclooptripcount) [ 00000000000000000000000000000000000000000000]
indvar_next1            (add              ) [ 00111111111111111111111111111111111111111111]
stg_271                 (br               ) [ 00000000000000000000000000000000000000000000]
tmp_29                  (zext             ) [ 00000000000000000000000000000000000000000000]
out_frame_addr_2        (getelementptr    ) [ 00000000000000000000000000000000000011000000]
out_frame_load          (load             ) [ 00000000000000000000000000000000000000000000]
extLd                   (select           ) [ 00000000000000000000000000000000000010100000]
burstwrite_rbegin       (specregionbegin  ) [ 00000000000000000000000000000000000000000000]
stg_278                 (specpipeline     ) [ 00000000000000000000000000000000000000000000]
empty_11                (specloopname     ) [ 00000000000000000000000000000000000000000000]
gmem_addr_4             (getelementptr    ) [ 00000000000000000000000000000000000000000000]
stg_281                 (write            ) [ 00000000000000000000000000000000000000000000]
burstwrite_rend         (specregionend    ) [ 00000000000000000000000000000000000000000000]
stg_283                 (br               ) [ 00111111111111111111111111111111111111111111]
gmem_addr_3             (getelementptr    ) [ 00000000000000000000000000000000000000001111]
p_wr_resp               (writeresp        ) [ 00000000000000000000000000000000000000000000]
empty_12                (specregionend    ) [ 00000000000000000000000000000000000000000000]
stg_291                 (br               ) [ 01111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="para">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="para"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="matchsum">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchsum"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="back_gauss">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="back_gauss"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="alpha_w">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_w"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="akt">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="akt"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vinit">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vinit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="F">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_frame">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_frame_in_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i46.i18"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_EM_ALGO"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_frame_out_OC_backsub"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="para_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="para_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="init_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="frame_out_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_out_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="frame_in_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_in_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_writeresp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/3 p_wr_req/35 stg_281/38 p_wr_resp/39 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem_addr_1_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_writeresp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_offset_addr_req/18 stg_172/19 gmem_offset_addr_resp/20 gmem_offset_addr_1_req/20 stg_183/21 gmem_offset_addr_1_resp/22 gmem_offset_addr_2_req/22 stg_196/23 gmem_offset_addr_2_resp/24 gmem_offset_addr_3_req/24 stg_216/25 gmem_offset_addr_3_resp/26 gmem_offset_addr_4_req/26 stg_227/27 gmem_offset_addr_4_resp/28 gmem_offset_addr_5_req/28 stg_241/29 gmem_offset_addr_5_resp/30 "/>
</bind>
</comp>

<comp id="241" class="1004" name="data_array_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="1"/>
<pin id="251" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_102/12 data_array_load_1/14 data_array_load/28 "/>
</bind>
</comp>

<comp id="253" class="1004" name="data_array_addr_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr_1/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="matchsum_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="18" slack="0"/>
<pin id="265" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matchsum_addr/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="18" slack="0"/>
<pin id="282" dir="0" index="4" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_135/14 stg_137/14 "/>
</bind>
</comp>

<comp id="274" class="1004" name="matchsum_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="0"/>
<pin id="278" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matchsum_addr_1/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="back_gauss_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="18" slack="0"/>
<pin id="290" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="back_gauss_addr/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="18" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="3" bw="18" slack="0"/>
<pin id="307" dir="0" index="4" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
<pin id="308" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_139/14 stg_141/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="back_gauss_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="64" slack="0"/>
<pin id="303" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="back_gauss_addr_1/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="out_frame_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="3"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr/17 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_165/17 stg_252/31 out_frame_load/36 "/>
</bind>
</comp>

<comp id="323" class="1004" name="data_array_addr_2_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_array_addr_2/28 "/>
</bind>
</comp>

<comp id="331" class="1004" name="out_frame_addr_1_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="3"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr_1/31 "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_frame_addr_2_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frame_addr_2/36 "/>
</bind>
</comp>

<comp id="347" class="1005" name="x_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="x_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="phi_mul_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="1"/>
<pin id="361" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="phi_mul_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="19" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="phi_mul1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="17" slack="1"/>
<pin id="373" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="phi_mul1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="17" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="1"/>
<pin id="385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="indvar_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="419" class="1005" name="indvar1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="indvar1_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/36 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_backsub_EM_ALGO_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="0" index="2" bw="10" slack="2"/>
<pin id="434" dir="0" index="3" bw="32" slack="0"/>
<pin id="435" dir="0" index="4" bw="30" slack="13"/>
<pin id="436" dir="0" index="5" bw="19" slack="12"/>
<pin id="437" dir="0" index="6" bw="8" slack="12"/>
<pin id="438" dir="0" index="7" bw="1" slack="0"/>
<pin id="439" dir="0" index="8" bw="32" slack="0"/>
<pin id="440" dir="0" index="9" bw="32" slack="0"/>
<pin id="441" dir="0" index="10" bw="8" slack="0"/>
<pin id="442" dir="0" index="11" bw="32" slack="0"/>
<pin id="443" dir="0" index="12" bw="32" slack="0"/>
<pin id="444" dir="1" index="13" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_15/16 tmp_28/30 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr/18 gmem_offset_addr_1/19 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_3/20 gmem_offset_addr_4/21 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_6/22 gmem_offset_addr_7/23 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_9/24 gmem_offset_addr_10/25 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_12/26 gmem_offset_addr_13/27 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_15/28 gmem_offset_addr_16/29 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/35 gmem_addr_4/38 gmem_addr_3/39 "/>
</bind>
</comp>

<comp id="507" class="1005" name="reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_array_load_1 data_array_load "/>
</bind>
</comp>

<comp id="512" class="1004" name="para5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="30" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="para5/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_12_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="30" slack="0"/>
<pin id="524" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_15_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_32_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="next_mul1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="17" slack="0"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="next_mul_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="19" slack="0"/>
<pin id="542" dir="0" index="1" bw="13" slack="0"/>
<pin id="543" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="exitcond2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="x_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="17" slack="0"/>
<pin id="560" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="17" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="33" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="exitcond9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="indvar_next_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="2"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_6_cast9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="19" slack="9"/>
<pin id="590" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast9/13 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="19" slack="9"/>
<pin id="594" dir="0" index="1" bw="19" slack="0"/>
<pin id="595" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_7_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="19" slack="0"/>
<pin id="600" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="19" slack="9"/>
<pin id="604" dir="0" index="1" bw="19" slack="0"/>
<pin id="605" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_8_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="19" slack="0"/>
<pin id="610" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="19" slack="9"/>
<pin id="614" dir="0" index="1" bw="19" slack="0"/>
<pin id="615" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_9_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="19" slack="0"/>
<pin id="620" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_s_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="19" slack="9"/>
<pin id="624" dir="0" index="1" bw="19" slack="0"/>
<pin id="625" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_10_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="19" slack="0"/>
<pin id="630" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="exitcond_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="j_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="exitcond1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="10" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="i_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_cast7_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_14_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="17" slack="10"/>
<pin id="667" dir="0" index="1" bw="10" slack="0"/>
<pin id="668" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_18_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="18" slack="0"/>
<pin id="673" dir="0" index="1" bw="17" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_20_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="18" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_22_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="0"/>
<pin id="687" dir="0" index="1" bw="18" slack="0"/>
<pin id="688" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_24_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="18" slack="0"/>
<pin id="695" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_shl_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="0"/>
<pin id="703" dir="0" index="1" bw="10" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_shl_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_shl1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_shl1_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_16_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="13" slack="0"/>
<pin id="727" dir="0" index="1" bw="11" slack="0"/>
<pin id="728" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_16_cast4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast4/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_16_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="0"/>
<pin id="737" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_17_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="19" slack="1"/>
<pin id="741" dir="0" index="1" bw="14" slack="0"/>
<pin id="742" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_17_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="20" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_18_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="20" slack="0"/>
<pin id="750" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="para6_sum_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="30" slack="11"/>
<pin id="755" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_21_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="19" slack="1"/>
<pin id="759" dir="0" index="1" bw="14" slack="0"/>
<pin id="760" dir="1" index="2" bw="21" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_23_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="19" slack="1"/>
<pin id="764" dir="0" index="1" bw="14" slack="0"/>
<pin id="765" dir="1" index="2" bw="21" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_25_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="19" slack="1"/>
<pin id="769" dir="0" index="1" bw="14" slack="0"/>
<pin id="770" dir="1" index="2" bw="21" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_26_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="19" slack="1"/>
<pin id="774" dir="0" index="1" bw="14" slack="0"/>
<pin id="775" dir="1" index="2" bw="21" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_10_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="10"/>
<pin id="779" dir="0" index="1" bw="32" slack="11"/>
<pin id="780" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="para6_sum_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="33" slack="1"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum_cast/18 "/>
</bind>
</comp>

<comp id="785" class="1004" name="gmem_offset_addr_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="1"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_2/19 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_19_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_20_cast_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/19 "/>
</bind>
</comp>

<comp id="799" class="1004" name="para6_sum7_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="30" slack="13"/>
<pin id="802" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum7/19 "/>
</bind>
</comp>

<comp id="804" class="1004" name="para6_sum7_cast_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="33" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum7_cast/20 "/>
</bind>
</comp>

<comp id="808" class="1004" name="gmem_offset_addr_5_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="1"/>
<pin id="811" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_5/21 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_21_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="21" slack="4"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/21 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_22_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="21" slack="0"/>
<pin id="818" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/21 "/>
</bind>
</comp>

<comp id="820" class="1004" name="para6_sum8_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="30" slack="15"/>
<pin id="823" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum8/21 "/>
</bind>
</comp>

<comp id="825" class="1004" name="para6_sum8_cast_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="33" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum8_cast/22 "/>
</bind>
</comp>

<comp id="829" class="1004" name="gmem_offset_addr_8_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="1"/>
<pin id="832" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_8/23 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_23_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="21" slack="6"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/23 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_24_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="21" slack="0"/>
<pin id="839" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/23 "/>
</bind>
</comp>

<comp id="841" class="1004" name="para6_sum9_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="30" slack="17"/>
<pin id="844" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum9/23 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_25_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="21" slack="6"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/23 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_26_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="21" slack="0"/>
<pin id="851" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/23 "/>
</bind>
</comp>

<comp id="853" class="1004" name="para6_sum1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="30" slack="17"/>
<pin id="856" dir="1" index="2" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum1/23 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_27_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="21" slack="6"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/23 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_28_cast_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="21" slack="0"/>
<pin id="863" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/23 "/>
</bind>
</comp>

<comp id="865" class="1004" name="para6_sum2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="30" slack="17"/>
<pin id="868" dir="1" index="2" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="para6_sum2/23 "/>
</bind>
</comp>

<comp id="870" class="1004" name="para6_sum9_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="33" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum9_cast/24 "/>
</bind>
</comp>

<comp id="874" class="1004" name="gmem_offset_addr_11_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="1"/>
<pin id="877" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_11/25 "/>
</bind>
</comp>

<comp id="879" class="1004" name="para6_sum1_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="33" slack="3"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum1_cast/26 "/>
</bind>
</comp>

<comp id="883" class="1004" name="gmem_offset_addr_14_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="1"/>
<pin id="886" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_14/27 "/>
</bind>
</comp>

<comp id="888" class="1004" name="para6_sum2_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="33" slack="5"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="para6_sum2_cast/28 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_27_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="11"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/28 "/>
</bind>
</comp>

<comp id="897" class="1004" name="gmem_offset_addr_17_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="1"/>
<pin id="900" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_offset_addr_17/29 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_11_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="33" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/35 "/>
</bind>
</comp>

<comp id="906" class="1004" name="exitcond3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/36 "/>
</bind>
</comp>

<comp id="912" class="1004" name="indvar_next1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/36 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_29_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="0"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/36 "/>
</bind>
</comp>

<comp id="923" class="1004" name="extLd_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="0" index="2" bw="8" slack="0"/>
<pin id="927" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="extLd/37 "/>
</bind>
</comp>

<comp id="931" class="1005" name="init_read_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="10"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="935" class="1005" name="para5_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="30" slack="13"/>
<pin id="937" dir="1" index="1" bw="30" slack="13"/>
</pin_list>
<bind>
<opset="para5 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_12_cast_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="33" slack="11"/>
<pin id="942" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_15_cast_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="33" slack="11"/>
<pin id="952" dir="1" index="1" bw="33" slack="11"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_32_cast_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="33" slack="1"/>
<pin id="957" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_cast "/>
</bind>
</comp>

<comp id="960" class="1005" name="next_mul1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="17" slack="0"/>
<pin id="962" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="next_mul_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="19" slack="0"/>
<pin id="967" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="973" class="1005" name="x_1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="33" slack="10"/>
<pin id="980" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_4_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="33" slack="1"/>
<pin id="985" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_6_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="8"/>
<pin id="990" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="993" class="1005" name="gmem_addr_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="exitcond9_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="indvar_next_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="10" slack="0"/>
<pin id="1004" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1007" class="1005" name="gmem_addr_1_read_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_6_cast9_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="20" slack="1"/>
<pin id="1014" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast9 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_7_cast_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="21" slack="1"/>
<pin id="1019" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_8_cast_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="21" slack="1"/>
<pin id="1024" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_9_cast_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="21" slack="1"/>
<pin id="1029" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_10_cast_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="21" slack="1"/>
<pin id="1034" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="1040" class="1005" name="j_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="10" slack="0"/>
<pin id="1042" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_13_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="3"/>
<pin id="1047" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="data_array_addr_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="1"/>
<pin id="1052" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_array_addr_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="i_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="0"/>
<pin id="1060" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_17_cast_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="2"/>
<pin id="1065" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1068" class="1005" name="para6_sum_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="33" slack="1"/>
<pin id="1070" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_21_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="21" slack="4"/>
<pin id="1075" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_23_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="21" slack="6"/>
<pin id="1080" dir="1" index="1" bw="21" slack="6"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_25_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="21" slack="6"/>
<pin id="1085" dir="1" index="1" bw="21" slack="6"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_26_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="21" slack="6"/>
<pin id="1090" dir="1" index="1" bw="21" slack="6"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_10_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="33" slack="1"/>
<pin id="1095" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="para6_sum_cast_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="1"/>
<pin id="1100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum_cast "/>
</bind>
</comp>

<comp id="1104" class="1005" name="gmem_offset_addr_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="para6_sum7_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="33" slack="1"/>
<pin id="1111" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum7 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="para6_sum7_cast_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="64" slack="1"/>
<pin id="1116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum7_cast "/>
</bind>
</comp>

<comp id="1120" class="1005" name="gmem_offset_addr_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_5 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="para6_sum8_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="33" slack="1"/>
<pin id="1127" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum8 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="para6_sum8_cast_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="64" slack="1"/>
<pin id="1132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum8_cast "/>
</bind>
</comp>

<comp id="1136" class="1005" name="gmem_offset_addr_8_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_8 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="para6_sum9_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="33" slack="1"/>
<pin id="1143" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum9 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="para6_sum1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="33" slack="3"/>
<pin id="1148" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="para6_sum1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="para6_sum2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="33" slack="5"/>
<pin id="1153" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="para6_sum2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="para6_sum9_cast_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="64" slack="1"/>
<pin id="1158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum9_cast "/>
</bind>
</comp>

<comp id="1162" class="1005" name="gmem_offset_addr_11_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_11 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="para6_sum1_cast_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="1"/>
<pin id="1169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum1_cast "/>
</bind>
</comp>

<comp id="1173" class="1005" name="gmem_offset_addr_14_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_14 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="para6_sum2_cast_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="64" slack="1"/>
<pin id="1180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="para6_sum2_cast "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_27_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="64" slack="3"/>
<pin id="1186" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="data_array_addr_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_array_addr_2 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="gmem_offset_addr_17_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_offset_addr_17 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_11_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="64" slack="2"/>
<pin id="1201" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="exitcond3_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="indvar_next1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="10" slack="0"/>
<pin id="1210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="out_frame_addr_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="10" slack="1"/>
<pin id="1215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_frame_addr_2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="extLd_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="1"/>
<pin id="1220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="1223" class="1005" name="gmem_addr_3_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="1"/>
<pin id="1225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="108" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="156" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="158" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="160" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="162" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="233"><net_src comp="164" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="166" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="168" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="236"><net_src comp="172" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="238"><net_src comp="182" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="239"><net_src comp="144" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="240"><net_src comp="184" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="120" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="120" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="120" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="120" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="120" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="144" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="120" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="144" pin="0"/><net_sink comp="293" pin=4"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="293" pin=3"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="120" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="120" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="120" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="120" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="76" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="100" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="100" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="445"><net_src comp="430" pin="13"/><net_sink comp="318" pin=1"/></net>

<net id="446"><net_src comp="152" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="447"><net_src comp="395" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="448"><net_src comp="2" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="449"><net_src comp="359" pin="1"/><net_sink comp="430" pin=5"/></net>

<net id="450"><net_src comp="347" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="451"><net_src comp="16" pin="0"/><net_sink comp="430" pin=7"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="430" pin=8"/></net>

<net id="453"><net_src comp="20" pin="0"/><net_sink comp="430" pin=9"/></net>

<net id="454"><net_src comp="14" pin="0"/><net_sink comp="430" pin=10"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="430" pin=11"/></net>

<net id="456"><net_src comp="24" pin="0"/><net_sink comp="430" pin=12"/></net>

<net id="457"><net_src comp="407" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="462"><net_src comp="0" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="458" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="464"><net_src comp="458" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="469"><net_src comp="2" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="465" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="475"><net_src comp="2" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="471" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="481"><net_src comp="2" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="477" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="487"><net_src comp="2" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="483" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="493"><net_src comp="2" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="489" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="499"><net_src comp="2" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="495" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="501" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="510"><net_src comp="248" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="518"><net_src comp="32" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="186" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="34" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="36" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="512" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="198" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="204" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="375" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="363" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="351" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="351" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="90" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="375" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="575"><net_src comp="387" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="387" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="106" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="383" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="591"><net_src comp="359" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="359" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="126" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="359" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="128" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="359" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="130" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="359" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="132" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="399" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="102" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="399" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="399" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="653"><net_src comp="411" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="411" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="106" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="411" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="371" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="134" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="136" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="689"><net_src comp="671" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="138" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="140" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="142" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="691" pin=2"/></net>

<net id="699"><net_src comp="691" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="700"><net_src comp="691" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="706"><net_src comp="146" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="411" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="148" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="150" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="411" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="136" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="709" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="725" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="731" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="731" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="731" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="731" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="789"><net_src comp="2" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="72" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="790" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="804" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="812"><net_src comp="2" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="825" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="833"><net_src comp="2" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="878"><net_src comp="2" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="879" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="887"><net_src comp="2" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="895"><net_src comp="407" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="901"><net_src comp="2" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="910"><net_src comp="423" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="102" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="423" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="106" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="423" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="928"><net_src comp="318" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="174" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="74" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="934"><net_src comp="192" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="512" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="943"><net_src comp="522" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="949"><net_src comp="940" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="953"><net_src comp="526" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="958"><net_src comp="530" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="963"><net_src comp="534" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="968"><net_src comp="540" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="976"><net_src comp="552" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="981"><net_src comp="558" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="986"><net_src comp="562" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="991"><net_src comp="567" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="996"><net_src comp="458" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1001"><net_src comp="571" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="577" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1010"><net_src comp="217" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1015"><net_src comp="588" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1020"><net_src comp="598" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1025"><net_src comp="608" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1030"><net_src comp="618" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1035"><net_src comp="628" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1043"><net_src comp="638" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1048"><net_src comp="644" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1053"><net_src comp="253" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1061"><net_src comp="655" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1066"><net_src comp="744" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1071"><net_src comp="752" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1076"><net_src comp="757" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1081"><net_src comp="762" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1086"><net_src comp="767" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1091"><net_src comp="772" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1096"><net_src comp="777" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1101"><net_src comp="781" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1107"><net_src comp="785" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1112"><net_src comp="799" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1117"><net_src comp="804" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1123"><net_src comp="808" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1128"><net_src comp="820" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1133"><net_src comp="825" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1139"><net_src comp="829" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1144"><net_src comp="841" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1149"><net_src comp="853" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1154"><net_src comp="865" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1159"><net_src comp="870" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1165"><net_src comp="874" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1170"><net_src comp="879" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1176"><net_src comp="883" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1181"><net_src comp="888" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1187"><net_src comp="892" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1192"><net_src comp="323" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1197"><net_src comp="897" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1202"><net_src comp="902" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1207"><net_src comp="906" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="912" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1216"><net_src comp="339" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1221"><net_src comp="923" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1226"><net_src comp="501" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="210" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {38 }
	Port: gmem_offset | {16 17 19 21 23 25 27 29 30 31 }
  - Chain level:
	State 1
		tmp_12_cast : 1
	State 2
		next_mul1 : 1
		next_mul : 1
		exitcond2 : 1
		x_1 : 1
		stg_74 : 2
		tmp_3 : 1
		tmp_4 : 2
	State 3
		gmem_addr : 1
		p_rd_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond9 : 1
		indvar_next : 1
		stg_94 : 2
	State 11
		gmem_addr_1_read : 1
	State 12
		data_array_addr : 1
		stg_102 : 2
		burstread_rend : 1
	State 13
	State 14
		exitcond : 1
		j_1 : 1
		stg_120 : 2
		tmp_13 : 1
		data_array_addr_1 : 2
		data_array_load_1 : 3
		exitcond1 : 1
		i_1 : 1
		stg_127 : 2
		i_cast7 : 1
		tmp_14 : 2
		tmp_18 : 3
		tmp_20 : 4
		tmp_22 : 4
		tmp_24 : 4
		matchsum_addr : 5
		stg_135 : 6
		matchsum_addr_1 : 5
		stg_137 : 6
		back_gauss_addr : 5
		stg_139 : 6
		back_gauss_addr_1 : 5
		stg_141 : 6
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_16 : 3
		tmp_16_cast4 : 4
		tmp_16_cast : 4
		tmp_17 : 5
		tmp_17_cast : 6
		tmp_18_cast : 7
		para6_sum : 8
		tmp_21 : 5
		tmp_23 : 5
		tmp_25 : 5
		tmp_26 : 5
	State 15
	State 16
	State 17
		stg_165 : 1
		empty_9 : 1
	State 18
		gmem_offset_addr : 1
		gmem_offset_addr_req : 2
	State 19
		stg_172 : 1
		para6_sum7 : 1
	State 20
		gmem_offset_addr_3 : 1
		gmem_offset_addr_1_req : 2
	State 21
		stg_183 : 1
		tmp_22_cast : 1
		para6_sum8 : 2
	State 22
		gmem_offset_addr_6 : 1
		gmem_offset_addr_2_req : 2
	State 23
		stg_196 : 1
		tmp_24_cast : 1
		para6_sum9 : 2
		tmp_26_cast : 1
		para6_sum1 : 2
		tmp_28_cast : 1
		para6_sum2 : 2
	State 24
		gmem_offset_addr_9 : 1
		gmem_offset_addr_3_req : 2
	State 25
		stg_216 : 1
	State 26
		gmem_offset_addr_12 : 1
		gmem_offset_addr_4_req : 2
	State 27
		stg_227 : 1
	State 28
		gmem_offset_addr_15 : 1
		gmem_offset_addr_5_req : 2
		data_array_addr_2 : 1
		data_array_load : 2
	State 29
		stg_241 : 1
	State 30
	State 31
		stg_252 : 1
	State 32
	State 33
	State 34
		empty_8 : 1
	State 35
		gmem_addr_2 : 1
		p_wr_req : 2
	State 36
		exitcond3 : 1
		indvar_next1 : 1
		stg_271 : 2
		tmp_29 : 1
		out_frame_addr_2 : 2
		out_frame_load : 3
	State 37
		extLd : 1
	State 38
		stg_281 : 1
		burstwrite_rend : 1
	State 39
		p_wr_resp : 1
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |  grp_backsub_EM_ALGO_fu_430  |    17   |  44.986 |   6841  |  10102  |
|----------|------------------------------|---------|---------|---------|---------|
|          |       next_mul1_fu_534       |    0    |    0    |    0    |    17   |
|          |        next_mul_fu_540       |    0    |    0    |    0    |    19   |
|          |          x_1_fu_552          |    0    |    0    |    0    |    8    |
|          |         tmp_4_fu_562         |    0    |    0    |    0    |    32   |
|          |      indvar_next_fu_577      |    0    |    0    |    0    |    10   |
|          |          j_1_fu_638          |    0    |    0    |    0    |    10   |
|          |          i_1_fu_655          |    0    |    0    |    0    |    10   |
|          |         tmp_14_fu_665        |    0    |    0    |    0    |    17   |
|          |         tmp_17_fu_739        |    0    |    0    |    0    |    19   |
|          |       para6_sum_fu_752       |    0    |    0    |    0    |    32   |
|    add   |         tmp_21_fu_757        |    0    |    0    |    0    |    19   |
|          |         tmp_23_fu_762        |    0    |    0    |    0    |    19   |
|          |         tmp_25_fu_767        |    0    |    0    |    0    |    19   |
|          |         tmp_26_fu_772        |    0    |    0    |    0    |    19   |
|          |         tmp_10_fu_777        |    0    |    0    |    0    |    32   |
|          |       para6_sum7_fu_799      |    0    |    0    |    0    |    32   |
|          |       para6_sum8_fu_820      |    0    |    0    |    0    |    32   |
|          |       para6_sum9_fu_841      |    0    |    0    |    0    |    32   |
|          |       para6_sum1_fu_853      |    0    |    0    |    0    |    32   |
|          |       para6_sum2_fu_865      |    0    |    0    |    0    |    32   |
|          |      indvar_next1_fu_912     |    0    |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       exitcond2_fu_546       |    0    |    0    |    0    |    3    |
|          |       exitcond9_fu_571       |    0    |    0    |    0    |    4    |
|   icmp   |        exitcond_fu_632       |    0    |    0    |    0    |    4    |
|          |       exitcond1_fu_649       |    0    |    0    |    0    |    4    |
|          |       exitcond3_fu_906       |    0    |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|---------|
|    sub   |         tmp_16_fu_725        |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |         extLd_fu_923         |    0    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|---------|
|          |     para_read_read_fu_186    |    0    |    0    |    0    |    0    |
|          |     init_read_read_fu_192    |    0    |    0    |    0    |    0    |
|   read   |  frame_out_read_read_fu_198  |    0    |    0    |    0    |    0    |
|          |   frame_in_read_read_fu_204  |    0    |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_217 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_210     |    0    |    0    |    0    |    0    |
|          |     grp_writeresp_fu_222     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|         para5_fu_512         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      tmp_12_cast_fu_522      |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_558         |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_583         |    0    |    0    |    0    |    0    |
|          |      tmp_6_cast9_fu_588      |    0    |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_598      |    0    |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_608      |    0    |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_618      |    0    |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_628      |    0    |    0    |    0    |    0    |
|          |         tmp_13_fu_644        |    0    |    0    |    0    |    0    |
|          |        i_cast7_fu_661        |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_679        |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_709      |    0    |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_721      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_18_cast_fu_748      |    0    |    0    |    0    |    0    |
|          |     para6_sum_cast_fu_781    |    0    |    0    |    0    |    0    |
|          |      tmp_20_cast_fu_795      |    0    |    0    |    0    |    0    |
|          |    para6_sum7_cast_fu_804    |    0    |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_816      |    0    |    0    |    0    |    0    |
|          |    para6_sum8_cast_fu_825    |    0    |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_837      |    0    |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_849      |    0    |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_861      |    0    |    0    |    0    |    0    |
|          |    para6_sum9_cast_fu_870    |    0    |    0    |    0    |    0    |
|          |    para6_sum1_cast_fu_879    |    0    |    0    |    0    |    0    |
|          |    para6_sum2_cast_fu_888    |    0    |    0    |    0    |    0    |
|          |         tmp_27_fu_892        |    0    |    0    |    0    |    0    |
|          |         tmp_29_fu_918        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      tmp_15_cast_fu_526      |    0    |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_530      |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_567         |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast4_fu_731     |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_735      |    0    |    0    |    0    |    0    |
|   sext   |      tmp_17_cast_fu_744      |    0    |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_813      |    0    |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_834      |    0    |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_846      |    0    |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_858      |    0    |    0    |    0    |    0    |
|          |         tmp_11_fu_902        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_7_fu_592         |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_602         |    0    |    0    |    0    |    0    |
|    or    |         tmp_9_fu_612         |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_622         |    0    |    0    |    0    |    0    |
|          |         tmp_22_fu_685        |    0    |    0    |    0    |    0    |
|          |         tmp_19_fu_790        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_18_fu_671        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_24_fu_691        |    0    |    0    |    0    |    0    |
|          |         p_shl_fu_701         |    0    |    0    |    0    |    0    |
|          |         p_shl1_fu_713        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    17   |  44.986 |   6841  |  10594  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|     F    |    0   |   64   |    1   |
|    akt   |    2   |    0   |    0   |
|back_gauss|   16   |    0   |    0   |
|data_array|    1   |    0   |    0   |
| matchsum |   128  |    0   |    0   |
| out_frame|    0   |    2   |   10   |
+----------+--------+--------+--------+
|   Total  |   147  |   66   |   11   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| data_array_addr_1_reg_1050 |   10   |
| data_array_addr_2_reg_1189 |   10   |
|     exitcond3_reg_1204     |    1   |
|      exitcond9_reg_998     |    1   |
|       extLd_reg_1218       |    8   |
|  gmem_addr_1_read_reg_1007 |    8   |
|    gmem_addr_3_reg_1223    |    8   |
|      gmem_addr_reg_993     |    8   |
|gmem_offset_addr_11_reg_1162|   32   |
|gmem_offset_addr_14_reg_1173|   32   |
|gmem_offset_addr_17_reg_1194|   32   |
| gmem_offset_addr_2_reg_1104|   32   |
| gmem_offset_addr_5_reg_1120|   32   |
| gmem_offset_addr_8_reg_1136|   32   |
|        i_1_reg_1058        |   10   |
|          i_reg_407         |   10   |
|       indvar1_reg_419      |   10   |
|    indvar_next1_reg_1208   |   10   |
|    indvar_next_reg_1002    |   10   |
|       indvar_reg_383       |   10   |
|      init_read_reg_931     |    1   |
|        j_1_reg_1040        |   10   |
|          j_reg_395         |   10   |
|      next_mul1_reg_960     |   17   |
|      next_mul_reg_965      |   19   |
|  out_frame_addr_2_reg_1213 |   10   |
|        para5_reg_935       |   30   |
|  para6_sum1_cast_reg_1167  |   64   |
|     para6_sum1_reg_1146    |   33   |
|  para6_sum2_cast_reg_1178  |   64   |
|     para6_sum2_reg_1151    |   33   |
|  para6_sum7_cast_reg_1114  |   64   |
|     para6_sum7_reg_1109    |   33   |
|  para6_sum8_cast_reg_1130  |   64   |
|     para6_sum8_reg_1125    |   33   |
|  para6_sum9_cast_reg_1156  |   64   |
|     para6_sum9_reg_1141    |   33   |
|   para6_sum_cast_reg_1098  |   64   |
|     para6_sum_reg_1068     |   33   |
|      phi_mul1_reg_371      |   17   |
|       phi_mul_reg_359      |   19   |
|           reg_507          |    8   |
|    tmp_10_cast_reg_1032    |   21   |
|       tmp_10_reg_1093      |   33   |
|       tmp_11_reg_1199      |   64   |
|     tmp_12_cast_reg_940    |   33   |
|       tmp_13_reg_1045      |   64   |
|     tmp_15_cast_reg_950    |   33   |
|    tmp_17_cast_reg_1063    |   32   |
|       tmp_21_reg_1073      |   21   |
|       tmp_23_reg_1078      |   21   |
|       tmp_25_reg_1083      |   21   |
|       tmp_26_reg_1088      |   21   |
|       tmp_27_reg_1184      |   64   |
|     tmp_32_cast_reg_955    |   33   |
|        tmp_3_reg_978       |   33   |
|        tmp_4_reg_983       |   33   |
|    tmp_6_cast9_reg_1012    |   20   |
|        tmp_6_reg_988       |   64   |
|     tmp_7_cast_reg_1017    |   21   |
|     tmp_8_cast_reg_1022    |   21   |
|     tmp_9_cast_reg_1027    |   21   |
|         x_1_reg_973        |    8   |
|          x_reg_347         |    8   |
+----------------------------+--------+
|            Total           |  1719  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|    grp_writeresp_fu_210    |  p0  |   4  |   1  |    4   ||    1    |
|    grp_writeresp_fu_210    |  p1  |   4  |   8  |   32   ||    8    |
|    grp_writeresp_fu_210    |  p2  |   2  |  11  |   22   ||    11   |
|    grp_writeresp_fu_222    |  p0  |   3  |   1  |    3   |
|    grp_writeresp_fu_222    |  p1  |  12  |  32  |   384  ||    96   |
|    grp_writeresp_fu_222    |  p2  |   4  |  32  |   128  ||    32   |
|      grp_access_fu_248     |  p0  |   5  |  10  |   50   ||    10   |
|      grp_access_fu_318     |  p0  |   4  |  10  |   40   ||    10   |
|          x_reg_347         |  p0  |   2  |   8  |   16   ||    8    |
|       phi_mul_reg_359      |  p0  |   2  |  19  |   38   ||    19   |
|      phi_mul1_reg_371      |  p0  |   2  |  17  |   34   ||    17   |
|       indvar_reg_383       |  p0  |   2  |  10  |   20   ||    10   |
|          j_reg_395         |  p0  |   2  |  10  |   20   ||    10   |
|          i_reg_407         |  p0  |   2  |  10  |   20   ||    10   |
| grp_backsub_EM_ALGO_fu_430 |  p2  |   2  |  10  |   20   ||    10   |
|         grp_fu_458         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_465         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_471         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_477         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_483         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_489         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_495         |  p1  |   2  |  32  |   64   ||    32   |
|         grp_fu_501         |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  1343  ||  37.165 ||   508   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   44   |  6841  |  10594 |
|   Memory  |   147  |    -   |    -   |   66   |   11   |
|Multiplexer|    -   |    -   |   37   |    -   |   508  |
|  Register |    -   |    -   |    -   |  1719  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   147  |   17   |   82   |  8626  |  11113 |
+-----------+--------+--------+--------+--------+--------+
