<?xml version="1.0" encoding="UTF-8"?>
{# Xilinx Vivado IP-XACT component.xml Template #}
{# Generated by fpga_lib VHDL Generator #}
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>{{ vendor | default('user.org') }}</spirit:vendor>
  <spirit:library>{{ library | default('user') }}</spirit:library>
  <spirit:name>{{ entity_name }}</spirit:name>
  <spirit:version>{{ version | default('1.0') }}</spirit:version>

  <!-- Bus Interfaces -->
  <spirit:busInterfaces>
    <!-- AXI-Lite Slave Interface -->
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="{{ entity_name }}_mmap"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>AWADDR</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_awaddr</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>AWPROT</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_awprot</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>AWVALID</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_awvalid</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>AWREADY</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_awready</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>WDATA</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_wdata</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>WSTRB</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_wstrb</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>WVALID</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_wvalid</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>WREADY</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_wready</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>BRESP</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_bresp</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>BVALID</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_bvalid</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>BREADY</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_bready</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>ARADDR</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_araddr</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>ARPROT</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_arprot</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>ARVALID</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_arvalid</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>ARREADY</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_arready</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>RDATA</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_rdata</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>RRESP</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_rresp</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>RVALID</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_rvalid</spirit:name></spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>RREADY</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>s_axi_rready</spirit:name></spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">{{ data_width }}</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">{{ addr_width }}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- Clock Interface -->
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>CLK</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>clk</spirit:name></spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- Reset Interface -->
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort><spirit:name>RST</spirit:name></spirit:logicalPort>
          <spirit:physicalPort><spirit:name>rst</spirit:name></spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>

  <!-- Memory Maps -->
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>{{ entity_name }}_mmap</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg_block</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">{{ registers | length * reg_width }}</spirit:range>
        <spirit:width>{{ data_width }}</spirit:width>
        <spirit:usage>register</spirit:usage>
{% for reg in registers %}
        <spirit:register>
          <spirit:name>{{ reg.name | upper }}</spirit:name>
          <spirit:addressOffset spirit:format="long">{{ "0x%X" | format(loop.index0 * reg_width) }}</spirit:addressOffset>
          <spirit:size>{{ data_width }}</spirit:size>
          <spirit:access>{{ 'read-write' if reg.access in ['read-write', 'rw'] else ('read-only' if reg.access in ['read-only', 'ro'] else 'write-only') }}</spirit:access>
          <spirit:description>{{ reg.description }}</spirit:description>
{% for field in reg.fields %}
          <spirit:field>
            <spirit:name>{{ field.name }}</spirit:name>
            <spirit:bitOffset>{{ field.offset }}</spirit:bitOffset>
            <spirit:bitWidth>{{ field.width }}</spirit:bitWidth>
            <spirit:access>{{ 'read-write' if field.access in ['read-write', 'rw'] else ('read-only' if field.access in ['read-only', 'ro'] else 'write-only') }}</spirit:access>
          </spirit:field>
{% endfor %}
        </spirit:register>
{% endfor %}
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>

  <!-- Model -->
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>{{ entity_name }}</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>{{ entity_name }}</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <!-- AXI-Lite ports are defined in bus interface portMaps -->
{% for port in user_ports %}
      <spirit:port>
        <spirit:name>{{ port.name }}</spirit:name>
        <spirit:wire>
          <spirit:direction>{{ port.direction }}</spirit:direction>
{% if port.type != 'std_logic' %}
          <spirit:vector>
            <spirit:left spirit:format="long">{{ port.width | default(1) - 1 }}</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
{% endif %}
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>{{ port.type }}</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
{% endfor %}
    </spirit:ports>
  </spirit:model>

  <!-- Parameters -->
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:format="string" spirit:id="PARAM_VALUE.Component_Name">{{ entity_name }}</spirit:value>
    </spirit:parameter>
{% for generic in generics %}
    <spirit:parameter>
      <spirit:name>{{ generic.name | upper }}</spirit:name>
      <spirit:displayName>{{ generic.name | replace('_', ' ') | title }}</spirit:displayName>
      <spirit:value spirit:format="{{ 'long' if generic.type == 'integer' else 'string' }}" spirit:id="PARAM_VALUE.{{ generic.name | upper }}">{{ generic.default_value }}</spirit:value>
    </spirit:parameter>
{% endfor %}
  </spirit:parameters>

  <!-- File Sets -->
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>{{ entity_name }}_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}_axil.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>{{ entity_name }}_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}_axil.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>{{ entity_name }}.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>

  <!-- Description -->
  <spirit:description>{{ description | default('IP core with AXI-Lite register interface') }}</spirit:description>

  <!-- Vendor Extensions -->
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>{{ display_name | default(entity_name | replace('_', ' ') | title) }}</xilinx:displayName>
    </xilinx:coreExtensions>
  </spirit:vendorExtensions>

</spirit:component>
