// Seed: 1133217423
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    output tri0 id_15,
    input wire id_16
);
  assign id_5 = id_0 && 1;
  module_0(
      id_13, id_16, id_13, id_5
  );
endmodule
