head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.4
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.2
	binutils-2_23-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2012.05.15.12.55.39;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@	* config/tc-m68hc11.c: Add S12X and XGATE co-processor support.
	Add option to offset S12 addresses into XGATE memory space.
	Tweak target flags to match other tools. (i.e. -m m68hc11).
	* doc/as.texinfo: Mention new options.
	* doc/c-m68hc11.texi: Document new options.
	* NEWS: Mention new support.

	* archures.c: Add bfd_arch_m9s12x and bfd_arch_m9s12xg.
	* config.bfd: Likewise.
	* cpu-m9s12x.c: New.
	* cpu-m9s12xg.c: New.
	* elf32-m68hc12.c: Add S12X and XGATE co-processor support.
	Add option to offset S12 addresses into XGATE memory space.
	Fix carry bug in IMM16 (IMM8 low/high) relocate.
	* Makefile.am (ALL_MACHINES): Add cpu-m9s12x and cpu-m9s12xg.
	(ALL_MACHINES_CFILES): Likewise.
	* reloc.c: Add S12X relocs.
	* Makefile.in: Regenerate.
	* bfd-in2.h: Regenerate.
	* libbfd.h: Regenerate.

	* gas/m68hc11/insns9s12x.s: New
	* gas/m68hc11/insns9s12x.d: New
	* gas/m68hc11/hexprefix.s: New
	* gas/m68hc11/hexprefix.d: New
	* gas/m68hc11/9s12x-exg-sex-tfr.s: New
	* gas/m68hc11/9s12x-exg-sex-tfr.d: New
	* gas/m68hc11/insns9s12xg.s: New
	* gas/m68hc11/insns9s12xg.d: New
	* gas/m68hc11/9s12x-mov.s: New
	* gas/m68hc11/9s12x-mov.d: New
	* gas/m68hc11/m68hc11.exp: Updated
	* gas/m68hc11/*.d: Brought in line with changed objdump output.
	* gas/all/gas.exp: XFAIL all hc11/12 targets for redef2,3.
	* gas/elf/elf.exp: XFAIL all hc11/12 targets for redef.
	* gas/elf/dwarf2-1.d: Skip for hc11/12 targets.
	* gas/elf/dwarf2-2.d: Likewise.

	* ld-m68hc11/xgate-link.s: New.
	* ld-m68hc11/xgate-link.d: New.
	* ld-m68hc11/xgate-offset.s: New.
	* ld-m68hc11/xgate-offset.d: New.
	* ld-m68hc11/xgate1.s: New.
	* ld-m68hc11/xgate1.d: New.
	* ld-m68hc11/xgate2.s: New.
	* ld-m68hc11/m68hc11.exp: Updated.
	* ld-m68hc11/*.d: Brought in line with changed objdump output.
	* ld-gc/gc.exp: Update CFLAGS for m68hc11.
	* ld-plugin/plugin.exp: Likewise.
	* ld-srec/srec.exp: XFAIL for m68hc11 and m68hc12.

	* configure.in: Add S12X and XGATE co-processor support to m68hc11
	target.
	* disassemble.c: Likewise.
	* configure: Regenerate.
	* m68hc11-dis.c: Make objdump output more consistent, use hex
	instead of decimal and use 0x prefix for hex.
	* m68hc11-opc.c: Add S12X and XGATE opcodes.
	* dis-asm.h (print_insn_m9s12x): Prototype.
	(print_insn_m9s12xg): Prototype.

	* m68hc11.h (R_M68HC12_16B, R_M68HC12_PCREL_9, R_M68HC12_PCREL_10)
	R_M68HC12_HI8XG, R_M68HC12_LO8XG): New relocations.
	(E_M68HC11_XGATE_RAMOFFSET): Define.

	* m68hc11.h: Add XGate definitions.
	(struct m68hc11_opcode): Add xg_mask field.
@
text
@# XGATE instruction set and all modes

	.sect .text

val1 = 0x1234
val2 = 0x5432
u08_1 = 0x32
u08_2 = 0xa5

label1:
	adc	r1,r2,r3
label2:
	add	r4,r6,r1
label3:
	add	r7,#val1		;splits out to addh, addl
	addl r4,#u08_2
	addh r4,#u08_1
	and	r7,r6,r5
	and	r2,#val2
	andl	r1, #u08_2
	andh	r1, #u08_1
	asr	r2,#3
	asr	r3,r4
	bcc	label1
	bcs	label2
	beq	label3
	bfext	r1,r2,r3
	bffo	r4,r5
	bfins	r6,r7,r1
	bfinsi	r2,r4,r6
	bfinsx	r3,r5,r7
	bge	label1
	bgt	label2
	bhi	label3
	bhs	label1
	bith	r2,#0x55
	bitl	r3,#0xaa
	ble	label2
	blo	label3
	bls	label1
	blt	label2
	bmi	label3
	bne	label1
	bpl	label2
	bra	label3
	brk
	bvc	label1
	bvs	label2
	cmp	r1,r2
	cmp	r3,#val1
	cmpl	r4,#u08_1
	com	r4,r5
	com	r6
	cpc	r7,r5
	cpch	r6,#u08_2
	csem	#2
	csem	r1
	csl	r2,#1
	csl	r3,r4
	csr	r5,#4
	csr	r6,r7
	jal	r1
	ldb	r2,(r3,#4)
	ldb	r3,(r0,r2)
	ldb	r4,(r5,r6+)
	ldb	r5,(r6,-r7)
	ldh	r6,#0x35
	ldl	r7,#0x46
	ldw	r1,(r2,#29)
	ldw	r2,(r3,r0)
	ldw	r3,(r4,r5+)
	ldw	r4,(r5,-r6)
	ldw	r6,#0x1234
	lsl	r7,#2
	lsl	r2,r1
	lsr	r5,#3
	lsl	r6,r3
	mov	r7,r6
	neg	r2,r3
	neg	r4
	nop
	or	r2,r3,r4
	or	r5,#0x1256
	orh	r6,#0x08
	orl	r4,#0xf0
	par	r1	; comma on datasheet a typo?
	rol	r2,#5
	rol	r3,r4
	ror	r3,#6
	ror	r5,r4
	rts
	sbc	r7,r1,r2
	sex	r1
	sif
	sif	r2
	ssem	#5
	ssem	r3
	stb	r2,(r4,#15)
	stb	r3,(r5,r6)
	stb	r0,(r7,r1+)
	stb	r1,(r2,-r3)
	stw	r7,(r6,#30)
	stw	r6,(r5,r0)
	stw	r5,(r4,r3+)
	stw	r4,(r3,-r2)
	sub	r7,r6,r5
	sub	r4,#val1
	subh	r5,#0x44
	subl	r4,#0x55
	tfr	r2,ccr
	tfr	ccr,r3
	tfr	r5,pc
	tst	r2
	xnor	r4,r6,r2
	xnor	r3,#val2
	xnorh	r2,#0x32
	xnorl	r1,#0x54
	
@
