// Seed: 3990286671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  nor primCall (id_1, id_2, id_3, id_5, id_6);
  module_2 modCall_1 ();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 ();
  wire id_2;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    input wire id_0
);
  assign id_2 = 1 == id_0;
endmodule
module module_4 (
    input wor id_0
);
  tri1  id_2  =  1  >=  1  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  =  id_13  ,  id_15  ,  id_16  ,  id_17  ,  id_18  =  1  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  !  id_6  ,  id_23  ,  id_24  ;
  module_3 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
endmodule
