{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665502742020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665502742020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 23:39:01 2022 " "Processing started: Tue Oct 11 23:39:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665502742020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665502742020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665502742020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665502742365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW.v(16) " "Verilog HDL information at HW.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665502742480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw.v 3 3 " "Found 3 design units, including 3 entities, in source file hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW " "Found entity 1: HW" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665502742486 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix " "Found entity 2: matrix" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665502742486 ""} { "Info" "ISGN_ENTITY_NAME" "3 unit " "Found entity 3: unit" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665502742486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665502742486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW " "Elaborating entity \"HW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665502742529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 HW.v(43) " "Verilog HDL assignment warning at HW.v(43): truncated value with size 32 to match size of target (7)" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665502742542 "|HW"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[50\] 0 HW.v(39) " "Net \"data\[50\]\" at HW.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1665502742548 "|HW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:ma0 " "Elaborating entity \"matrix\" for hierarchy \"matrix:ma0\"" {  } { { "HW.v" "ma0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665502742594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit matrix:ma0\|unit:u0 " "Elaborating entity \"unit\" for hierarchy \"matrix:ma0\|unit:u0\"" {  } { { "HW.v" "u0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665502742613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit matrix:ma0\|unit:u3 " "Elaborating entity \"unit\" for hierarchy \"matrix:ma0\|unit:u3\"" {  } { { "HW.v" "u3" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665502742624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit matrix:ma0\|unit:u6 " "Elaborating entity \"unit\" for hierarchy \"matrix:ma0\|unit:u6\"" {  } { { "HW.v" "u6" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665502742640 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665502743196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[6\] GND " "Pin \"di0\[6\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[7\] GND " "Pin \"di0\[7\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[8\] GND " "Pin \"di0\[8\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[9\] GND " "Pin \"di0\[9\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[16\] GND " "Pin \"di0\[16\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[17\] GND " "Pin \"di0\[17\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[18\] GND " "Pin \"di0\[18\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[19\] GND " "Pin \"di0\[19\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[26\] GND " "Pin \"di0\[26\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[27\] GND " "Pin \"di0\[27\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[28\] GND " "Pin \"di0\[28\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di0\[29\] GND " "Pin \"di0\[29\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|di0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[6\] GND " "Pin \"mo\[6\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[7\] GND " "Pin \"mo\[7\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[8\] GND " "Pin \"mo\[8\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[9\] GND " "Pin \"mo\[9\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[16\] GND " "Pin \"mo\[16\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[17\] GND " "Pin \"mo\[17\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[18\] GND " "Pin \"mo\[18\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[19\] GND " "Pin \"mo\[19\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[26\] GND " "Pin \"mo\[26\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[27\] GND " "Pin \"mo\[27\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[28\] GND " "Pin \"mo\[28\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[29\] GND " "Pin \"mo\[29\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[36\] GND " "Pin \"mo\[36\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[37\] GND " "Pin \"mo\[37\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[38\] GND " "Pin \"mo\[38\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[39\] GND " "Pin \"mo\[39\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[46\] GND " "Pin \"mo\[46\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[47\] GND " "Pin \"mo\[47\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[48\] GND " "Pin \"mo\[48\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[49\] GND " "Pin \"mo\[49\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[56\] GND " "Pin \"mo\[56\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[57\] GND " "Pin \"mo\[57\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[58\] GND " "Pin \"mo\[58\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[59\] GND " "Pin \"mo\[59\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[66\] GND " "Pin \"mo\[66\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[67\] GND " "Pin \"mo\[67\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[68\] GND " "Pin \"mo\[68\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[69\] GND " "Pin \"mo\[69\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[76\] GND " "Pin \"mo\[76\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[76]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[77\] GND " "Pin \"mo\[77\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[78\] GND " "Pin \"mo\[78\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[79\] GND " "Pin \"mo\[79\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[86\] GND " "Pin \"mo\[86\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[87\] GND " "Pin \"mo\[87\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[88\] GND " "Pin \"mo\[88\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mo\[89\] GND " "Pin \"mo\[89\]\" is stuck at GND" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/HW.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665502743286 "|HW|mo[89]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665502743286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665502743415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/output_files/HW.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/0928/output_files/HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665502743643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665502743779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665502743779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665502743892 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665502743892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665502743892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665502743892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665502743913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 23:39:03 2022 " "Processing ended: Tue Oct 11 23:39:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665502743913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665502743913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665502743913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665502743913 ""}
