Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Sat May  8 19:44:05 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt froggy_road_impl_1.twr froggy_road_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock network_clock
        2.2  Clock control/clk_wire
        2.3  Clock pll/lscc_pll_inst/fpga_clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control.clk_inst/CLKHF }] 
create_generated_clock -name {network_clock} -source [get_pins {pll.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 
create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "network_clock"
=======================
create_generated_clock -name {network_clock} -source [get_pins {pll.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock network_clock           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From network_clock                     |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          16.621 ns |         60.165 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock network_clock           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "control/clk_wire"
=======================
create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control.clk_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
control.clk_inst/CLKHF (MPW)            |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "pll/lscc_pll_inst/fpga_clock_c"
=======================
create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/fpga_clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          30.037 ns |         33.292 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From control/clk_wire                  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 15.7292%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
control/counter_inst/counter_value_426__i14/D              
                                         |   11.842 ns 
control/counter_inst/counter_value_426__i13/D              
                                         |   12.120 ns 
control/counter_inst/counter_value_426__i12/D              
                                         |   12.398 ns 
control/counter_inst/counter_value_426__i11/D              
                                         |   12.676 ns 
control/counter_inst/counter_value_426__i10/D              
                                         |   12.954 ns 
control/counter_inst/counter_value_426__i9/D              
                                         |   13.232 ns 
control/counter_inst/counter_value_426__i8/D              
                                         |   13.509 ns 
control/counter_inst/counter_value_426__i7/D              
                                         |   14.344 ns 
control/counter_inst/counter_value_426__i6/D              
                                         |   14.622 ns 
control/counter_inst/counter_value_426__i5/D              
                                         |   14.900 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
color/is_menu_c/D                        |    1.719 ns 
color/board_reset_c/D                    |    1.719 ns 
disp/row_count_423__i4/D                 |    1.887 ns 
disp/row_count_423__i7/D                 |    1.887 ns 
disp/row_count_423__i8/D                 |    1.887 ns 
disp/col_count_424__i1/D                 |    1.887 ns 
disp/col_count_424__i2/D                 |    1.887 ns 
disp/col_count_424__i0/D                 |    1.887 ns 
disp/row_count_423__i1/D                 |    1.887 ns 
disp/row_count_423__i2/D                 |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
control/counter_inst/counter_value_426__i14/Q                           
                                        |          No required time
color/is_menu_c/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
acknowledge_in                          |                     input
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
command_out                             |                    output
attention_out                           |                    output
clock_out                               |                    output
rgb[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
color/frog_col_i9                       |                  No Clock
color/frog_col_i8                       |                  No Clock
color/frog_col_i4                       |                  No Clock
color/frog_col_i6                       |                  No Clock
color/frog_col_i0                       |                  No Clock
color/frog_col_i2                       |                  No Clock
color/frog_row_i8                       |                  No Clock
color/frog_row_i9                       |                  No Clock
color/temp_board[1]_i30                 |                  No Clock
color/temp_board[2]_i31                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1795
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i14/D  (SLICE_R8C27D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.842 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.000        12.607  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          SLICE_R8C27C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
control/counter_inst/n12392                               NET DELAY            0.000        12.885  1       
control/counter_inst/counter_value_426_add_4_13/CI1->control/counter_inst/counter_value_426_add_4_13/CO1
                                          SLICE_R8C27C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
control/counter_inst/n6185                                NET DELAY            0.662        13.825  1       
control/counter_inst/counter_value_426_add_4_15/D0->control/counter_inst/counter_value_426_add_4_15/S0
                                          SLICE_R8C27D    D0_TO_F0_DELAY       0.477        14.302  1       
control/counter_inst/n61[13] ( DI0 )                      NET DELAY            0.000        14.302  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.301  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.842  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i13/D  (SLICE_R8C27C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.120 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.000        12.607  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          SLICE_R8C27C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
control/counter_inst/n12392                               NET DELAY            0.662        13.547  1       
control/counter_inst/counter_value_426_add_4_13/D1->control/counter_inst/counter_value_426_add_4_13/S1
                                          SLICE_R8C27C    D1_TO_F1_DELAY       0.477        14.024  1       
control/counter_inst/n61[12] ( DI1 )                      NET DELAY            0.000        14.024  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.023  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.120  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i12/D  (SLICE_R8C27C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.398 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.662        13.269  1       
control/counter_inst/counter_value_426_add_4_13/D0->control/counter_inst/counter_value_426_add_4_13/S0
                                          SLICE_R8C27C    D0_TO_F0_DELAY       0.477        13.746  1       
control/counter_inst/n61[11] ( DI0 )                      NET DELAY            0.000        13.746  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.745  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.398  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i11/D  (SLICE_R8C27B)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.676 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.662        12.991  1       
control/counter_inst/counter_value_426_add_4_11/D1->control/counter_inst/counter_value_426_add_4_11/S1
                                          SLICE_R8C27B    D1_TO_F1_DELAY       0.477        13.468  1       
control/counter_inst/n61[10] ( DI1 )                      NET DELAY            0.000        13.468  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.467  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.676  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i10/D  (SLICE_R8C27B)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 11
Delay Ratio      : 42.2% (route), 57.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.954 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.662        12.713  1       
control/counter_inst/counter_value_426_add_4_11/D0->control/counter_inst/counter_value_426_add_4_11/S0
                                          SLICE_R8C27B    D0_TO_F0_DELAY       0.477        13.190  1       
control/counter_inst/n61[9] ( DI0 )                       NET DELAY            0.000        13.190  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.189  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.954  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i9/D  (SLICE_R8C27A)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 10
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 13.232 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.662        12.435  1       
control/counter_inst/counter_value_426_add_4_9/D1->control/counter_inst/counter_value_426_add_4_9/S1
                                          SLICE_R8C27A    D1_TO_F1_DELAY       0.477        12.912  1       
control/counter_inst/n61[8] ( DI1 )                       NET DELAY            0.000        12.912  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -12.911  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     13.232  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i8/D  (SLICE_R8C27A)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 9
Delay Ratio      : 45.5% (route), 54.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 13.509 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            1.219        12.158  1       
control/counter_inst/counter_value_426_add_4_9/D0->control/counter_inst/counter_value_426_add_4_9/S0
                                          SLICE_R8C27A    D0_TO_F0_DELAY       0.477        12.635  1       
control/counter_inst/n61[7] ( DI0 )                       NET DELAY            0.000        12.635  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -12.634  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     13.509  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i7/D  (SLICE_R8C26D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 8
Delay Ratio      : 42.7% (route), 57.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.344 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.662        11.323  1       
control/counter_inst/counter_value_426_add_4_7/D1->control/counter_inst/counter_value_426_add_4_7/S1
                                          SLICE_R8C26D    D1_TO_F1_DELAY       0.477        11.800  1       
control/counter_inst/n61[6] ( DI1 )                       NET DELAY            0.000        11.800  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.799  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.344  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i6/D  (SLICE_R8C26D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.622 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.662        11.045  1       
control/counter_inst/counter_value_426_add_4_7/D0->control/counter_inst/counter_value_426_add_4_7/S0
                                          SLICE_R8C26D    D0_TO_F0_DELAY       0.477        11.522  1       
control/counter_inst/n61[5] ( DI0 )                       NET DELAY            0.000        11.522  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.521  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.622  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i5/D  (SLICE_R8C26C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.900 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       



control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.662        10.767  1       
control/counter_inst/counter_value_426_add_4_5/D1->control/counter_inst/counter_value_426_add_4_5/S1
                                          SLICE_R8C26C    D1_TO_F1_DELAY       0.477        11.244  1       
control/counter_inst/n61[4] ( DI1 )                       NET DELAY            0.000        11.244  1       


                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.243  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.900  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : color/game_state_i1/Q  (SLICE_R6C13D)
Path End         : color/is_menu_c/D  (SLICE_R5C12D)
Source Clock     : pll/lscc_pll_inst/fpga_clock_c (R)
Destination Clock: pll/lscc_pll_inst/fpga_clock_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      3.041         3.041  1       



color/game_state_i1/CK->color/game_state_i1/Q
                                          SLICE_R6C13D    CLK_TO_Q1_DELAY  0.768         3.809  8       
color/game_state[1]                                       NET DELAY        0.702         4.511  1       
SLICE_1013/D1->SLICE_1013/F1              SLICE_R5C12D    D1_TO_F1_DELAY   0.249         4.760  1       
game_state[1].sig_000.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       
                                                          Uncertainty    0.000         3.041  
                                                          Hold time      0.000         3.041  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -3.041  
Arrival Time                                                                           4.760  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : color/board_reset_c/Q  (SLICE_R8C2D)
Path End         : color/board_reset_c/D  (SLICE_R8C2D)
Source Clock     : pll/lscc_pll_inst/fpga_clock_c (R)
Destination Clock: pll/lscc_pll_inst/fpga_clock_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       



color/board_reset_c/CK->color/board_reset_c/Q
                                          SLICE_R8C2D     CLK_TO_Q0_DELAY  0.768         3.809  168     
color/board_reset                                         NET DELAY        0.702         4.511  1       
color/i1_4_lut_adj_522/B->color/i1_4_lut_adj_522/Z
                                          SLICE_R8C2D     D0_TO_F0_DELAY   0.249         4.760  1       
color/n7715 ( DI0 )                                       NET DELAY        0.000         4.760  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       
                                                          Uncertainty    0.000         3.041  
                                                          Hold time      0.000         3.041  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -3.041  
Arrival Time                                                                           4.760  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i4/Q  (SLICE_R9C9C)
Path End         : disp/row_count_423__i4/D  (SLICE_R9C9C)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/row_count_423__i4/CK->disp/row_count_423__i4/Q
                                          SLICE_R9C9C     CLK_TO_Q1_DELAY  0.768         8.170  18      
color/row_out[4]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_5/C1->disp/row_count_423_add_4_5/S1
                                          SLICE_R9C9C     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[4] ( DI1 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i7/Q  (SLICE_R9C10A)
Path End         : disp/row_count_423__i7/D  (SLICE_R9C10A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/row_count_423__i7/CK->disp/row_count_423__i7/Q
                                          SLICE_R9C10A    CLK_TO_Q0_DELAY  0.768         8.170  22      
color/row_out[7]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_9/C0->disp/row_count_423_add_4_9/S0
                                          SLICE_R9C10A    C0_TO_F0_DELAY   0.249         9.289  1       
disp/n35[7] ( DI0 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i8/Q  (SLICE_R9C10A)
Path End         : disp/row_count_423__i8/D  (SLICE_R9C10A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/row_count_423__i8/CK->disp/row_count_423__i8/Q
                                          SLICE_R9C10A    CLK_TO_Q1_DELAY  0.768         8.170  19      
color/row_out[8]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_9/C1->disp/row_count_423_add_4_9/S1
                                          SLICE_R9C10A    C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[8] ( DI1 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i1/Q  (SLICE_R8C7B)
Path End         : disp/col_count_424__i1/D  (SLICE_R8C7B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/col_count_424__i1/CK->disp/col_count_424__i1/Q
                                          SLICE_R8C7B     CLK_TO_Q0_DELAY  0.768         8.170  3       
disp/col_out[1]                                           NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_3/C0->disp/col_count_424_add_4_3/S0
                                          SLICE_R8C7B     C0_TO_F0_DELAY   0.249         9.289  1       
disp/n45[1] ( DI0 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i2/Q  (SLICE_R8C7B)
Path End         : disp/col_count_424__i2/D  (SLICE_R8C7B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/col_count_424__i2/CK->disp/col_count_424__i2/Q
                                          SLICE_R8C7B     CLK_TO_Q1_DELAY  0.768         8.170  5       
color/col_out[2]                                          NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_3/C1->disp/col_count_424_add_4_3/S1
                                          SLICE_R8C7B     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n45[2] ( DI1 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i0/Q  (SLICE_R8C7A)
Path End         : disp/col_count_424__i0/D  (SLICE_R8C7A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/col_count_424__i0/CK->disp/col_count_424__i0/Q
                                          SLICE_R8C7A     CLK_TO_Q1_DELAY  0.768         8.170  3       
disp/col_out[0]                                           NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_1/C1->disp/col_count_424_add_4_1/S1
                                          SLICE_R8C7A     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n45[0] ( DI1 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i1/Q  (SLICE_R9C9B)
Path End         : disp/row_count_423__i1/D  (SLICE_R9C9B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/row_count_423__i1/CK->disp/row_count_423__i1/Q
                                          SLICE_R9C9B     CLK_TO_Q0_DELAY  0.768         8.170  5       
color/row_out[1]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_3/C0->disp/row_count_423_add_4_3/S0
                                          SLICE_R9C9B     C0_TO_F0_DELAY   0.249         9.289  1       
disp/n35[1] ( DI0 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i2/Q  (SLICE_R9C9B)
Path End         : disp/row_count_423__i2/D  (SLICE_R9C9B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       



disp/row_count_423__i2/CK->disp/row_count_423__i2/Q
                                          SLICE_R9C9B     CLK_TO_Q1_DELAY  0.768         8.170  11      
color/row_out[2]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_3/C1->disp/row_count_423_add_4_3/S1
                                          SLICE_R9C9B     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[2] ( DI1 )                                       NET DELAY        0.000         9.289  1       


                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

