<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/i915_gem_gtt.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - i915_gem_gtt.h<span style="font-size: 80%;"> (source / <a href="i915_gem_gtt.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">51</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2014 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Please try to maintain the following order within this file unless it makes
<span class="lineNum">      24 </span>            :  * sense to do otherwise. From top to bottom:
<span class="lineNum">      25 </span>            :  * 1. typedefs
<span class="lineNum">      26 </span>            :  * 2. #defines, and macros
<span class="lineNum">      27 </span>            :  * 3. structure definitions
<span class="lineNum">      28 </span>            :  * 4. function prototypes
<span class="lineNum">      29 </span>            :  *
<span class="lineNum">      30 </span>            :  * Within each section, please try to order by generation in ascending order,
<span class="lineNum">      31 </span>            :  * from top to bottom (ie. gen6 on the top, gen8 on the bottom).
<span class="lineNum">      32 </span>            :  */
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #ifndef __I915_GEM_GTT_H__
<span class="lineNum">      35 </span>            : #define __I915_GEM_GTT_H__
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : struct drm_i915_file_private;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : typedef uint32_t gen6_pte_t;
<span class="lineNum">      40 </span>            : typedef uint64_t gen8_pte_t;
<span class="lineNum">      41 </span>            : typedef uint64_t gen8_pde_t;
<span class="lineNum">      42 </span>            : typedef uint64_t gen8_ppgtt_pdpe_t;
<span class="lineNum">      43 </span>            : typedef uint64_t gen8_ppgtt_pml4e_t;
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : #define gtt_total_entries(gtt) ((gtt).base.total &gt;&gt; PAGE_SHIFT)
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : /* gen6-hsw has bit 11-4 for physical addr bit 39-32 */
<span class="lineNum">      49 </span>            : #define GEN6_GTT_ADDR_ENCODE(addr)      ((addr) | (((addr) &gt;&gt; 28) &amp; 0xff0))
<span class="lineNum">      50 </span>            : #define GEN6_PTE_ADDR_ENCODE(addr)      GEN6_GTT_ADDR_ENCODE(addr)
<span class="lineNum">      51 </span>            : #define GEN6_PDE_ADDR_ENCODE(addr)      GEN6_GTT_ADDR_ENCODE(addr)
<span class="lineNum">      52 </span>            : #define GEN6_PTE_CACHE_LLC              (2 &lt;&lt; 1)
<span class="lineNum">      53 </span>            : #define GEN6_PTE_UNCACHED               (1 &lt;&lt; 1)
<span class="lineNum">      54 </span>            : #define GEN6_PTE_VALID                  (1 &lt;&lt; 0)
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : #define I915_PTES(pte_len)              (PAGE_SIZE / (pte_len))
<span class="lineNum">      57 </span>            : #define I915_PTE_MASK(pte_len)          (I915_PTES(pte_len) - 1)
<span class="lineNum">      58 </span>            : #define I915_PDES                       512
<span class="lineNum">      59 </span>            : #define I915_PDE_MASK                   (I915_PDES - 1)
<span class="lineNum">      60 </span>            : #define NUM_PTE(pde_shift)     (1 &lt;&lt; (pde_shift - PAGE_SHIFT))
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            : #define GEN6_PTES                       I915_PTES(sizeof(gen6_pte_t))
<span class="lineNum">      63 </span>            : #define GEN6_PD_SIZE                    (I915_PDES * PAGE_SIZE)
<span class="lineNum">      64 </span>            : #define GEN6_PD_ALIGN                   (PAGE_SIZE * 16)
<span class="lineNum">      65 </span>            : #define GEN6_PDE_SHIFT                  22
<span class="lineNum">      66 </span>            : #define GEN6_PDE_VALID                  (1 &lt;&lt; 0)
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : #define GEN7_PTE_CACHE_L3_LLC           (3 &lt;&lt; 1)
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : #define BYT_PTE_SNOOPED_BY_CPU_CACHES   (1 &lt;&lt; 2)
<span class="lineNum">      71 </span>            : #define BYT_PTE_WRITEABLE               (1 &lt;&lt; 1)
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : /* Cacheability Control is a 4-bit value. The low three bits are stored in bits
<span class="lineNum">      74 </span>            :  * 3:1 of the PTE, while the fourth bit is stored in bit 11 of the PTE.
<span class="lineNum">      75 </span>            :  */
<span class="lineNum">      76 </span>            : #define HSW_CACHEABILITY_CONTROL(bits)  ((((bits) &amp; 0x7) &lt;&lt; 1) | \
<span class="lineNum">      77 </span>            :                                          (((bits) &amp; 0x8) &lt;&lt; (11 - 3)))
<span class="lineNum">      78 </span>            : #define HSW_WB_LLC_AGE3                 HSW_CACHEABILITY_CONTROL(0x2)
<span class="lineNum">      79 </span>            : #define HSW_WB_LLC_AGE0                 HSW_CACHEABILITY_CONTROL(0x3)
<span class="lineNum">      80 </span>            : #define HSW_WB_ELLC_LLC_AGE3            HSW_CACHEABILITY_CONTROL(0x8)
<span class="lineNum">      81 </span>            : #define HSW_WB_ELLC_LLC_AGE0            HSW_CACHEABILITY_CONTROL(0xb)
<span class="lineNum">      82 </span>            : #define HSW_WT_ELLC_LLC_AGE3            HSW_CACHEABILITY_CONTROL(0x7)
<span class="lineNum">      83 </span>            : #define HSW_WT_ELLC_LLC_AGE0            HSW_CACHEABILITY_CONTROL(0x6)
<span class="lineNum">      84 </span>            : #define HSW_PTE_UNCACHED                (0)
<span class="lineNum">      85 </span>            : #define HSW_GTT_ADDR_ENCODE(addr)       ((addr) | (((addr) &gt;&gt; 28) &amp; 0x7f0))
<span class="lineNum">      86 </span>            : #define HSW_PTE_ADDR_ENCODE(addr)       HSW_GTT_ADDR_ENCODE(addr)
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            : /* GEN8 legacy style address is defined as a 3 level page table:
<span class="lineNum">      89 </span>            :  * 31:30 | 29:21 | 20:12 |  11:0
<span class="lineNum">      90 </span>            :  * PDPE  |  PDE  |  PTE  | offset
<span class="lineNum">      91 </span>            :  * The difference as compared to normal x86 3 level page table is the PDPEs are
<span class="lineNum">      92 </span>            :  * programmed via register.
<span class="lineNum">      93 </span>            :  *
<span class="lineNum">      94 </span>            :  * GEN8 48b legacy style address is defined as a 4 level page table:
<span class="lineNum">      95 </span>            :  * 47:39 | 38:30 | 29:21 | 20:12 |  11:0
<span class="lineNum">      96 </span>            :  * PML4E | PDPE  |  PDE  |  PTE  | offset
<span class="lineNum">      97 </span>            :  */
<span class="lineNum">      98 </span>            : #define GEN8_PML4ES_PER_PML4            512
<span class="lineNum">      99 </span>            : #define GEN8_PML4E_SHIFT                39
<span class="lineNum">     100 </span>            : #define GEN8_PML4E_MASK                 (GEN8_PML4ES_PER_PML4 - 1)
<span class="lineNum">     101 </span>            : #define GEN8_PDPE_SHIFT                 30
<span class="lineNum">     102 </span>            : /* NB: GEN8_PDPE_MASK is untrue for 32b platforms, but it has no impact on 32b page
<span class="lineNum">     103 </span>            :  * tables */
<span class="lineNum">     104 </span>            : #define GEN8_PDPE_MASK                  0x1ff
<span class="lineNum">     105 </span>            : #define GEN8_PDE_SHIFT                  21
<span class="lineNum">     106 </span>            : #define GEN8_PDE_MASK                   0x1ff
<span class="lineNum">     107 </span>            : #define GEN8_PTE_SHIFT                  12
<span class="lineNum">     108 </span>            : #define GEN8_PTE_MASK                   0x1ff
<span class="lineNum">     109 </span>            : #define GEN8_LEGACY_PDPES               4
<span class="lineNum">     110 </span>            : #define GEN8_PTES                       I915_PTES(sizeof(gen8_pte_t))
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            : #define I915_PDPES_PER_PDP(dev) (USES_FULL_48BIT_PPGTT(dev) ?\
<span class="lineNum">     113 </span>            :                                  GEN8_PML4ES_PER_PML4 : GEN8_LEGACY_PDPES)
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            : #define PPAT_UNCACHED_INDEX             (_PAGE_PWT | _PAGE_PCD)
<span class="lineNum">     116 </span>            : #define PPAT_CACHED_PDE_INDEX           0 /* WB LLC */
<span class="lineNum">     117 </span>            : #define PPAT_CACHED_INDEX               _PAGE_PAT /* WB LLCeLLC */
<span class="lineNum">     118 </span>            : #define PPAT_DISPLAY_ELLC_INDEX         _PAGE_PCD /* WT eLLC */
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span>            : #define CHV_PPAT_SNOOP                  (1&lt;&lt;6)
<span class="lineNum">     121 </span>            : #define GEN8_PPAT_AGE(x)                (x&lt;&lt;4)
<span class="lineNum">     122 </span>            : #define GEN8_PPAT_LLCeLLC               (3&lt;&lt;2)
<span class="lineNum">     123 </span>            : #define GEN8_PPAT_LLCELLC               (2&lt;&lt;2)
<span class="lineNum">     124 </span>            : #define GEN8_PPAT_LLC                   (1&lt;&lt;2)
<span class="lineNum">     125 </span>            : #define GEN8_PPAT_WB                    (3&lt;&lt;0)
<span class="lineNum">     126 </span>            : #define GEN8_PPAT_WT                    (2&lt;&lt;0)
<span class="lineNum">     127 </span>            : #define GEN8_PPAT_WC                    (1&lt;&lt;0)
<span class="lineNum">     128 </span>            : #define GEN8_PPAT_UC                    (0&lt;&lt;0)
<span class="lineNum">     129 </span>            : #define GEN8_PPAT_ELLC_OVERRIDE         (0&lt;&lt;2)
<span class="lineNum">     130 </span>            : #define GEN8_PPAT(i, x)                 ((uint64_t) (x) &lt;&lt; ((i) * 8))
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            : enum i915_ggtt_view_type {
<span class="lineNum">     133 </span>            :         I915_GGTT_VIEW_NORMAL = 0,
<span class="lineNum">     134 </span>            :         I915_GGTT_VIEW_ROTATED,
<span class="lineNum">     135 </span>            :         I915_GGTT_VIEW_PARTIAL,
<span class="lineNum">     136 </span>            : };
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            : struct intel_rotation_info {
<span class="lineNum">     139 </span>            :         unsigned int height;
<span class="lineNum">     140 </span>            :         unsigned int pitch;
<span class="lineNum">     141 </span>            :         unsigned int uv_offset;
<span class="lineNum">     142 </span>            :         uint32_t pixel_format;
<span class="lineNum">     143 </span>            :         uint64_t fb_modifier;
<span class="lineNum">     144 </span>            :         unsigned int width_pages, height_pages;
<span class="lineNum">     145 </span>            :         uint64_t size;
<span class="lineNum">     146 </span>            :         unsigned int width_pages_uv, height_pages_uv;
<span class="lineNum">     147 </span>            :         uint64_t size_uv;
<span class="lineNum">     148 </span>            :         unsigned int uv_start_page;
<span class="lineNum">     149 </span>            : };
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            : struct i915_ggtt_view {
<span class="lineNum">     152 </span>            :         enum i915_ggtt_view_type type;
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span>            :         union {
<span class="lineNum">     155 </span>            :                 struct {
<span class="lineNum">     156 </span>            :                         u64 offset;
<span class="lineNum">     157 </span>            :                         unsigned int size;
<span class="lineNum">     158 </span>            :                 } partial;
<span class="lineNum">     159 </span>            :         } params;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            :         struct sg_table *pages;
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            :         union {
<span class="lineNum">     164 </span>            :                 struct intel_rotation_info rotation_info;
<span class="lineNum">     165 </span>            :         };
<span class="lineNum">     166 </span>            : };
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            : extern const struct i915_ggtt_view i915_ggtt_view_normal;
<span class="lineNum">     169 </span>            : extern const struct i915_ggtt_view i915_ggtt_view_rotated;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            : enum i915_cache_level;
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : /**
<span class="lineNum">     174 </span>            :  * A VMA represents a GEM BO that is bound into an address space. Therefore, a
<span class="lineNum">     175 </span>            :  * VMA's presence cannot be guaranteed before binding, or after unbinding the
<span class="lineNum">     176 </span>            :  * object into/from the address space.
<span class="lineNum">     177 </span>            :  *
<span class="lineNum">     178 </span>            :  * To make things as simple as possible (ie. no refcounting), a VMA's lifetime
<span class="lineNum">     179 </span>            :  * will always be &lt;= an objects lifetime. So object refcounting should cover us.
<span class="lineNum">     180 </span>            :  */
<span class="lineNum">     181 </span>            : struct i915_vma {
<span class="lineNum">     182 </span>            :         struct drm_mm_node node;
<span class="lineNum">     183 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">     184 </span>            :         struct i915_address_space *vm;
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            :         /** Flags and address space this VMA is bound to */
<span class="lineNum">     187 </span>            : #define GLOBAL_BIND     (1&lt;&lt;0)
<span class="lineNum">     188 </span>            : #define LOCAL_BIND      (1&lt;&lt;1)
<span class="lineNum">     189 </span>            :         unsigned int bound : 4;
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span>            :         /**
<span class="lineNum">     192 </span>            :          * Support different GGTT views into the same object.
<span class="lineNum">     193 </span>            :          * This means there can be multiple VMA mappings per object and per VM.
<span class="lineNum">     194 </span>            :          * i915_ggtt_view_type is used to distinguish between those entries.
<span class="lineNum">     195 </span>            :          * The default one of zero (I915_GGTT_VIEW_NORMAL) is default and also
<span class="lineNum">     196 </span>            :          * assumed in GEM functions which take no ggtt view parameter.
<span class="lineNum">     197 </span>            :          */
<span class="lineNum">     198 </span>            :         struct i915_ggtt_view ggtt_view;
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span>            :         /** This object's place on the active/inactive lists */
<span class="lineNum">     201 </span>            :         struct list_head mm_list;
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            :         struct list_head vma_link; /* Link in the object's VMA list */
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            :         /** This vma's place in the batchbuffer or on the eviction list */
<span class="lineNum">     206 </span>            :         struct list_head exec_list;
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            :         /**
<span class="lineNum">     209 </span>            :          * Used for performing relocations during execbuffer insertion.
<span class="lineNum">     210 </span>            :          */
<span class="lineNum">     211 </span>            :         struct hlist_node exec_node;
<span class="lineNum">     212 </span>            :         unsigned long exec_handle;
<span class="lineNum">     213 </span>            :         struct drm_i915_gem_exec_object2 *exec_entry;
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            :         /**
<span class="lineNum">     216 </span>            :          * How many users have pinned this object in GTT space. The following
<span class="lineNum">     217 </span>            :          * users can each hold at most one reference: pwrite/pread, execbuffer
<span class="lineNum">     218 </span>            :          * (objects are not allowed multiple times for the same batchbuffer),
<span class="lineNum">     219 </span>            :          * and the framebuffer code. When switching/pageflipping, the
<span class="lineNum">     220 </span>            :          * framebuffer code has at most two buffers pinned per crtc.
<span class="lineNum">     221 </span>            :          *
<span class="lineNum">     222 </span>            :          * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
<span class="lineNum">     223 </span>            :          * bits with absolutely no headroom. So use 4 bits. */
<span class="lineNum">     224 </span>            :         unsigned int pin_count:4;
<span class="lineNum">     225 </span>            : #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
<span class="lineNum">     226 </span>            : };
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            : struct i915_page_dma {
<span class="lineNum">     229 </span>            :         struct vm_page *page;
<span class="lineNum">     230 </span>            :         union {
<span class="lineNum">     231 </span>            :                 dma_addr_t daddr;
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            :                 /* For gen6/gen7 only. This is the offset in the GGTT
<span class="lineNum">     234 </span>            :                  * where the page directory entries for PPGTT begin
<span class="lineNum">     235 </span>            :                  */
<span class="lineNum">     236 </span>            :                 uint32_t ggtt_offset;
<span class="lineNum">     237 </span>            :         };
<span class="lineNum">     238 </span>            : };
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : #define px_base(px) (&amp;(px)-&gt;base)
<span class="lineNum">     241 </span>            : #define px_page(px) (px_base(px)-&gt;page)
<span class="lineNum">     242 </span>            : #define px_dma(px) (px_base(px)-&gt;daddr)
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            : struct i915_page_scratch {
<span class="lineNum">     245 </span>            :         struct i915_page_dma base;
<span class="lineNum">     246 </span>            : };
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span>            : struct i915_page_table {
<span class="lineNum">     249 </span>            :         struct i915_page_dma base;
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            :         unsigned long *used_ptes;
<span class="lineNum">     252 </span>            : };
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : struct i915_page_directory {
<span class="lineNum">     255 </span>            :         struct i915_page_dma base;
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span>            :         unsigned long *used_pdes;
<span class="lineNum">     258 </span>            :         struct i915_page_table *page_table[I915_PDES]; /* PDEs */
<span class="lineNum">     259 </span>            : };
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            : struct i915_page_directory_pointer {
<span class="lineNum">     262 </span>            :         struct i915_page_dma base;
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            :         unsigned long *used_pdpes;
<span class="lineNum">     265 </span>            :         struct i915_page_directory **page_directory;
<span class="lineNum">     266 </span>            : };
<span class="lineNum">     267 </span>            : 
<span class="lineNum">     268 </span>            : struct i915_pml4 {
<span class="lineNum">     269 </span>            :         struct i915_page_dma base;
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span>            :         DECLARE_BITMAP(used_pml4es, GEN8_PML4ES_PER_PML4);
<span class="lineNum">     272 </span>            :         struct i915_page_directory_pointer *pdps[GEN8_PML4ES_PER_PML4];
<span class="lineNum">     273 </span>            : };
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            : struct i915_address_space {
<span class="lineNum">     276 </span>            :         struct drm_mm mm;
<span class="lineNum">     277 </span>            :         struct drm_device *dev;
<span class="lineNum">     278 </span>            :         struct list_head global_link;
<span class="lineNum">     279 </span>            :         u64 start;              /* Start offset always 0 for dri2 */
<span class="lineNum">     280 </span>            :         u64 total;              /* size addr space maps (ex. 2GB for ggtt) */
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            :         struct i915_page_scratch *scratch_page;
<span class="lineNum">     283 </span>            :         struct i915_page_table *scratch_pt;
<span class="lineNum">     284 </span>            :         struct i915_page_directory *scratch_pd;
<span class="lineNum">     285 </span>            :         struct i915_page_directory_pointer *scratch_pdp; /* GEN8+ &amp; 48b PPGTT */
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            :         /**
<span class="lineNum">     288 </span>            :          * List of objects currently involved in rendering.
<span class="lineNum">     289 </span>            :          *
<span class="lineNum">     290 </span>            :          * Includes buffers having the contents of their GPU caches
<span class="lineNum">     291 </span>            :          * flushed, not necessarily primitives. last_read_req
<span class="lineNum">     292 </span>            :          * represents when the rendering involved will be completed.
<span class="lineNum">     293 </span>            :          *
<span class="lineNum">     294 </span>            :          * A reference is held on the buffer while on this list.
<span class="lineNum">     295 </span>            :          */
<span class="lineNum">     296 </span>            :         struct list_head active_list;
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            :         /**
<span class="lineNum">     299 </span>            :          * LRU list of objects which are not in the ringbuffer and
<span class="lineNum">     300 </span>            :          * are ready to unbind, but are still in the GTT.
<span class="lineNum">     301 </span>            :          *
<span class="lineNum">     302 </span>            :          * last_read_req is NULL while an object is in this list.
<span class="lineNum">     303 </span>            :          *
<span class="lineNum">     304 </span>            :          * A reference is not held on the buffer while on this list,
<span class="lineNum">     305 </span>            :          * as merely being GTT-bound shouldn't prevent its being
<span class="lineNum">     306 </span>            :          * freed, and we'll pull it off the list in the free path.
<span class="lineNum">     307 </span>            :          */
<span class="lineNum">     308 </span>            :         struct list_head inactive_list;
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            :         /* FIXME: Need a more generic return type */
<span class="lineNum">     311 </span>            :         gen6_pte_t (*pte_encode)(dma_addr_t addr,
<span class="lineNum">     312 </span>            :                                  enum i915_cache_level level,
<span class="lineNum">     313 </span>            :                                  bool valid, u32 flags); /* Create a valid PTE */
<span class="lineNum">     314 </span>            :         /* flags for pte_encode */
<span class="lineNum">     315 </span>            : #define PTE_READ_ONLY   (1&lt;&lt;0)
<span class="lineNum">     316 </span>            :         int (*allocate_va_range)(struct i915_address_space *vm,
<span class="lineNum">     317 </span>            :                                  uint64_t start,
<span class="lineNum">     318 </span>            :                                  uint64_t length);
<span class="lineNum">     319 </span>            :         void (*clear_range)(struct i915_address_space *vm,
<span class="lineNum">     320 </span>            :                             uint64_t start,
<span class="lineNum">     321 </span>            :                             uint64_t length,
<span class="lineNum">     322 </span>            :                             bool use_scratch);
<span class="lineNum">     323 </span>            :         void (*insert_entries)(struct i915_address_space *vm,
<span class="lineNum">     324 </span>            :                                struct sg_table *st,
<span class="lineNum">     325 </span>            :                                uint64_t start,
<span class="lineNum">     326 </span>            :                                enum i915_cache_level cache_level, u32 flags);
<span class="lineNum">     327 </span>            :         void (*cleanup)(struct i915_address_space *vm);
<span class="lineNum">     328 </span>            :         /** Unmap an object from an address space. This usually consists of
<span class="lineNum">     329 </span>            :          * setting the valid PTE entries to a reserved scratch page. */
<span class="lineNum">     330 </span>            :         void (*unbind_vma)(struct i915_vma *vma);
<span class="lineNum">     331 </span>            :         /* Map an object into an address space with the given cache flags. */
<span class="lineNum">     332 </span>            :         int (*bind_vma)(struct i915_vma *vma,
<span class="lineNum">     333 </span>            :                         enum i915_cache_level cache_level,
<span class="lineNum">     334 </span>            :                         u32 flags);
<span class="lineNum">     335 </span>            : };
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : /* The Graphics Translation Table is the way in which GEN hardware translates a
<span class="lineNum">     338 </span>            :  * Graphics Virtual Address into a Physical Address. In addition to the normal
<span class="lineNum">     339 </span>            :  * collateral associated with any va-&gt;pa translations GEN hardware also has a
<span class="lineNum">     340 </span>            :  * portion of the GTT which can be mapped by the CPU and remain both coherent
<span class="lineNum">     341 </span>            :  * and correct (in cases like swizzling). That region is referred to as GMADR in
<span class="lineNum">     342 </span>            :  * the spec.
<span class="lineNum">     343 </span>            :  */
<span class="lineNum">     344 </span>            : struct i915_gtt {
<span class="lineNum">     345 </span>            :         struct i915_address_space base;
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            :         size_t stolen_size;             /* Total size of stolen memory */
<span class="lineNum">     348 </span>            :         size_t stolen_usable_size;      /* Total size minus BIOS reserved */
<span class="lineNum">     349 </span>            :         u64 mappable_end;               /* End offset that we can CPU map */
<span class="lineNum">     350 </span>            :         struct io_mapping *mappable;    /* Mapping to our CPU mappable region */
<span class="lineNum">     351 </span>            :         phys_addr_t mappable_base;      /* PA of our GMADR */
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            :         /** &quot;Graphics Stolen Memory&quot; holds the global PTEs */
<span class="lineNum">     354 </span>            :         void __iomem *gsm;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span>            :         bool do_idle_maps;
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span>            :         int mtrr;
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            :         /* global gtt ops */
<span class="lineNum">     361 </span>            :         int (*gtt_probe)(struct drm_device *dev, u64 *gtt_total,
<span class="lineNum">     362 </span>            :                           size_t *stolen, phys_addr_t *mappable_base,
<span class="lineNum">     363 </span>            :                           u64 *mappable_end);
<span class="lineNum">     364 </span>            : };
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span>            : struct i915_hw_ppgtt {
<span class="lineNum">     367 </span>            :         struct i915_address_space base;
<span class="lineNum">     368 </span>            :         struct kref ref;
<span class="lineNum">     369 </span>            :         struct drm_mm_node node;
<span class="lineNum">     370 </span>            :         unsigned long pd_dirty_rings;
<span class="lineNum">     371 </span>            :         union {
<span class="lineNum">     372 </span>            :                 struct i915_pml4 pml4;          /* GEN8+ &amp; 48b PPGTT */
<span class="lineNum">     373 </span>            :                 struct i915_page_directory_pointer pdp; /* GEN8+ */
<span class="lineNum">     374 </span>            :                 struct i915_page_directory pd;          /* GEN6-7 */
<span class="lineNum">     375 </span>            :         };
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span>            :         struct drm_i915_file_private *file_priv;
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span>            :         gen6_pte_t __iomem *pd_addr;
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span>            :         int (*enable)(struct i915_hw_ppgtt *ppgtt);
<span class="lineNum">     382 </span>            :         int (*switch_mm)(struct i915_hw_ppgtt *ppgtt,
<span class="lineNum">     383 </span>            :                          struct drm_i915_gem_request *req);
<span class="lineNum">     384 </span>            : #ifdef __linux__
<span class="lineNum">     385 </span>            :         void (*debug_dump)(struct i915_hw_ppgtt *ppgtt, struct seq_file *m);
<span class="lineNum">     386 </span>            : #endif
<span class="lineNum">     387 </span>            : };
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span>            : /* For each pde iterates over every pde between from start until start + length.
<span class="lineNum">     390 </span>            :  * If start, and start+length are not perfectly divisible, the macro will round
<span class="lineNum">     391 </span>            :  * down, and up as needed. The macro modifies pde, start, and length. Dev is
<span class="lineNum">     392 </span>            :  * only used to differentiate shift values. Temp is temp.  On gen6/7, start = 0,
<span class="lineNum">     393 </span>            :  * and length = 2G effectively iterates over every PDE in the system.
<span class="lineNum">     394 </span>            :  *
<span class="lineNum">     395 </span>            :  * XXX: temp is not actually needed, but it saves doing the ALIGN operation.
<span class="lineNum">     396 </span>            :  */
<span class="lineNum">     397 </span>            : #define gen6_for_each_pde(pt, pd, start, length, temp, iter) \
<span class="lineNum">     398 </span>            :         for (iter = gen6_pde_index(start); \
<span class="lineNum">     399 </span>            :              length &gt; 0 &amp;&amp; iter &lt; I915_PDES ? \
<span class="lineNum">     400 </span>            :                         (pt = (pd)-&gt;page_table[iter]), 1 : 0; \
<span class="lineNum">     401 </span>            :              iter++, \
<span class="lineNum">     402 </span>            :              temp = roundup2(start+1, 1 &lt;&lt; GEN6_PDE_SHIFT) - start, \
<span class="lineNum">     403 </span>            :              temp = min_t(unsigned, temp, length), \
<span class="lineNum">     404 </span>            :              start += temp, length -= temp)
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            : #define gen6_for_all_pdes(pt, ppgtt, iter)  \
<span class="lineNum">     407 </span>            :         for (iter = 0;          \
<span class="lineNum">     408 </span>            :              pt = ppgtt-&gt;pd.page_table[iter], iter &lt; I915_PDES;   \
<a name="409"><span class="lineNum">     409 </span>            :              iter++)</a>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : static inline uint32_t i915_pte_index(uint64_t address, uint32_t pde_shift)</span>
<span class="lineNum">     412 </span>            : {
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         const uint32_t mask = NUM_PTE(pde_shift) - 1;</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         return (address &gt;&gt; PAGE_SHIFT) &amp; mask;</span>
<span class="lineNum">     416 </span>            : }
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            : /* Helper to counts the number of PTEs within the given length. This count
<span class="lineNum">     419 </span>            :  * does not cross a page table boundary, so the max value would be
<a name="420"><span class="lineNum">     420 </span>            :  * GEN6_PTES for GEN6, and GEN8_PTES for GEN8.</a>
<span class="lineNum">     421 </span>            : */
<span class="lineNum">     422 </span><span class="lineNoCov">          0 : static inline uint32_t i915_pte_count(uint64_t addr, size_t length,</span>
<span class="lineNum">     423 </span>            :                                       uint32_t pde_shift)
<span class="lineNum">     424 </span>            : {
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         const uint64_t mask = ~((1 &lt;&lt; pde_shift) - 1);</span>
<span class="lineNum">     426 </span>            :         uint64_t end;
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         WARN_ON(length == 0);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         WARN_ON(offset_in_page(addr|length));</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         end = addr + length;</span>
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         if ((addr &amp; mask) != (end &amp; mask))</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 return NUM_PTE(pde_shift) - i915_pte_index(addr, pde_shift);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         return i915_pte_index(end, pde_shift) - i915_pte_index(addr, pde_shift);</span>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 : static inline uint32_t i915_pde_index(uint64_t addr, uint32_t shift)</span>
<span class="lineNum">     440 </span>            : {
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         return (addr &gt;&gt; shift) &amp; I915_PDE_MASK;</span>
<a name="442"><span class="lineNum">     442 </span>            : }</a>
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span><span class="lineNoCov">          0 : static inline uint32_t gen6_pte_index(uint32_t addr)</span>
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         return i915_pte_index(addr, GEN6_PDE_SHIFT);</span>
<a name="447"><span class="lineNum">     447 </span>            : }</a>
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 : static inline size_t gen6_pte_count(uint32_t addr, uint32_t length)</span>
<span class="lineNum">     450 </span>            : {
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         return i915_pte_count(addr, length, GEN6_PDE_SHIFT);</span>
<a name="452"><span class="lineNum">     452 </span>            : }</a>
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span><span class="lineNoCov">          0 : static inline uint32_t gen6_pde_index(uint32_t addr)</span>
<span class="lineNum">     455 </span>            : {
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         return i915_pde_index(addr, GEN6_PDE_SHIFT);</span>
<span class="lineNum">     457 </span>            : }
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span>            : /* Equivalent to the gen6 version, For each pde iterates over every pde
<span class="lineNum">     460 </span>            :  * between from start until start + length. On gen8+ it simply iterates
<span class="lineNum">     461 </span>            :  * over every page directory entry in a page directory.
<span class="lineNum">     462 </span>            :  */
<span class="lineNum">     463 </span>            : #define gen8_for_each_pde(pt, pd, start, length, temp, iter)            \
<span class="lineNum">     464 </span>            :         for (iter = gen8_pde_index(start); \
<span class="lineNum">     465 </span>            :              length &gt; 0 &amp;&amp; iter &lt; I915_PDES ? \
<span class="lineNum">     466 </span>            :                         (pt = (pd)-&gt;page_table[iter]), 1 : 0; \
<span class="lineNum">     467 </span>            :              iter++,                            \
<span class="lineNum">     468 </span>            :              temp = roundup2(start+1, 1 &lt;&lt; GEN8_PDE_SHIFT) - start,       \
<span class="lineNum">     469 </span>            :              temp = min(temp, length),                                  \
<span class="lineNum">     470 </span>            :              start += temp, length -= temp)
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span>            : #define gen8_for_each_pdpe(pd, pdp, start, length, temp, iter)  \
<span class="lineNum">     473 </span>            :         for (iter = gen8_pdpe_index(start); \
<span class="lineNum">     474 </span>            :              length &gt; 0 &amp;&amp; (iter &lt; I915_PDPES_PER_PDP(dev)) ? \
<span class="lineNum">     475 </span>            :                         (pd = (pdp)-&gt;page_directory[iter]), 1 : 0; \
<span class="lineNum">     476 </span>            :              iter++,                            \
<span class="lineNum">     477 </span>            :              temp = roundup2(start+1, 1 &lt;&lt; GEN8_PDPE_SHIFT) - start,      \
<span class="lineNum">     478 </span>            :              temp = min(temp, length),                                  \
<span class="lineNum">     479 </span>            :              start += temp, length -= temp)
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span>            : #define gen8_for_each_pml4e(pdp, pml4, start, length, temp, iter)       \
<span class="lineNum">     482 </span>            :         for (iter = gen8_pml4e_index(start);    \
<span class="lineNum">     483 </span>            :              length &gt; 0 &amp;&amp; iter &lt; GEN8_PML4ES_PER_PML4 ? \
<span class="lineNum">     484 </span>            :                         (pdp = (pml4)-&gt;pdps[iter]), 1 : 0; \
<span class="lineNum">     485 </span>            :              iter++,                            \
<span class="lineNum">     486 </span>            :              temp = roundup2(start+1, 1ULL &lt;&lt; GEN8_PML4E_SHIFT) - start,\
<span class="lineNum">     487 </span>            :              temp = min(temp, length),                                  \
<a name="488"><span class="lineNum">     488 </span>            :              start += temp, length -= temp)</a>
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineNoCov">          0 : static inline uint32_t gen8_pte_index(uint64_t address)</span>
<span class="lineNum">     491 </span>            : {
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         return i915_pte_index(address, GEN8_PDE_SHIFT);</span>
<a name="493"><span class="lineNum">     493 </span>            : }</a>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 : static inline uint32_t gen8_pde_index(uint64_t address)</span>
<span class="lineNum">     496 </span>            : {
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         return i915_pde_index(address, GEN8_PDE_SHIFT);</span>
<a name="498"><span class="lineNum">     498 </span>            : }</a>
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span><span class="lineNoCov">          0 : static inline uint32_t gen8_pdpe_index(uint64_t address)</span>
<span class="lineNum">     501 </span>            : {
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         return (address &gt;&gt; GEN8_PDPE_SHIFT) &amp; GEN8_PDPE_MASK;</span>
<a name="503"><span class="lineNum">     503 </span>            : }</a>
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineNoCov">          0 : static inline uint32_t gen8_pml4e_index(uint64_t address)</span>
<span class="lineNum">     506 </span>            : {
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         return (address &gt;&gt; GEN8_PML4E_SHIFT) &amp; GEN8_PML4E_MASK;</span>
<a name="508"><span class="lineNum">     508 </span>            : }</a>
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span><span class="lineNoCov">          0 : static inline size_t gen8_pte_count(uint64_t address, uint64_t length)</span>
<span class="lineNum">     511 </span>            : {
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         return i915_pte_count(address, length, GEN8_PDE_SHIFT);</span>
<span class="lineNum">     513 </span>            : }
<a name="514"><span class="lineNum">     514 </span>            : </a>
<span class="lineNum">     515 </span>            : static inline dma_addr_t
<span class="lineNum">     516 </span><span class="lineNoCov">          0 : i915_page_dir_dma_addr(const struct i915_hw_ppgtt *ppgtt, const unsigned n)</span>
<span class="lineNum">     517 </span>            : {
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         return test_bit(n, ppgtt-&gt;pdp.used_pdpes) ?</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                 px_dma(ppgtt-&gt;pdp.page_directory[n]) :</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 px_dma(ppgtt-&gt;base.scratch_pd);</span>
<span class="lineNum">     521 </span>            : }
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span>            : int i915_gem_gtt_init(struct drm_device *dev);
<span class="lineNum">     524 </span>            : void i915_gem_init_global_gtt(struct drm_device *dev);
<span class="lineNum">     525 </span>            : void i915_global_gtt_cleanup(struct drm_device *dev);
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            : int i915_ppgtt_init(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt);
<span class="lineNum">     529 </span>            : int i915_ppgtt_init_hw(struct drm_device *dev);
<span class="lineNum">     530 </span>            : int i915_ppgtt_init_ring(struct drm_i915_gem_request *req);
<span class="lineNum">     531 </span>            : void i915_ppgtt_release(struct kref *kref);
<a name="532"><span class="lineNum">     532 </span>            : struct i915_hw_ppgtt *i915_ppgtt_create(struct drm_device *dev,</a>
<span class="lineNum">     533 </span>            :                                         struct drm_i915_file_private *fpriv);
<span class="lineNum">     534 </span><span class="lineNoCov">          0 : static inline void i915_ppgtt_get(struct i915_hw_ppgtt *ppgtt)</span>
<span class="lineNum">     535 </span>            : {
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         if (ppgtt)</span>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 kref_get(&amp;ppgtt-&gt;ref);</span></a>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 : static inline void i915_ppgtt_put(struct i915_hw_ppgtt *ppgtt)</span>
<span class="lineNum">     540 </span>            : {
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         if (ppgtt)</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 kref_put(&amp;ppgtt-&gt;ref, i915_ppgtt_release);</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span>            : void i915_check_and_clear_faults(struct drm_device *dev);
<span class="lineNum">     546 </span>            : void i915_gem_suspend_gtt_mappings(struct drm_device *dev);
<span class="lineNum">     547 </span>            : void i915_gem_restore_gtt_mappings(struct drm_device *dev);
<span class="lineNum">     548 </span>            : 
<span class="lineNum">     549 </span>            : int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj);
<span class="lineNum">     550 </span>            : void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj);
<a name="551"><span class="lineNum">     551 </span>            : </a>
<span class="lineNum">     552 </span>            : static inline bool
<span class="lineNum">     553 </span><span class="lineNoCov">          0 : i915_ggtt_view_equal(const struct i915_ggtt_view *a,</span>
<span class="lineNum">     554 </span>            :                      const struct i915_ggtt_view *b)
<span class="lineNum">     555 </span>            : {
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         if (WARN_ON(!a || !b))</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (a-&gt;type != b-&gt;type)</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (a-&gt;type == I915_GGTT_VIEW_PARTIAL)</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 return !memcmp(&amp;a-&gt;params, &amp;b-&gt;params, sizeof(a-&gt;params));</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span>            : size_t
<span class="lineNum">     567 </span>            : i915_ggtt_view_size(struct drm_i915_gem_object *obj,
<span class="lineNum">     568 </span>            :                     const struct i915_ggtt_view *view);
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
