OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of dynamic_node_top_wrap ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation dynamic_node_top_wrap (max_merge_res 50.0) ...
[INFO RCX-0040] Final 49190 rc segments
[INFO RCX-0439] Coupling Cap extraction dynamic_node_top_wrap ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 89511 wires to be extracted
[INFO RCX-0442] 49% completion -- 44625 wires have been extracted
[INFO RCX-0442] 100% completion -- 89511 wires have been extracted
[INFO RCX-0045] Extract 13510 nets, 60501 rsegs, 60501 caps, 131510 ccs
[INFO RCX-0015] Finished extracting dynamic_node_top_wrap.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 13510 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.100V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (123.120um, 123.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (147.130um, 112.600um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 4180.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.03e+00 V
Average IR drop  : 4.29e-02 V
Worstcase IR drop: 6.55e-02 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VSS = 4516.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 4.94e-02 V
Average IR drop  : 3.67e-02 V
Worstcase IR drop: 4.94e-02 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.21

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_19806_/CK ^
   0.18
_19103_/CK ^
   0.16      0.00       0.02


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   22.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     8   68.48    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   43.07    0.03    0.05    0.11 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   39.40    0.02    0.04    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
     1    1.73    0.01    0.07    0.23 ^ _19103_/QN (DFF_X1)
                                         dynamic_node_top.proc_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.23 ^ _18393_/A1 (NAND2_X1)
     1    1.54    0.01    0.01    0.24 v _18393_/ZN (NAND2_X1)
                                         _03545_ (net)
                  0.01    0.00    0.24 v _18395_/B1 (AOI21_X1)
     1    1.40    0.02    0.02    0.27 ^ _18395_/ZN (AOI21_X1)
                                         _00097_ (net)
                  0.02    0.00    0.27 ^ _19103_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   22.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     8   68.48    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    0.07 ^ clkbuf_3_5__f_clk/A (BUF_X4)
     8   43.07    0.03    0.05    0.11 ^ clkbuf_3_5__f_clk/Z (BUF_X4)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.12 ^ clkbuf_leaf_25_clk/A (BUF_X4)
    30   39.40    0.02    0.04    0.16 ^ clkbuf_leaf_25_clk/Z (BUF_X4)
                                         clknet_leaf_25_clk (net)
                  0.02    0.00    0.16 ^ _19103_/CK (DFF_X1)
                          0.00    0.16   clock reconvergence pessimism
                          0.02    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   22.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     8   68.48    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.06 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   57.57    0.03    0.06    0.12 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.03    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   40.11    0.02    0.05    0.17 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.17 ^ _19127_/CK (DFF_X2)
    23   65.48    0.07    0.18    0.35 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   83.04    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.39 ^ max_cap772/A (BUF_X16)
    26  114.14    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.05    0.04    0.45 ^ _10807_/A (INV_X32)
    71  331.88    0.01    0.01    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.15    0.12    0.59 v _13832_/B2 (OAI21_X2)
     6   13.91    0.05    0.11    0.69 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.70 ^ _18944_/B (HA_X1)
     3    4.92    0.04    0.07    0.77 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.77 ^ _10863_/A2 (AND4_X1)
     3    6.32    0.02    0.08    0.84 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.84 ^ _10866_/A3 (AND4_X2)
     5   13.59    0.02    0.07    0.92 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.92 ^ _10867_/A (INV_X1)
     3    4.65    0.01    0.02    0.93 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.93 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    1.00 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    1.00 ^ _10869_/B2 (OAI21_X1)
     2    3.29    0.02    0.03    1.03 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    1.03 v _10934_/B (MUX2_X1)
     2    8.61    0.02    0.08    1.10 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.10 v _10935_/B2 (OAI21_X4)
     7   26.11    0.04    0.06    1.16 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.16 ^ _11240_/A3 (NAND3_X2)
     3    7.03    0.02    0.03    1.20 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.20 v _11241_/A3 (NOR3_X2)
     1    7.76    0.04    0.07    1.27 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.27 ^ _11248_/A1 (NOR3_X4)
     4   20.12    0.02    0.02    1.29 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.29 v _11249_/A (INV_X1)
     2    7.51    0.02    0.03    1.32 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.32 ^ output682/A (BUF_X1)
     1    0.44    0.00    0.02    1.35 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.00    0.00    1.35 ^ thanksIn_P (out)
                                  1.35   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   22.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     8   68.48    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.06 ^ clkbuf_3_4__f_clk/A (BUF_X4)
    11   57.57    0.03    0.06    0.12 ^ clkbuf_3_4__f_clk/Z (BUF_X4)
                                         clknet_3_4__leaf_clk (net)
                  0.03    0.00    0.13 ^ clkbuf_leaf_29_clk/A (BUF_X4)
    30   40.11    0.02    0.05    0.17 ^ clkbuf_leaf_29_clk/Z (BUF_X4)
                                         clknet_leaf_29_clk (net)
                  0.02    0.00    0.17 ^ _19127_/CK (DFF_X2)
    23   65.48    0.07    0.18    0.35 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.36 ^ max_cap773/A (BUF_X16)
    28   83.04    0.01    0.03    0.39 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.39 ^ max_cap772/A (BUF_X16)
    26  114.14    0.01    0.02    0.42 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.05    0.04    0.45 ^ _10807_/A (INV_X32)
    71  331.88    0.01    0.01    0.47 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.15    0.12    0.59 v _13832_/B2 (OAI21_X2)
     6   13.91    0.05    0.11    0.69 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.70 ^ _18944_/B (HA_X1)
     3    4.92    0.04    0.07    0.77 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.77 ^ _10863_/A2 (AND4_X1)
     3    6.32    0.02    0.08    0.84 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.84 ^ _10866_/A3 (AND4_X2)
     5   13.59    0.02    0.07    0.92 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.92 ^ _10867_/A (INV_X1)
     3    4.65    0.01    0.02    0.93 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.93 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    1.00 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    1.00 ^ _10869_/B2 (OAI21_X1)
     2    3.29    0.02    0.03    1.03 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    1.03 v _10934_/B (MUX2_X1)
     2    8.61    0.02    0.08    1.10 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    1.10 v _10935_/B2 (OAI21_X4)
     7   26.11    0.04    0.06    1.16 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    1.16 ^ _11240_/A3 (NAND3_X2)
     3    7.03    0.02    0.03    1.20 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    1.20 v _11241_/A3 (NOR3_X2)
     1    7.76    0.04    0.07    1.27 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.27 ^ _11248_/A1 (NOR3_X4)
     4   20.12    0.02    0.02    1.29 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.29 v _11249_/A (INV_X1)
     2    7.51    0.02    0.03    1.32 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.32 ^ output682/A (BUF_X1)
     1    0.44    0.00    0.02    1.35 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.00    0.00    1.35 ^ thanksIn_P (out)
                                  1.35   data arrival time

                          6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (propagated)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20330_/QN                            120.54  142.18  -21.64 (VIOLATED)
_11061_/ZN                            106.81  115.60   -8.79 (VIOLATED)
_17816_/ZN                             41.50   44.17   -2.66 (VIOLATED)
_19128_/Q                             121.15  121.43   -0.28 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.043387074023485184

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2185

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-21.636812210083008

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
120.54399871826172

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1795

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.3467

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.2120

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
15.742185

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   5.19e-04   1.82e-04   4.26e-03  33.1%
Combinational          4.12e-03   4.17e-03   3.22e-04   8.61e-03  66.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.68e-03   4.69e-03   5.04e-04   1.29e-02 100.0%
                          59.6%      36.4%       3.9%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 23947 u^2 43% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:07.76[h:]min:sec. CPU time: user 7.56 sys 0.15 (99%). Peak memory: 398184KB.
