
PC10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070d4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08007284  08007284  00008284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007618  08007618  00009220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007618  08007618  00008618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007620  08007620  00009220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007620  08007620  00008620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007624  08007624  00008624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  08007628  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009220  2**0
                  CONTENTS
 10 .bss          000002c0  20000220  20000220  00009220  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004e0  200004e0  00009220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009220  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001183f  00000000  00000000  00009250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000296d  00000000  00000000  0001aa8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  0001d400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d29  00000000  00000000  0001e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025168  00000000  00000000  0001f211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013645  00000000  00000000  00044379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df971  00000000  00000000  000579be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013732f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005230  00000000  00000000  00137374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000046  00000000  00000000  0013c5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000220 	.word	0x20000220
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800726c 	.word	0x0800726c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000224 	.word	0x20000224
 80001ec:	0800726c 	.word	0x0800726c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9d3 	b.w	8000668 <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b988 	b.w	8000668 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9d08      	ldr	r5, [sp, #32]
 8000376:	468e      	mov	lr, r1
 8000378:	4604      	mov	r4, r0
 800037a:	4688      	mov	r8, r1
 800037c:	2b00      	cmp	r3, #0
 800037e:	d14a      	bne.n	8000416 <__udivmoddi4+0xa6>
 8000380:	428a      	cmp	r2, r1
 8000382:	4617      	mov	r7, r2
 8000384:	d962      	bls.n	800044c <__udivmoddi4+0xdc>
 8000386:	fab2 f682 	clz	r6, r2
 800038a:	b14e      	cbz	r6, 80003a0 <__udivmoddi4+0x30>
 800038c:	f1c6 0320 	rsb	r3, r6, #32
 8000390:	fa01 f806 	lsl.w	r8, r1, r6
 8000394:	fa20 f303 	lsr.w	r3, r0, r3
 8000398:	40b7      	lsls	r7, r6
 800039a:	ea43 0808 	orr.w	r8, r3, r8
 800039e:	40b4      	lsls	r4, r6
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ac:	0c23      	lsrs	r3, r4, #16
 80003ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80003b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003b6:	fb01 f20c 	mul.w	r2, r1, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0x62>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003c4:	f080 80ea 	bcs.w	800059c <__udivmoddi4+0x22c>
 80003c8:	429a      	cmp	r2, r3
 80003ca:	f240 80e7 	bls.w	800059c <__udivmoddi4+0x22c>
 80003ce:	3902      	subs	r1, #2
 80003d0:	443b      	add	r3, r7
 80003d2:	1a9a      	subs	r2, r3, r2
 80003d4:	b2a3      	uxth	r3, r4
 80003d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003da:	fb0e 2210 	mls	r2, lr, r0, r2
 80003de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003e6:	459c      	cmp	ip, r3
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x8e>
 80003ea:	18fb      	adds	r3, r7, r3
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f0:	f080 80d6 	bcs.w	80005a0 <__udivmoddi4+0x230>
 80003f4:	459c      	cmp	ip, r3
 80003f6:	f240 80d3 	bls.w	80005a0 <__udivmoddi4+0x230>
 80003fa:	443b      	add	r3, r7
 80003fc:	3802      	subs	r0, #2
 80003fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000402:	eba3 030c 	sub.w	r3, r3, ip
 8000406:	2100      	movs	r1, #0
 8000408:	b11d      	cbz	r5, 8000412 <__udivmoddi4+0xa2>
 800040a:	40f3      	lsrs	r3, r6
 800040c:	2200      	movs	r2, #0
 800040e:	e9c5 3200 	strd	r3, r2, [r5]
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	428b      	cmp	r3, r1
 8000418:	d905      	bls.n	8000426 <__udivmoddi4+0xb6>
 800041a:	b10d      	cbz	r5, 8000420 <__udivmoddi4+0xb0>
 800041c:	e9c5 0100 	strd	r0, r1, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	4608      	mov	r0, r1
 8000424:	e7f5      	b.n	8000412 <__udivmoddi4+0xa2>
 8000426:	fab3 f183 	clz	r1, r3
 800042a:	2900      	cmp	r1, #0
 800042c:	d146      	bne.n	80004bc <__udivmoddi4+0x14c>
 800042e:	4573      	cmp	r3, lr
 8000430:	d302      	bcc.n	8000438 <__udivmoddi4+0xc8>
 8000432:	4282      	cmp	r2, r0
 8000434:	f200 8105 	bhi.w	8000642 <__udivmoddi4+0x2d2>
 8000438:	1a84      	subs	r4, r0, r2
 800043a:	eb6e 0203 	sbc.w	r2, lr, r3
 800043e:	2001      	movs	r0, #1
 8000440:	4690      	mov	r8, r2
 8000442:	2d00      	cmp	r5, #0
 8000444:	d0e5      	beq.n	8000412 <__udivmoddi4+0xa2>
 8000446:	e9c5 4800 	strd	r4, r8, [r5]
 800044a:	e7e2      	b.n	8000412 <__udivmoddi4+0xa2>
 800044c:	2a00      	cmp	r2, #0
 800044e:	f000 8090 	beq.w	8000572 <__udivmoddi4+0x202>
 8000452:	fab2 f682 	clz	r6, r2
 8000456:	2e00      	cmp	r6, #0
 8000458:	f040 80a4 	bne.w	80005a4 <__udivmoddi4+0x234>
 800045c:	1a8a      	subs	r2, r1, r2
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	b280      	uxth	r0, r0
 8000466:	b2bc      	uxth	r4, r7
 8000468:	2101      	movs	r1, #1
 800046a:	fbb2 fcfe 	udiv	ip, r2, lr
 800046e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000472:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000476:	fb04 f20c 	mul.w	r2, r4, ip
 800047a:	429a      	cmp	r2, r3
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x11e>
 800047e:	18fb      	adds	r3, r7, r3
 8000480:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x11c>
 8000486:	429a      	cmp	r2, r3
 8000488:	f200 80e0 	bhi.w	800064c <__udivmoddi4+0x2dc>
 800048c:	46c4      	mov	ip, r8
 800048e:	1a9b      	subs	r3, r3, r2
 8000490:	fbb3 f2fe 	udiv	r2, r3, lr
 8000494:	fb0e 3312 	mls	r3, lr, r2, r3
 8000498:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800049c:	fb02 f404 	mul.w	r4, r2, r4
 80004a0:	429c      	cmp	r4, r3
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x144>
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004aa:	d202      	bcs.n	80004b2 <__udivmoddi4+0x142>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f200 80ca 	bhi.w	8000646 <__udivmoddi4+0x2d6>
 80004b2:	4602      	mov	r2, r0
 80004b4:	1b1b      	subs	r3, r3, r4
 80004b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004ba:	e7a5      	b.n	8000408 <__udivmoddi4+0x98>
 80004bc:	f1c1 0620 	rsb	r6, r1, #32
 80004c0:	408b      	lsls	r3, r1
 80004c2:	fa22 f706 	lsr.w	r7, r2, r6
 80004c6:	431f      	orrs	r7, r3
 80004c8:	fa0e f401 	lsl.w	r4, lr, r1
 80004cc:	fa20 f306 	lsr.w	r3, r0, r6
 80004d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004d8:	4323      	orrs	r3, r4
 80004da:	fa00 f801 	lsl.w	r8, r0, r1
 80004de:	fa1f fc87 	uxth.w	ip, r7
 80004e2:	fbbe f0f9 	udiv	r0, lr, r9
 80004e6:	0c1c      	lsrs	r4, r3, #16
 80004e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004f4:	45a6      	cmp	lr, r4
 80004f6:	fa02 f201 	lsl.w	r2, r2, r1
 80004fa:	d909      	bls.n	8000510 <__udivmoddi4+0x1a0>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8000502:	f080 809c 	bcs.w	800063e <__udivmoddi4+0x2ce>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f240 8099 	bls.w	800063e <__udivmoddi4+0x2ce>
 800050c:	3802      	subs	r0, #2
 800050e:	443c      	add	r4, r7
 8000510:	eba4 040e 	sub.w	r4, r4, lr
 8000514:	fa1f fe83 	uxth.w	lr, r3
 8000518:	fbb4 f3f9 	udiv	r3, r4, r9
 800051c:	fb09 4413 	mls	r4, r9, r3, r4
 8000520:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000524:	fb03 fc0c 	mul.w	ip, r3, ip
 8000528:	45a4      	cmp	ip, r4
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x1ce>
 800052c:	193c      	adds	r4, r7, r4
 800052e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000532:	f080 8082 	bcs.w	800063a <__udivmoddi4+0x2ca>
 8000536:	45a4      	cmp	ip, r4
 8000538:	d97f      	bls.n	800063a <__udivmoddi4+0x2ca>
 800053a:	3b02      	subs	r3, #2
 800053c:	443c      	add	r4, r7
 800053e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000542:	eba4 040c 	sub.w	r4, r4, ip
 8000546:	fba0 ec02 	umull	lr, ip, r0, r2
 800054a:	4564      	cmp	r4, ip
 800054c:	4673      	mov	r3, lr
 800054e:	46e1      	mov	r9, ip
 8000550:	d362      	bcc.n	8000618 <__udivmoddi4+0x2a8>
 8000552:	d05f      	beq.n	8000614 <__udivmoddi4+0x2a4>
 8000554:	b15d      	cbz	r5, 800056e <__udivmoddi4+0x1fe>
 8000556:	ebb8 0203 	subs.w	r2, r8, r3
 800055a:	eb64 0409 	sbc.w	r4, r4, r9
 800055e:	fa04 f606 	lsl.w	r6, r4, r6
 8000562:	fa22 f301 	lsr.w	r3, r2, r1
 8000566:	431e      	orrs	r6, r3
 8000568:	40cc      	lsrs	r4, r1
 800056a:	e9c5 6400 	strd	r6, r4, [r5]
 800056e:	2100      	movs	r1, #0
 8000570:	e74f      	b.n	8000412 <__udivmoddi4+0xa2>
 8000572:	fbb1 fcf2 	udiv	ip, r1, r2
 8000576:	0c01      	lsrs	r1, r0, #16
 8000578:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800057c:	b280      	uxth	r0, r0
 800057e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000582:	463b      	mov	r3, r7
 8000584:	4638      	mov	r0, r7
 8000586:	463c      	mov	r4, r7
 8000588:	46b8      	mov	r8, r7
 800058a:	46be      	mov	lr, r7
 800058c:	2620      	movs	r6, #32
 800058e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000592:	eba2 0208 	sub.w	r2, r2, r8
 8000596:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800059a:	e766      	b.n	800046a <__udivmoddi4+0xfa>
 800059c:	4601      	mov	r1, r0
 800059e:	e718      	b.n	80003d2 <__udivmoddi4+0x62>
 80005a0:	4610      	mov	r0, r2
 80005a2:	e72c      	b.n	80003fe <__udivmoddi4+0x8e>
 80005a4:	f1c6 0220 	rsb	r2, r6, #32
 80005a8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ac:	40b7      	lsls	r7, r6
 80005ae:	40b1      	lsls	r1, r6
 80005b0:	fa20 f202 	lsr.w	r2, r0, r2
 80005b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005b8:	430a      	orrs	r2, r1
 80005ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80005be:	b2bc      	uxth	r4, r7
 80005c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005c4:	0c11      	lsrs	r1, r2, #16
 80005c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005ca:	fb08 f904 	mul.w	r9, r8, r4
 80005ce:	40b0      	lsls	r0, r6
 80005d0:	4589      	cmp	r9, r1
 80005d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005d6:	b280      	uxth	r0, r0
 80005d8:	d93e      	bls.n	8000658 <__udivmoddi4+0x2e8>
 80005da:	1879      	adds	r1, r7, r1
 80005dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005e0:	d201      	bcs.n	80005e6 <__udivmoddi4+0x276>
 80005e2:	4589      	cmp	r9, r1
 80005e4:	d81f      	bhi.n	8000626 <__udivmoddi4+0x2b6>
 80005e6:	eba1 0109 	sub.w	r1, r1, r9
 80005ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ee:	fb09 f804 	mul.w	r8, r9, r4
 80005f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005f6:	b292      	uxth	r2, r2
 80005f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005fc:	4542      	cmp	r2, r8
 80005fe:	d229      	bcs.n	8000654 <__udivmoddi4+0x2e4>
 8000600:	18ba      	adds	r2, r7, r2
 8000602:	f109 31ff 	add.w	r1, r9, #4294967295
 8000606:	d2c4      	bcs.n	8000592 <__udivmoddi4+0x222>
 8000608:	4542      	cmp	r2, r8
 800060a:	d2c2      	bcs.n	8000592 <__udivmoddi4+0x222>
 800060c:	f1a9 0102 	sub.w	r1, r9, #2
 8000610:	443a      	add	r2, r7
 8000612:	e7be      	b.n	8000592 <__udivmoddi4+0x222>
 8000614:	45f0      	cmp	r8, lr
 8000616:	d29d      	bcs.n	8000554 <__udivmoddi4+0x1e4>
 8000618:	ebbe 0302 	subs.w	r3, lr, r2
 800061c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000620:	3801      	subs	r0, #1
 8000622:	46e1      	mov	r9, ip
 8000624:	e796      	b.n	8000554 <__udivmoddi4+0x1e4>
 8000626:	eba7 0909 	sub.w	r9, r7, r9
 800062a:	4449      	add	r1, r9
 800062c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000630:	fbb1 f9fe 	udiv	r9, r1, lr
 8000634:	fb09 f804 	mul.w	r8, r9, r4
 8000638:	e7db      	b.n	80005f2 <__udivmoddi4+0x282>
 800063a:	4673      	mov	r3, lr
 800063c:	e77f      	b.n	800053e <__udivmoddi4+0x1ce>
 800063e:	4650      	mov	r0, sl
 8000640:	e766      	b.n	8000510 <__udivmoddi4+0x1a0>
 8000642:	4608      	mov	r0, r1
 8000644:	e6fd      	b.n	8000442 <__udivmoddi4+0xd2>
 8000646:	443b      	add	r3, r7
 8000648:	3a02      	subs	r2, #2
 800064a:	e733      	b.n	80004b4 <__udivmoddi4+0x144>
 800064c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000650:	443b      	add	r3, r7
 8000652:	e71c      	b.n	800048e <__udivmoddi4+0x11e>
 8000654:	4649      	mov	r1, r9
 8000656:	e79c      	b.n	8000592 <__udivmoddi4+0x222>
 8000658:	eba1 0109 	sub.w	r1, r1, r9
 800065c:	46c4      	mov	ip, r8
 800065e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000662:	fb09 f804 	mul.w	r8, r9, r4
 8000666:	e7c4      	b.n	80005f2 <__udivmoddi4+0x282>

08000668 <__aeabi_idiv0>:
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop

0800066c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000670:	f000 fdba 	bl	80011e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000674:	f000 f888 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000678:	f000 f9b2 	bl	80009e0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800067c:	f000 f986 	bl	800098c <MX_USART3_UART_Init>
  MX_SPI3_Init();
 8000680:	f000 f900 	bl	8000884 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000684:	f000 f934 	bl	80008f0 <MX_TIM2_Init>
  MX_RNG_Init();
 8000688:	f000 f8e8 	bl	800085c <MX_RNG_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 800068c:	4835      	ldr	r0, [pc, #212]	@ (8000764 <main+0xf8>)
 800068e:	f002 fdc3 	bl	8003218 <HAL_TIM_Base_Start>


  if (!rfm95_init(&rfm95_handle)) {
 8000692:	4835      	ldr	r0, [pc, #212]	@ (8000768 <main+0xfc>)
 8000694:	f004 fb38 	bl	8004d08 <rfm95_init>
 8000698:	4603      	mov	r3, r0
 800069a:	f083 0301 	eor.w	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d007      	beq.n	80006b4 <main+0x48>
      HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 80006a4:	2201      	movs	r2, #1
 80006a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006aa:	4830      	ldr	r0, [pc, #192]	@ (800076c <main+0x100>)
 80006ac:	f001 f92a 	bl	8001904 <HAL_GPIO_WritePin>
      while (1);
 80006b0:	bf00      	nop
 80006b2:	e7fd      	b.n	80006b0 <main+0x44>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

      if (HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin) == GPIO_PIN_SET) {
 80006b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006b8:	482d      	ldr	r0, [pc, #180]	@ (8000770 <main+0x104>)
 80006ba:	f001 f90b 	bl	80018d4 <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d11f      	bne.n	8000704 <main+0x98>

          sprintf(tx_buffer, "246850; press");
 80006c4:	492b      	ldr	r1, [pc, #172]	@ (8000774 <main+0x108>)
 80006c6:	482c      	ldr	r0, [pc, #176]	@ (8000778 <main+0x10c>)
 80006c8:	f005 fd44 	bl	8006154 <siprintf>
          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	2180      	movs	r1, #128	@ 0x80
 80006d0:	4826      	ldr	r0, [pc, #152]	@ (800076c <main+0x100>)
 80006d2:	f001 f917 	bl	8001904 <HAL_GPIO_WritePin>
          rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)tx_buffer, strlen(tx_buffer));
 80006d6:	4828      	ldr	r0, [pc, #160]	@ (8000778 <main+0x10c>)
 80006d8:	f7ff fd8a 	bl	80001f0 <strlen>
 80006dc:	4603      	mov	r3, r0
 80006de:	461a      	mov	r2, r3
 80006e0:	4925      	ldr	r1, [pc, #148]	@ (8000778 <main+0x10c>)
 80006e2:	4821      	ldr	r0, [pc, #132]	@ (8000768 <main+0xfc>)
 80006e4:	f005 fb45 	bl	8005d72 <rfm95_send_receive_cycle>
          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	481f      	ldr	r0, [pc, #124]	@ (800076c <main+0x100>)
 80006ee:	f001 f909 	bl	8001904 <HAL_GPIO_WritePin>
          HAL_Delay(5000);
 80006f2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006f6:	f000 fde9 	bl	80012cc <HAL_Delay>
          last_periodic_send = HAL_GetTick();
 80006fa:	f000 fddb 	bl	80012b4 <HAL_GetTick>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a1e      	ldr	r2, [pc, #120]	@ (800077c <main+0x110>)
 8000702:	6013      	str	r3, [r2, #0]
      }

      if (HAL_GetTick() - last_periodic_send >= 30000) {
 8000704:	f000 fdd6 	bl	80012b4 <HAL_GetTick>
 8000708:	4602      	mov	r2, r0
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <main+0x110>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000714:	4293      	cmp	r3, r2
 8000716:	d9cd      	bls.n	80006b4 <main+0x48>

          sprintf(tx_buffer, "246850; %d", msg_counter);
 8000718:	4b19      	ldr	r3, [pc, #100]	@ (8000780 <main+0x114>)
 800071a:	881b      	ldrh	r3, [r3, #0]
 800071c:	461a      	mov	r2, r3
 800071e:	4919      	ldr	r1, [pc, #100]	@ (8000784 <main+0x118>)
 8000720:	4815      	ldr	r0, [pc, #84]	@ (8000778 <main+0x10c>)
 8000722:	f005 fd17 	bl	8006154 <siprintf>
          msg_counter++;
 8000726:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <main+0x114>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	b29a      	uxth	r2, r3
 800072e:	4b14      	ldr	r3, [pc, #80]	@ (8000780 <main+0x114>)
 8000730:	801a      	strh	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000732:	2201      	movs	r2, #1
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	480d      	ldr	r0, [pc, #52]	@ (800076c <main+0x100>)
 8000738:	f001 f8e4 	bl	8001904 <HAL_GPIO_WritePin>
          rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)tx_buffer, strlen(tx_buffer));
 800073c:	480e      	ldr	r0, [pc, #56]	@ (8000778 <main+0x10c>)
 800073e:	f7ff fd57 	bl	80001f0 <strlen>
 8000742:	4603      	mov	r3, r0
 8000744:	461a      	mov	r2, r3
 8000746:	490c      	ldr	r1, [pc, #48]	@ (8000778 <main+0x10c>)
 8000748:	4807      	ldr	r0, [pc, #28]	@ (8000768 <main+0xfc>)
 800074a:	f005 fb12 	bl	8005d72 <rfm95_send_receive_cycle>
          HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	2180      	movs	r1, #128	@ 0x80
 8000752:	4806      	ldr	r0, [pc, #24]	@ (800076c <main+0x100>)
 8000754:	f001 f8d6 	bl	8001904 <HAL_GPIO_WritePin>

          last_periodic_send = HAL_GetTick();
 8000758:	f000 fdac 	bl	80012b4 <HAL_GetTick>
 800075c:	4603      	mov	r3, r0
 800075e:	4a07      	ldr	r2, [pc, #28]	@ (800077c <main+0x110>)
 8000760:	6013      	str	r3, [r2, #0]
      if (HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin) == GPIO_PIN_SET) {
 8000762:	e7a7      	b.n	80006b4 <main+0x48>
 8000764:	200002a4 	.word	0x200002a4
 8000768:	20000000 	.word	0x20000000
 800076c:	40020400 	.word	0x40020400
 8000770:	40020800 	.word	0x40020800
 8000774:	08007284 	.word	0x08007284
 8000778:	20000334 	.word	0x20000334
 800077c:	20000378 	.word	0x20000378
 8000780:	20000374 	.word	0x20000374
 8000784:	08007294 	.word	0x08007294

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b094      	sub	sp, #80	@ 0x50
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0320 	add.w	r3, r7, #32
 8000792:	2230      	movs	r2, #48	@ 0x30
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f005 fd51 	bl	800623e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	4b28      	ldr	r3, [pc, #160]	@ (8000854 <SystemClock_Config+0xcc>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	4a27      	ldr	r2, [pc, #156]	@ (8000854 <SystemClock_Config+0xcc>)
 80007b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80007bc:	4b25      	ldr	r3, [pc, #148]	@ (8000854 <SystemClock_Config+0xcc>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c8:	2300      	movs	r3, #0
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <SystemClock_Config+0xd0>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a21      	ldr	r2, [pc, #132]	@ (8000858 <SystemClock_Config+0xd0>)
 80007d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007d6:	6013      	str	r3, [r2, #0]
 80007d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <SystemClock_Config+0xd0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e4:	2301      	movs	r3, #1
 80007e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007e8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ee:	2302      	movs	r3, #2
 80007f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007f8:	2304      	movs	r3, #4
 80007fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007fc:	23a8      	movs	r3, #168	@ 0xa8
 80007fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000800:	2302      	movs	r3, #2
 8000802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000804:	2307      	movs	r3, #7
 8000806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000808:	f107 0320 	add.w	r3, r7, #32
 800080c:	4618      	mov	r0, r3
 800080e:	f001 f8ab 	bl	8001968 <HAL_RCC_OscConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000818:	f000 fa8c 	bl	8000d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081c:	230f      	movs	r3, #15
 800081e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000820:	2302      	movs	r3, #2
 8000822:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000828:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800082c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800082e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000832:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	2105      	movs	r1, #5
 800083a:	4618      	mov	r0, r3
 800083c:	f001 fb0c 	bl	8001e58 <HAL_RCC_ClockConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000846:	f000 fa75 	bl	8000d34 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3750      	adds	r7, #80	@ 0x50
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000

0800085c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  hrng.Instance = RNG;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_RNG_Init+0x20>)
 8000862:	4a07      	ldr	r2, [pc, #28]	@ (8000880 <MX_RNG_Init+0x24>)
 8000864:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_RNG_Init+0x20>)
 8000868:	f001 fd16 	bl	8002298 <HAL_RNG_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000872:	f000 fa5f 	bl	8000d34 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000023c 	.word	0x2000023c
 8000880:	50060800 	.word	0x50060800

08000884 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  hspi3.Instance = SPI3;
 8000888:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <MX_SPI3_Init+0x64>)
 800088a:	4a18      	ldr	r2, [pc, #96]	@ (80008ec <MX_SPI3_Init+0x68>)
 800088c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800088e:	4b16      	ldr	r3, [pc, #88]	@ (80008e8 <MX_SPI3_Init+0x64>)
 8000890:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000894:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000896:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_SPI3_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_SPI3_Init+0x64>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008bc:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c8:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80008ce:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008d0:	220a      	movs	r2, #10
 80008d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_SPI3_Init+0x64>)
 80008d6:	f001 fd5f 	bl	8002398 <HAL_SPI_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80008e0:	f000 fa28 	bl	8000d34 <Error_Handler>
  }
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	2000024c 	.word	0x2000024c
 80008ec:	40003c00 	.word	0x40003c00

080008f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008f6:	f107 0308 	add.w	r3, r7, #8
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000904:	463b      	mov	r3, r7
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800090c:	4b1e      	ldr	r3, [pc, #120]	@ (8000988 <MX_TIM2_Init+0x98>)
 800090e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000912:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 8000914:	4b1c      	ldr	r3, [pc, #112]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000916:	f241 0267 	movw	r2, #4199	@ 0x1067
 800091a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091c:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <MX_TIM2_Init+0x98>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000922:	4b19      	ldr	r3, [pc, #100]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000924:	f04f 32ff 	mov.w	r2, #4294967295
 8000928:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092a:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <MX_TIM2_Init+0x98>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000930:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000932:	2200      	movs	r2, #0
 8000934:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000936:	4814      	ldr	r0, [pc, #80]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000938:	f002 fc1e 	bl	8003178 <HAL_TIM_Base_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000942:	f000 f9f7 	bl	8000d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000946:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800094c:	f107 0308 	add.w	r3, r7, #8
 8000950:	4619      	mov	r1, r3
 8000952:	480d      	ldr	r0, [pc, #52]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000954:	f002 fcc8 	bl	80032e8 <HAL_TIM_ConfigClockSource>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800095e:	f000 f9e9 	bl	8000d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000966:	2300      	movs	r3, #0
 8000968:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800096a:	463b      	mov	r3, r7
 800096c:	4619      	mov	r1, r3
 800096e:	4806      	ldr	r0, [pc, #24]	@ (8000988 <MX_TIM2_Init+0x98>)
 8000970:	f002 fec2 	bl	80036f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800097a:	f000 f9db 	bl	8000d34 <Error_Handler>
  }
}
 800097e:	bf00      	nop
 8000980:	3718      	adds	r7, #24
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200002a4 	.word	0x200002a4

0800098c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8000990:	4b11      	ldr	r3, [pc, #68]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 8000992:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_USART3_UART_Init+0x50>)
 8000994:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000996:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 8000998:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800099c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009a4:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009b0:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009b2:	220c      	movs	r2, #12
 80009b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b6:	4b08      	ldr	r3, [pc, #32]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009c2:	4805      	ldr	r0, [pc, #20]	@ (80009d8 <MX_USART3_UART_Init+0x4c>)
 80009c4:	f002 ff14 	bl	80037f0 <HAL_UART_Init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009ce:	f000 f9b1 	bl	8000d34 <Error_Handler>
  }
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	200002ec 	.word	0x200002ec
 80009dc:	40004800 	.word	0x40004800

080009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	@ 0x30
 80009e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e6:	f107 031c 	add.w	r3, r7, #28
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
 80009f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	61bb      	str	r3, [r7, #24]
 80009fa:	4b9c      	ldr	r3, [pc, #624]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a9b      	ldr	r2, [pc, #620]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a00:	f043 0304 	orr.w	r3, r3, #4
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b99      	ldr	r3, [pc, #612]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0304 	and.w	r3, r3, #4
 8000a0e:	61bb      	str	r3, [r7, #24]
 8000a10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
 8000a16:	4b95      	ldr	r3, [pc, #596]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a94      	ldr	r2, [pc, #592]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b92      	ldr	r3, [pc, #584]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a2a:	617b      	str	r3, [r7, #20]
 8000a2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	4b8e      	ldr	r3, [pc, #568]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	4a8d      	ldr	r2, [pc, #564]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3e:	4b8b      	ldr	r3, [pc, #556]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	4b87      	ldr	r3, [pc, #540]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	4a86      	ldr	r2, [pc, #536]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5a:	4b84      	ldr	r3, [pc, #528]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	4b80      	ldr	r3, [pc, #512]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a7f      	ldr	r2, [pc, #508]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b7d      	ldr	r3, [pc, #500]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0308 	and.w	r3, r3, #8
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	4b79      	ldr	r3, [pc, #484]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a78      	ldr	r2, [pc, #480]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b76      	ldr	r3, [pc, #472]	@ (8000c6c <MX_GPIO_Init+0x28c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000aa4:	4872      	ldr	r0, [pc, #456]	@ (8000c70 <MX_GPIO_Init+0x290>)
 8000aa6:	f000 ff2d 	bl	8001904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2140      	movs	r1, #64	@ 0x40
 8000aae:	4871      	ldr	r0, [pc, #452]	@ (8000c74 <MX_GPIO_Init+0x294>)
 8000ab0:	f000 ff28 	bl	8001904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_NSS_GPIO_Port, RFM95_NSS_Pin, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aba:	486f      	ldr	r0, [pc, #444]	@ (8000c78 <MX_GPIO_Init+0x298>)
 8000abc:	f000 ff22 	bl	8001904 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4869      	ldr	r0, [pc, #420]	@ (8000c7c <MX_GPIO_Init+0x29c>)
 8000ad8:	f000 fd50 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000adc:	2332      	movs	r3, #50	@ 0x32
 8000ade:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aec:	230b      	movs	r3, #11
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af0:	f107 031c 	add.w	r3, r7, #28
 8000af4:	4619      	mov	r1, r3
 8000af6:	4861      	ldr	r0, [pc, #388]	@ (8000c7c <MX_GPIO_Init+0x29c>)
 8000af8:	f000 fd40 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000afc:	2386      	movs	r3, #134	@ 0x86
 8000afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	2303      	movs	r3, #3
 8000b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b0c:	230b      	movs	r3, #11
 8000b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b10:	f107 031c 	add.w	r3, r7, #28
 8000b14:	4619      	mov	r1, r3
 8000b16:	4858      	ldr	r0, [pc, #352]	@ (8000c78 <MX_GPIO_Init+0x298>)
 8000b18:	f000 fd30 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b1c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b22:	2301      	movs	r3, #1
 8000b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2e:	f107 031c 	add.w	r3, r7, #28
 8000b32:	4619      	mov	r1, r3
 8000b34:	484e      	ldr	r0, [pc, #312]	@ (8000c70 <MX_GPIO_Init+0x290>)
 8000b36:	f000 fd21 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO5_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO0_Pin|RFM95_DIO5_Pin;
 8000b3a:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8000b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4a:	f107 031c 	add.w	r3, r7, #28
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4847      	ldr	r0, [pc, #284]	@ (8000c70 <MX_GPIO_Init+0x290>)
 8000b52:	f000 fd13 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b64:	2303      	movs	r3, #3
 8000b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b68:	230b      	movs	r3, #11
 8000b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	4619      	mov	r1, r3
 8000b72:	483f      	ldr	r0, [pc, #252]	@ (8000c70 <MX_GPIO_Init+0x290>)
 8000b74:	f000 fd02 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_DIO1_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO1_Pin;
 8000b78:	2308      	movs	r3, #8
 8000b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RFM95_DIO1_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 031c 	add.w	r3, r7, #28
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4839      	ldr	r0, [pc, #228]	@ (8000c74 <MX_GPIO_Init+0x294>)
 8000b8e:	f000 fcf5 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b92:	2340      	movs	r3, #64	@ 0x40
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 031c 	add.w	r3, r7, #28
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4832      	ldr	r0, [pc, #200]	@ (8000c74 <MX_GPIO_Init+0x294>)
 8000baa:	f000 fce7 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000bae:	2380      	movs	r3, #128	@ 0x80
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	482c      	ldr	r0, [pc, #176]	@ (8000c74 <MX_GPIO_Init+0x294>)
 8000bc2:	f000 fcdb 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000bc6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000bd8:	230a      	movs	r3, #10
 8000bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	4619      	mov	r1, r3
 8000be2:	4825      	ldr	r0, [pc, #148]	@ (8000c78 <MX_GPIO_Init+0x298>)
 8000be4:	f000 fcca 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	481e      	ldr	r0, [pc, #120]	@ (8000c78 <MX_GPIO_Init+0x298>)
 8000bfe:	f000 fcbd 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_NSS_Pin */
  GPIO_InitStruct.Pin = RFM95_NSS_Pin;
 8000c02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RFM95_NSS_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4817      	ldr	r0, [pc, #92]	@ (8000c78 <MX_GPIO_Init+0x298>)
 8000c1c:	f000 fcae 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c20:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c32:	230b      	movs	r3, #11
 8000c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480d      	ldr	r0, [pc, #52]	@ (8000c74 <MX_GPIO_Init+0x294>)
 8000c3e:	f000 fc9d 	bl	800157c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	2009      	movs	r0, #9
 8000c48:	f000 fc3f 	bl	80014ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c4c:	2009      	movs	r0, #9
 8000c4e:	f000 fc58 	bl	8001502 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2100      	movs	r1, #0
 8000c56:	2028      	movs	r0, #40	@ 0x28
 8000c58:	f000 fc37 	bl	80014ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c5c:	2028      	movs	r0, #40	@ 0x28
 8000c5e:	f000 fc50 	bl	8001502 <HAL_NVIC_EnableIRQ>
}
 8000c62:	bf00      	nop
 8000c64:	3730      	adds	r7, #48	@ 0x30
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020400 	.word	0x40020400
 8000c74:	40021800 	.word	0x40021800
 8000c78:	40020000 	.word	0x40020000
 8000c7c:	40020800 	.word	0x40020800

08000c80 <get_precision_tick>:

/* USER CODE BEGIN 4 */

uint32_t get_precision_tick(void) {
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim2);
 8000c84:	4b03      	ldr	r3, [pc, #12]	@ (8000c94 <get_precision_tick+0x14>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	200002a4 	.word	0x200002a4

08000c98 <precision_sleep_until>:

void precision_sleep_until(uint32_t target_ticks) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
    while (get_precision_tick() < target_ticks) {
 8000ca0:	bf00      	nop
 8000ca2:	f7ff ffed 	bl	8000c80 <get_precision_tick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d8f9      	bhi.n	8000ca2 <precision_sleep_until+0xa>
        /* do nothing */
    }
}
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <random_int>:

uint8_t random_int(uint8_t max) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
    uint32_t rng;
    HAL_RNG_GenerateRandomNumber(&hrng, &rng);
 8000cc2:	f107 030c 	add.w	r3, r7, #12
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4807      	ldr	r0, [pc, #28]	@ (8000ce8 <random_int+0x30>)
 8000cca:	f001 fb0f 	bl	80022ec <HAL_RNG_GenerateRandomNumber>
    return (rng % (max + 1));
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	79fa      	ldrb	r2, [r7, #7]
 8000cd2:	3201      	adds	r2, #1
 8000cd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cd8:	fb01 f202 	mul.w	r2, r1, r2
 8000cdc:	1a9b      	subs	r3, r3, r2
 8000cde:	b2db      	uxtb	r3, r3
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	2000023c 	.word	0x2000023c

08000cec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == RFM95_DIO0_Pin) {
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000cfc:	d104      	bne.n	8000d08 <HAL_GPIO_EXTI_Callback+0x1c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8000cfe:	2100      	movs	r1, #0
 8000d00:	480b      	ldr	r0, [pc, #44]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0x44>)
 8000d02:	f005 f91f 	bl	8005f44 <rfm95_on_interrupt>
    } else if (GPIO_Pin == RFM95_DIO1_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
    } else if (GPIO_Pin == RFM95_DIO5_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
    }
}
 8000d06:	e00f      	b.n	8000d28 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM95_DIO1_Pin) {
 8000d08:	88fb      	ldrh	r3, [r7, #6]
 8000d0a:	2b08      	cmp	r3, #8
 8000d0c:	d104      	bne.n	8000d18 <HAL_GPIO_EXTI_Callback+0x2c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4807      	ldr	r0, [pc, #28]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0x44>)
 8000d12:	f005 f917 	bl	8005f44 <rfm95_on_interrupt>
}
 8000d16:	e007      	b.n	8000d28 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM95_DIO5_Pin) {
 8000d18:	88fb      	ldrh	r3, [r7, #6]
 8000d1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000d1e:	d103      	bne.n	8000d28 <HAL_GPIO_EXTI_Callback+0x3c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 8000d20:	2102      	movs	r1, #2
 8000d22:	4803      	ldr	r0, [pc, #12]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0x44>)
 8000d24:	f005 f90e 	bl	8005f44 <rfm95_on_interrupt>
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	20000000 	.word	0x20000000

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <Error_Handler+0x8>

08000d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d4e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d56:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	603b      	str	r3, [r7, #0]
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6a:	4a08      	ldr	r2, [pc, #32]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_MspInit+0x4c>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800

08000d90 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dcc <HAL_RNG_MspInit+0x3c>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d10d      	bne.n	8000dbe <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd0 <HAL_RNG_MspInit+0x40>)
 8000da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000daa:	4a09      	ldr	r2, [pc, #36]	@ (8000dd0 <HAL_RNG_MspInit+0x40>)
 8000dac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000db0:	6353      	str	r3, [r2, #52]	@ 0x34
 8000db2:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <HAL_RNG_MspInit+0x40>)
 8000db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	50060800 	.word	0x50060800
 8000dd0:	40023800 	.word	0x40023800

08000dd4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	@ 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a1d      	ldr	r2, [pc, #116]	@ (8000e68 <HAL_SPI_MspInit+0x94>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d133      	bne.n	8000e5e <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfe:	4a1b      	ldr	r2, [pc, #108]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000e00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e06:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000e1c:	f043 0302 	orr.w	r3, r3, #2
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_SPI_MspInit+0x98>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000e2e:	2338      	movs	r3, #56	@ 0x38
 8000e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	2302      	movs	r3, #2
 8000e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e3e:	2306      	movs	r3, #6
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	4809      	ldr	r0, [pc, #36]	@ (8000e70 <HAL_SPI_MspInit+0x9c>)
 8000e4a:	f000 fb97 	bl	800157c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2100      	movs	r1, #0
 8000e52:	2033      	movs	r0, #51	@ 0x33
 8000e54:	f000 fb39 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000e58:	2033      	movs	r0, #51	@ 0x33
 8000e5a:	f000 fb52 	bl	8001502 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000e5e:	bf00      	nop
 8000e60:	3728      	adds	r7, #40	@ 0x28
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40003c00 	.word	0x40003c00
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40020400 	.word	0x40020400

08000e74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e84:	d10d      	bne.n	8000ea2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8e:	4a08      	ldr	r2, [pc, #32]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ea2:	bf00      	nop
 8000ea4:	3714      	adds	r7, #20
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40023800 	.word	0x40023800

08000eb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	@ 0x28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a19      	ldr	r2, [pc, #100]	@ (8000f38 <HAL_UART_MspInit+0x84>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d12c      	bne.n	8000f30 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ede:	4a17      	ldr	r2, [pc, #92]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000ee0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eee:	613b      	str	r3, [r7, #16]
 8000ef0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	4a10      	ldr	r2, [pc, #64]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <HAL_UART_MspInit+0x88>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	f003 0308 	and.w	r3, r3, #8
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f0e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f20:	2307      	movs	r3, #7
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4805      	ldr	r0, [pc, #20]	@ (8000f40 <HAL_UART_MspInit+0x8c>)
 8000f2c:	f000 fb26 	bl	800157c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	@ 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40004800 	.word	0x40004800
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020c00 	.word	0x40020c00

08000f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <NMI_Handler+0x4>

08000f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <HardFault_Handler+0x4>

08000f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <MemManage_Handler+0x4>

08000f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <BusFault_Handler+0x4>

08000f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <UsageFault_Handler+0x4>

08000f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9a:	f000 f977 	bl	800128c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO1_Pin);
 8000fa6:	2008      	movs	r0, #8
 8000fa8:	f000 fcc6 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO0_Pin);
 8000fb4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000fb8:	f000 fcbe 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000fbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fc0:	f000 fcba 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO5_Pin);
 8000fc4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000fc8:	f000 fcb6 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fcc:	bf00      	nop
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <SPI3_IRQHandler+0x10>)
 8000fd6:	f001 fe6f 	bl	8002cb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2000024c 	.word	0x2000024c

08000fe4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return 1;
 8000fe8:	2301      	movs	r3, #1
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <_kill>:

int _kill(int pid, int sig)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ffe:	f005 f96d 	bl	80062dc <__errno>
 8001002:	4603      	mov	r3, r0
 8001004:	2216      	movs	r2, #22
 8001006:	601a      	str	r2, [r3, #0]
  return -1;
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
}
 800100c:	4618      	mov	r0, r3
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <_exit>:

void _exit (int status)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800101c:	f04f 31ff 	mov.w	r1, #4294967295
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff ffe7 	bl	8000ff4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001026:	bf00      	nop
 8001028:	e7fd      	b.n	8001026 <_exit+0x12>

0800102a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b086      	sub	sp, #24
 800102e:	af00      	add	r7, sp, #0
 8001030:	60f8      	str	r0, [r7, #12]
 8001032:	60b9      	str	r1, [r7, #8]
 8001034:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	e00a      	b.n	8001052 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800103c:	f3af 8000 	nop.w
 8001040:	4601      	mov	r1, r0
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	1c5a      	adds	r2, r3, #1
 8001046:	60ba      	str	r2, [r7, #8]
 8001048:	b2ca      	uxtb	r2, r1
 800104a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	429a      	cmp	r2, r3
 8001058:	dbf0      	blt.n	800103c <_read+0x12>
  }

  return len;
 800105a:	687b      	ldr	r3, [r7, #4]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	e009      	b.n	800108a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	60ba      	str	r2, [r7, #8]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	429a      	cmp	r2, r3
 8001090:	dbf1      	blt.n	8001076 <_write+0x12>
  }
  return len;
 8001092:	687b      	ldr	r3, [r7, #4]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <_close>:

int _close(int file)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010c4:	605a      	str	r2, [r3, #4]
  return 0;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <_isatty>:

int _isatty(int file)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010dc:	2301      	movs	r3, #1
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b085      	sub	sp, #20
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <_sbrk+0x5c>)
 800110e:	4b15      	ldr	r3, [pc, #84]	@ (8001164 <_sbrk+0x60>)
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <_sbrk+0x64>)
 8001122:	4a12      	ldr	r2, [pc, #72]	@ (800116c <_sbrk+0x68>)
 8001124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001126:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	429a      	cmp	r2, r3
 8001132:	d207      	bcs.n	8001144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001134:	f005 f8d2 	bl	80062dc <__errno>
 8001138:	4603      	mov	r3, r0
 800113a:	220c      	movs	r2, #12
 800113c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	e009      	b.n	8001158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <_sbrk+0x64>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800114a:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	4a05      	ldr	r2, [pc, #20]	@ (8001168 <_sbrk+0x64>)
 8001154:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20030000 	.word	0x20030000
 8001164:	00000400 	.word	0x00000400
 8001168:	2000037c 	.word	0x2000037c
 800116c:	200004e0 	.word	0x200004e0

08001170 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001174:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <SystemInit+0x20>)
 8001176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800117a:	4a05      	ldr	r2, [pc, #20]	@ (8001190 <SystemInit+0x20>)
 800117c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001180:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001194:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001198:	f7ff ffea 	bl	8001170 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800119c:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800119e:	490d      	ldr	r1, [pc, #52]	@ (80011d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011a0:	4a0d      	ldr	r2, [pc, #52]	@ (80011d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a4:	e002      	b.n	80011ac <LoopCopyDataInit>

080011a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011aa:	3304      	adds	r3, #4

080011ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b0:	d3f9      	bcc.n	80011a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011b2:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011b4:	4c0a      	ldr	r4, [pc, #40]	@ (80011e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b8:	e001      	b.n	80011be <LoopFillZerobss>

080011ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011bc:	3204      	adds	r2, #4

080011be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c0:	d3fb      	bcc.n	80011ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011c2:	f005 f891 	bl	80062e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011c6:	f7ff fa51 	bl	800066c <main>
  bx  lr    
 80011ca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80011cc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80011d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d4:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80011d8:	08007628 	.word	0x08007628
  ldr r2, =_sbss
 80011dc:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80011e0:	200004e0 	.word	0x200004e0

080011e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011e4:	e7fe      	b.n	80011e4 <ADC_IRQHandler>
	...

080011e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001228 <HAL_Init+0x40>)
 80011f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <HAL_Init+0x40>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001228 <HAL_Init+0x40>)
 80011fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001202:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001204:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <HAL_Init+0x40>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <HAL_Init+0x40>)
 800120a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800120e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001210:	2003      	movs	r0, #3
 8001212:	f000 f94f 	bl	80014b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001216:	2000      	movs	r0, #0
 8001218:	f000 f808 	bl	800122c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800121c:	f7ff fd90 	bl	8000d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023c00 	.word	0x40023c00

0800122c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_InitTick+0x54>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b12      	ldr	r3, [pc, #72]	@ (8001284 <HAL_InitTick+0x58>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001242:	fbb3 f3f1 	udiv	r3, r3, r1
 8001246:	fbb2 f3f3 	udiv	r3, r2, r3
 800124a:	4618      	mov	r0, r3
 800124c:	f000 f967 	bl	800151e <HAL_SYSTICK_Config>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e00e      	b.n	8001278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b0f      	cmp	r3, #15
 800125e:	d80a      	bhi.n	8001276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001260:	2200      	movs	r2, #0
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	f04f 30ff 	mov.w	r0, #4294967295
 8001268:	f000 f92f 	bl	80014ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800126c:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <HAL_InitTick+0x5c>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e000      	b.n	8001278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	200000b8 	.word	0x200000b8
 8001284:	200000c0 	.word	0x200000c0
 8001288:	200000bc 	.word	0x200000bc

0800128c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <HAL_IncTick+0x20>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <HAL_IncTick+0x24>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <HAL_IncTick+0x24>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	200000c0 	.word	0x200000c0
 80012b0:	20000380 	.word	0x20000380

080012b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return uwTick;
 80012b8:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <HAL_GetTick+0x14>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	20000380 	.word	0x20000380

080012cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012d4:	f7ff ffee 	bl	80012b4 <HAL_GetTick>
 80012d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e4:	d005      	beq.n	80012f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001310 <HAL_Delay+0x44>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	461a      	mov	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4413      	add	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012f2:	bf00      	nop
 80012f4:	f7ff ffde 	bl	80012b4 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	429a      	cmp	r2, r3
 8001302:	d8f7      	bhi.n	80012f4 <HAL_Delay+0x28>
  {
  }
}
 8001304:	bf00      	nop
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200000c0 	.word	0x200000c0

08001314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001324:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <__NVIC_SetPriorityGrouping+0x44>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001330:	4013      	ands	r3, r2
 8001332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800133c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001346:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <__NVIC_SetPriorityGrouping+0x44>)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	60d3      	str	r3, [r2, #12]
}
 800134c:	bf00      	nop
 800134e:	3714      	adds	r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001360:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <__NVIC_GetPriorityGrouping+0x18>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	f003 0307 	and.w	r3, r3, #7
}
 800136a:	4618      	mov	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	2b00      	cmp	r3, #0
 8001388:	db0b      	blt.n	80013a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 021f 	and.w	r2, r3, #31
 8001390:	4907      	ldr	r1, [pc, #28]	@ (80013b0 <__NVIC_EnableIRQ+0x38>)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	095b      	lsrs	r3, r3, #5
 8001398:	2001      	movs	r0, #1
 800139a:	fa00 f202 	lsl.w	r2, r0, r2
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000e100 	.word	0xe000e100

080013b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	6039      	str	r1, [r7, #0]
 80013be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	db0a      	blt.n	80013de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	490c      	ldr	r1, [pc, #48]	@ (8001400 <__NVIC_SetPriority+0x4c>)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	0112      	lsls	r2, r2, #4
 80013d4:	b2d2      	uxtb	r2, r2
 80013d6:	440b      	add	r3, r1
 80013d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013dc:	e00a      	b.n	80013f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4908      	ldr	r1, [pc, #32]	@ (8001404 <__NVIC_SetPriority+0x50>)
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	3b04      	subs	r3, #4
 80013ec:	0112      	lsls	r2, r2, #4
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	440b      	add	r3, r1
 80013f2:	761a      	strb	r2, [r3, #24]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000e100 	.word	0xe000e100
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001408:	b480      	push	{r7}
 800140a:	b089      	sub	sp, #36	@ 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f1c3 0307 	rsb	r3, r3, #7
 8001422:	2b04      	cmp	r3, #4
 8001424:	bf28      	it	cs
 8001426:	2304      	movcs	r3, #4
 8001428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3304      	adds	r3, #4
 800142e:	2b06      	cmp	r3, #6
 8001430:	d902      	bls.n	8001438 <NVIC_EncodePriority+0x30>
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3b03      	subs	r3, #3
 8001436:	e000      	b.n	800143a <NVIC_EncodePriority+0x32>
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	fa02 f303 	lsl.w	r3, r2, r3
 8001446:	43da      	mvns	r2, r3
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	401a      	ands	r2, r3
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001450:	f04f 31ff 	mov.w	r1, #4294967295
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	fa01 f303 	lsl.w	r3, r1, r3
 800145a:	43d9      	mvns	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001460:	4313      	orrs	r3, r2
         );
}
 8001462:	4618      	mov	r0, r3
 8001464:	3724      	adds	r7, #36	@ 0x24
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001480:	d301      	bcc.n	8001486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001482:	2301      	movs	r3, #1
 8001484:	e00f      	b.n	80014a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001486:	4a0a      	ldr	r2, [pc, #40]	@ (80014b0 <SysTick_Config+0x40>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148e:	210f      	movs	r1, #15
 8001490:	f04f 30ff 	mov.w	r0, #4294967295
 8001494:	f7ff ff8e 	bl	80013b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <SysTick_Config+0x40>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149e:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <SysTick_Config+0x40>)
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff29 	bl	8001314 <__NVIC_SetPriorityGrouping>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014dc:	f7ff ff3e 	bl	800135c <__NVIC_GetPriorityGrouping>
 80014e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	68b9      	ldr	r1, [r7, #8]
 80014e6:	6978      	ldr	r0, [r7, #20]
 80014e8:	f7ff ff8e 	bl	8001408 <NVIC_EncodePriority>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff5d 	bl	80013b4 <__NVIC_SetPriority>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff31 	bl	8001378 <__NVIC_EnableIRQ>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffa2 	bl	8001470 <SysTick_Config>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d004      	beq.n	8001554 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2280      	movs	r2, #128	@ 0x80
 800154e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e00c      	b.n	800156e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2205      	movs	r2, #5
 8001558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0201 	bic.w	r2, r2, #1
 800156a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800157c:	b480      	push	{r7}
 800157e:	b089      	sub	sp, #36	@ 0x24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800158e:	2300      	movs	r3, #0
 8001590:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
 8001596:	e177      	b.n	8001888 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001598:	2201      	movs	r2, #1
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	f040 8166 	bne.w	8001882 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d005      	beq.n	80015ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d130      	bne.n	8001630 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	2203      	movs	r2, #3
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43db      	mvns	r3, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4013      	ands	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001604:	2201      	movs	r2, #1
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4013      	ands	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	091b      	lsrs	r3, r3, #4
 800161a:	f003 0201 	and.w	r2, r3, #1
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	2b03      	cmp	r3, #3
 800163a:	d017      	beq.n	800166c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2203      	movs	r2, #3
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0303 	and.w	r3, r3, #3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d123      	bne.n	80016c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	08da      	lsrs	r2, r3, #3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3208      	adds	r2, #8
 8001680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	220f      	movs	r2, #15
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4013      	ands	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	08da      	lsrs	r2, r3, #3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3208      	adds	r2, #8
 80016ba:	69b9      	ldr	r1, [r7, #24]
 80016bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	2203      	movs	r2, #3
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4013      	ands	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 0203 	and.w	r2, r3, #3
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 80c0 	beq.w	8001882 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	4b66      	ldr	r3, [pc, #408]	@ (80018a0 <HAL_GPIO_Init+0x324>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170a:	4a65      	ldr	r2, [pc, #404]	@ (80018a0 <HAL_GPIO_Init+0x324>)
 800170c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001710:	6453      	str	r3, [r2, #68]	@ 0x44
 8001712:	4b63      	ldr	r3, [pc, #396]	@ (80018a0 <HAL_GPIO_Init+0x324>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800171e:	4a61      	ldr	r2, [pc, #388]	@ (80018a4 <HAL_GPIO_Init+0x328>)
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	089b      	lsrs	r3, r3, #2
 8001724:	3302      	adds	r3, #2
 8001726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	220f      	movs	r2, #15
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a58      	ldr	r2, [pc, #352]	@ (80018a8 <HAL_GPIO_Init+0x32c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d037      	beq.n	80017ba <HAL_GPIO_Init+0x23e>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a57      	ldr	r2, [pc, #348]	@ (80018ac <HAL_GPIO_Init+0x330>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d031      	beq.n	80017b6 <HAL_GPIO_Init+0x23a>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a56      	ldr	r2, [pc, #344]	@ (80018b0 <HAL_GPIO_Init+0x334>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d02b      	beq.n	80017b2 <HAL_GPIO_Init+0x236>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a55      	ldr	r2, [pc, #340]	@ (80018b4 <HAL_GPIO_Init+0x338>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d025      	beq.n	80017ae <HAL_GPIO_Init+0x232>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a54      	ldr	r2, [pc, #336]	@ (80018b8 <HAL_GPIO_Init+0x33c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d01f      	beq.n	80017aa <HAL_GPIO_Init+0x22e>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a53      	ldr	r2, [pc, #332]	@ (80018bc <HAL_GPIO_Init+0x340>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d019      	beq.n	80017a6 <HAL_GPIO_Init+0x22a>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a52      	ldr	r2, [pc, #328]	@ (80018c0 <HAL_GPIO_Init+0x344>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d013      	beq.n	80017a2 <HAL_GPIO_Init+0x226>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a51      	ldr	r2, [pc, #324]	@ (80018c4 <HAL_GPIO_Init+0x348>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d00d      	beq.n	800179e <HAL_GPIO_Init+0x222>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a50      	ldr	r2, [pc, #320]	@ (80018c8 <HAL_GPIO_Init+0x34c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d007      	beq.n	800179a <HAL_GPIO_Init+0x21e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a4f      	ldr	r2, [pc, #316]	@ (80018cc <HAL_GPIO_Init+0x350>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d101      	bne.n	8001796 <HAL_GPIO_Init+0x21a>
 8001792:	2309      	movs	r3, #9
 8001794:	e012      	b.n	80017bc <HAL_GPIO_Init+0x240>
 8001796:	230a      	movs	r3, #10
 8001798:	e010      	b.n	80017bc <HAL_GPIO_Init+0x240>
 800179a:	2308      	movs	r3, #8
 800179c:	e00e      	b.n	80017bc <HAL_GPIO_Init+0x240>
 800179e:	2307      	movs	r3, #7
 80017a0:	e00c      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017a2:	2306      	movs	r3, #6
 80017a4:	e00a      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017a6:	2305      	movs	r3, #5
 80017a8:	e008      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017aa:	2304      	movs	r3, #4
 80017ac:	e006      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017ae:	2303      	movs	r3, #3
 80017b0:	e004      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017b2:	2302      	movs	r3, #2
 80017b4:	e002      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <HAL_GPIO_Init+0x240>
 80017ba:	2300      	movs	r3, #0
 80017bc:	69fa      	ldr	r2, [r7, #28]
 80017be:	f002 0203 	and.w	r2, r2, #3
 80017c2:	0092      	lsls	r2, r2, #2
 80017c4:	4093      	lsls	r3, r2
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017cc:	4935      	ldr	r1, [pc, #212]	@ (80018a4 <HAL_GPIO_Init+0x328>)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	089b      	lsrs	r3, r3, #2
 80017d2:	3302      	adds	r3, #2
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017da:	4b3d      	ldr	r3, [pc, #244]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	43db      	mvns	r3, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4013      	ands	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017fe:	4a34      	ldr	r2, [pc, #208]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001804:	4b32      	ldr	r3, [pc, #200]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4313      	orrs	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001828:	4a29      	ldr	r2, [pc, #164]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800182e:	4b28      	ldr	r3, [pc, #160]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001852:	4a1f      	ldr	r2, [pc, #124]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001858:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800187c:	4a14      	ldr	r2, [pc, #80]	@ (80018d0 <HAL_GPIO_Init+0x354>)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3301      	adds	r3, #1
 8001886:	61fb      	str	r3, [r7, #28]
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	2b0f      	cmp	r3, #15
 800188c:	f67f ae84 	bls.w	8001598 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001890:	bf00      	nop
 8001892:	bf00      	nop
 8001894:	3724      	adds	r7, #36	@ 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40013800 	.word	0x40013800
 80018a8:	40020000 	.word	0x40020000
 80018ac:	40020400 	.word	0x40020400
 80018b0:	40020800 	.word	0x40020800
 80018b4:	40020c00 	.word	0x40020c00
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40021400 	.word	0x40021400
 80018c0:	40021800 	.word	0x40021800
 80018c4:	40021c00 	.word	0x40021c00
 80018c8:	40022000 	.word	0x40022000
 80018cc:	40022400 	.word	0x40022400
 80018d0:	40013c00 	.word	0x40013c00

080018d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	691a      	ldr	r2, [r3, #16]
 80018e4:	887b      	ldrh	r3, [r7, #2]
 80018e6:	4013      	ands	r3, r2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018ec:	2301      	movs	r3, #1
 80018ee:	73fb      	strb	r3, [r7, #15]
 80018f0:	e001      	b.n	80018f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018f2:	2300      	movs	r3, #0
 80018f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	807b      	strh	r3, [r7, #2]
 8001910:	4613      	mov	r3, r2
 8001912:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001914:	787b      	ldrb	r3, [r7, #1]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800191a:	887a      	ldrh	r2, [r7, #2]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001920:	e003      	b.n	800192a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001922:	887b      	ldrh	r3, [r7, #2]
 8001924:	041a      	lsls	r2, r3, #16
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	619a      	str	r2, [r3, #24]
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001942:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001944:	695a      	ldr	r2, [r3, #20]
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	4013      	ands	r3, r2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d006      	beq.n	800195c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001950:	88fb      	ldrh	r3, [r7, #6]
 8001952:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff f9c8 	bl	8000cec <HAL_GPIO_EXTI_Callback>
  }
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40013c00 	.word	0x40013c00

08001968 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e267      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d075      	beq.n	8001a72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001986:	4b88      	ldr	r3, [pc, #544]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b04      	cmp	r3, #4
 8001990:	d00c      	beq.n	80019ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001992:	4b85      	ldr	r3, [pc, #532]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800199a:	2b08      	cmp	r3, #8
 800199c:	d112      	bne.n	80019c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800199e:	4b82      	ldr	r3, [pc, #520]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019aa:	d10b      	bne.n	80019c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ac:	4b7e      	ldr	r3, [pc, #504]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d05b      	beq.n	8001a70 <HAL_RCC_OscConfig+0x108>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d157      	bne.n	8001a70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e242      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019cc:	d106      	bne.n	80019dc <HAL_RCC_OscConfig+0x74>
 80019ce:	4b76      	ldr	r3, [pc, #472]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a75      	ldr	r2, [pc, #468]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019d8:	6013      	str	r3, [r2, #0]
 80019da:	e01d      	b.n	8001a18 <HAL_RCC_OscConfig+0xb0>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019e4:	d10c      	bne.n	8001a00 <HAL_RCC_OscConfig+0x98>
 80019e6:	4b70      	ldr	r3, [pc, #448]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a6f      	ldr	r2, [pc, #444]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	4b6d      	ldr	r3, [pc, #436]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a6c      	ldr	r2, [pc, #432]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 80019f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e00b      	b.n	8001a18 <HAL_RCC_OscConfig+0xb0>
 8001a00:	4b69      	ldr	r3, [pc, #420]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a68      	ldr	r2, [pc, #416]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b66      	ldr	r3, [pc, #408]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a65      	ldr	r2, [pc, #404]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d013      	beq.n	8001a48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a20:	f7ff fc48 	bl	80012b4 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a28:	f7ff fc44 	bl	80012b4 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b64      	cmp	r3, #100	@ 0x64
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e207      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0xc0>
 8001a46:	e014      	b.n	8001a72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a48:	f7ff fc34 	bl	80012b4 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff fc30 	bl	80012b4 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b64      	cmp	r3, #100	@ 0x64
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e1f3      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a62:	4b51      	ldr	r3, [pc, #324]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f0      	bne.n	8001a50 <HAL_RCC_OscConfig+0xe8>
 8001a6e:	e000      	b.n	8001a72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d063      	beq.n	8001b46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 030c 	and.w	r3, r3, #12
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00b      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a8a:	4b47      	ldr	r3, [pc, #284]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	d11c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a96:	4b44      	ldr	r3, [pc, #272]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d116      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa2:	4b41      	ldr	r3, [pc, #260]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d005      	beq.n	8001aba <HAL_RCC_OscConfig+0x152>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d001      	beq.n	8001aba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e1c7      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aba:	4b3b      	ldr	r3, [pc, #236]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	4937      	ldr	r1, [pc, #220]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ace:	e03a      	b.n	8001b46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d020      	beq.n	8001b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad8:	4b34      	ldr	r3, [pc, #208]	@ (8001bac <HAL_RCC_OscConfig+0x244>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ade:	f7ff fbe9 	bl	80012b4 <HAL_GetTick>
 8001ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae6:	f7ff fbe5 	bl	80012b4 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e1a8      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af8:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d0f0      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b04:	4b28      	ldr	r3, [pc, #160]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	4925      	ldr	r1, [pc, #148]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001b14:	4313      	orrs	r3, r2
 8001b16:	600b      	str	r3, [r1, #0]
 8001b18:	e015      	b.n	8001b46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b1a:	4b24      	ldr	r3, [pc, #144]	@ (8001bac <HAL_RCC_OscConfig+0x244>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff fbc8 	bl	80012b4 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b28:	f7ff fbc4 	bl	80012b4 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e187      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d036      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d016      	beq.n	8001b88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b5a:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_RCC_OscConfig+0x248>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b60:	f7ff fba8 	bl	80012b4 <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b68:	f7ff fba4 	bl	80012b4 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e167      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0f0      	beq.n	8001b68 <HAL_RCC_OscConfig+0x200>
 8001b86:	e01b      	b.n	8001bc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <HAL_RCC_OscConfig+0x248>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8e:	f7ff fb91 	bl	80012b4 <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b94:	e00e      	b.n	8001bb4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b96:	f7ff fb8d 	bl	80012b4 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d907      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e150      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	42470000 	.word	0x42470000
 8001bb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb4:	4b88      	ldr	r3, [pc, #544]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1ea      	bne.n	8001b96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 8097 	beq.w	8001cfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd2:	4b81      	ldr	r3, [pc, #516]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10f      	bne.n	8001bfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	4b7d      	ldr	r3, [pc, #500]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	4a7c      	ldr	r2, [pc, #496]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bee:	4b7a      	ldr	r3, [pc, #488]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	4b77      	ldr	r3, [pc, #476]	@ (8001ddc <HAL_RCC_OscConfig+0x474>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d118      	bne.n	8001c3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c0a:	4b74      	ldr	r3, [pc, #464]	@ (8001ddc <HAL_RCC_OscConfig+0x474>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a73      	ldr	r2, [pc, #460]	@ (8001ddc <HAL_RCC_OscConfig+0x474>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c16:	f7ff fb4d 	bl	80012b4 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1e:	f7ff fb49 	bl	80012b4 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e10c      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c30:	4b6a      	ldr	r3, [pc, #424]	@ (8001ddc <HAL_RCC_OscConfig+0x474>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d106      	bne.n	8001c52 <HAL_RCC_OscConfig+0x2ea>
 8001c44:	4b64      	ldr	r3, [pc, #400]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c48:	4a63      	ldr	r2, [pc, #396]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c50:	e01c      	b.n	8001c8c <HAL_RCC_OscConfig+0x324>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d10c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x30c>
 8001c5a:	4b5f      	ldr	r3, [pc, #380]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c5e:	4a5e      	ldr	r2, [pc, #376]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c60:	f043 0304 	orr.w	r3, r3, #4
 8001c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c66:	4b5c      	ldr	r3, [pc, #368]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6a:	4a5b      	ldr	r2, [pc, #364]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c72:	e00b      	b.n	8001c8c <HAL_RCC_OscConfig+0x324>
 8001c74:	4b58      	ldr	r3, [pc, #352]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c78:	4a57      	ldr	r2, [pc, #348]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c7a:	f023 0301 	bic.w	r3, r3, #1
 8001c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c80:	4b55      	ldr	r3, [pc, #340]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c84:	4a54      	ldr	r2, [pc, #336]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001c86:	f023 0304 	bic.w	r3, r3, #4
 8001c8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d015      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c94:	f7ff fb0e 	bl	80012b4 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9a:	e00a      	b.n	8001cb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c9c:	f7ff fb0a 	bl	80012b4 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e0cb      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb2:	4b49      	ldr	r3, [pc, #292]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0ee      	beq.n	8001c9c <HAL_RCC_OscConfig+0x334>
 8001cbe:	e014      	b.n	8001cea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc0:	f7ff faf8 	bl	80012b4 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc6:	e00a      	b.n	8001cde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc8:	f7ff faf4 	bl	80012b4 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e0b5      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cde:	4b3e      	ldr	r3, [pc, #248]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1ee      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cea:	7dfb      	ldrb	r3, [r7, #23]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d105      	bne.n	8001cfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf0:	4b39      	ldr	r3, [pc, #228]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	4a38      	ldr	r2, [pc, #224]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001cf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f000 80a1 	beq.w	8001e48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d06:	4b34      	ldr	r3, [pc, #208]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b08      	cmp	r3, #8
 8001d10:	d05c      	beq.n	8001dcc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d141      	bne.n	8001d9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d1a:	4b31      	ldr	r3, [pc, #196]	@ (8001de0 <HAL_RCC_OscConfig+0x478>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d20:	f7ff fac8 	bl	80012b4 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d28:	f7ff fac4 	bl	80012b4 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e087      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3a:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69da      	ldr	r2, [r3, #28]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a1b      	ldr	r3, [r3, #32]
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	019b      	lsls	r3, r3, #6
 8001d56:	431a      	orrs	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5c:	085b      	lsrs	r3, r3, #1
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	041b      	lsls	r3, r3, #16
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d68:	061b      	lsls	r3, r3, #24
 8001d6a:	491b      	ldr	r1, [pc, #108]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d70:	4b1b      	ldr	r3, [pc, #108]	@ (8001de0 <HAL_RCC_OscConfig+0x478>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d76:	f7ff fa9d 	bl	80012b4 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7e:	f7ff fa99 	bl	80012b4 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e05c      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x416>
 8001d9c:	e054      	b.n	8001e48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <HAL_RCC_OscConfig+0x478>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da4:	f7ff fa86 	bl	80012b4 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dac:	f7ff fa82 	bl	80012b4 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e045      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_RCC_OscConfig+0x470>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x444>
 8001dca:	e03d      	b.n	8001e48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d107      	bne.n	8001de4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e038      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001de4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <HAL_RCC_OscConfig+0x4ec>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d028      	beq.n	8001e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d121      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d11a      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e14:	4013      	ands	r3, r2
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d111      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2a:	085b      	lsrs	r3, r3, #1
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d107      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e000      	b.n	8001e4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800

08001e58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d101      	bne.n	8001e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0cc      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e6c:	4b68      	ldr	r3, [pc, #416]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d90c      	bls.n	8001e94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7a:	4b65      	ldr	r3, [pc, #404]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e82:	4b63      	ldr	r3, [pc, #396]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d001      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e0b8      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d020      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d005      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eac:	4b59      	ldr	r3, [pc, #356]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4a58      	ldr	r2, [pc, #352]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001eb6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ec4:	4b53      	ldr	r3, [pc, #332]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	4a52      	ldr	r2, [pc, #328]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001eca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ece:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed0:	4b50      	ldr	r3, [pc, #320]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	494d      	ldr	r1, [pc, #308]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d044      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d107      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef6:	4b47      	ldr	r3, [pc, #284]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d119      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e07f      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d003      	beq.n	8001f16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f12:	2b03      	cmp	r3, #3
 8001f14:	d107      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f16:	4b3f      	ldr	r3, [pc, #252]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d109      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e06f      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f26:	4b3b      	ldr	r3, [pc, #236]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e067      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f36:	4b37      	ldr	r3, [pc, #220]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f023 0203 	bic.w	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	4934      	ldr	r1, [pc, #208]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f48:	f7ff f9b4 	bl	80012b4 <HAL_GetTick>
 8001f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4e:	e00a      	b.n	8001f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f50:	f7ff f9b0 	bl	80012b4 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e04f      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	4b2b      	ldr	r3, [pc, #172]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 020c 	and.w	r2, r3, #12
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1eb      	bne.n	8001f50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f78:	4b25      	ldr	r3, [pc, #148]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 030f 	and.w	r3, r3, #15
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d20c      	bcs.n	8001fa0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b22      	ldr	r3, [pc, #136]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8e:	4b20      	ldr	r3, [pc, #128]	@ (8002010 <HAL_RCC_ClockConfig+0x1b8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d001      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e032      	b.n	8002006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d008      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fac:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4916      	ldr	r1, [pc, #88]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d009      	beq.n	8001fde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fca:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	490e      	ldr	r1, [pc, #56]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fde:	f000 f821 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	091b      	lsrs	r3, r3, #4
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	490a      	ldr	r1, [pc, #40]	@ (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	5ccb      	ldrb	r3, [r1, r3]
 8001ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff6:	4a09      	ldr	r2, [pc, #36]	@ (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <HAL_RCC_ClockConfig+0x1c8>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff f914 	bl	800122c <HAL_InitTick>

  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023c00 	.word	0x40023c00
 8002014:	40023800 	.word	0x40023800
 8002018:	08007528 	.word	0x08007528
 800201c:	200000b8 	.word	0x200000b8
 8002020:	200000bc 	.word	0x200000bc

08002024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002028:	b094      	sub	sp, #80	@ 0x50
 800202a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800202c:	2300      	movs	r3, #0
 800202e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800203c:	4b79      	ldr	r3, [pc, #484]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 030c 	and.w	r3, r3, #12
 8002044:	2b08      	cmp	r3, #8
 8002046:	d00d      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x40>
 8002048:	2b08      	cmp	r3, #8
 800204a:	f200 80e1 	bhi.w	8002210 <HAL_RCC_GetSysClockFreq+0x1ec>
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <HAL_RCC_GetSysClockFreq+0x34>
 8002052:	2b04      	cmp	r3, #4
 8002054:	d003      	beq.n	800205e <HAL_RCC_GetSysClockFreq+0x3a>
 8002056:	e0db      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002058:	4b73      	ldr	r3, [pc, #460]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x204>)
 800205a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800205c:	e0db      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800205e:	4b73      	ldr	r3, [pc, #460]	@ (800222c <HAL_RCC_GetSysClockFreq+0x208>)
 8002060:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002062:	e0d8      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002064:	4b6f      	ldr	r3, [pc, #444]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800206c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800206e:	4b6d      	ldr	r3, [pc, #436]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d063      	beq.n	8002142 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800207a:	4b6a      	ldr	r3, [pc, #424]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	099b      	lsrs	r3, r3, #6
 8002080:	2200      	movs	r2, #0
 8002082:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002084:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800208c:	633b      	str	r3, [r7, #48]	@ 0x30
 800208e:	2300      	movs	r3, #0
 8002090:	637b      	str	r3, [r7, #52]	@ 0x34
 8002092:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002096:	4622      	mov	r2, r4
 8002098:	462b      	mov	r3, r5
 800209a:	f04f 0000 	mov.w	r0, #0
 800209e:	f04f 0100 	mov.w	r1, #0
 80020a2:	0159      	lsls	r1, r3, #5
 80020a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020a8:	0150      	lsls	r0, r2, #5
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4621      	mov	r1, r4
 80020b0:	1a51      	subs	r1, r2, r1
 80020b2:	6139      	str	r1, [r7, #16]
 80020b4:	4629      	mov	r1, r5
 80020b6:	eb63 0301 	sbc.w	r3, r3, r1
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020c8:	4659      	mov	r1, fp
 80020ca:	018b      	lsls	r3, r1, #6
 80020cc:	4651      	mov	r1, sl
 80020ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020d2:	4651      	mov	r1, sl
 80020d4:	018a      	lsls	r2, r1, #6
 80020d6:	4651      	mov	r1, sl
 80020d8:	ebb2 0801 	subs.w	r8, r2, r1
 80020dc:	4659      	mov	r1, fp
 80020de:	eb63 0901 	sbc.w	r9, r3, r1
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020f6:	4690      	mov	r8, r2
 80020f8:	4699      	mov	r9, r3
 80020fa:	4623      	mov	r3, r4
 80020fc:	eb18 0303 	adds.w	r3, r8, r3
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	462b      	mov	r3, r5
 8002104:	eb49 0303 	adc.w	r3, r9, r3
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	f04f 0200 	mov.w	r2, #0
 800210e:	f04f 0300 	mov.w	r3, #0
 8002112:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002116:	4629      	mov	r1, r5
 8002118:	024b      	lsls	r3, r1, #9
 800211a:	4621      	mov	r1, r4
 800211c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002120:	4621      	mov	r1, r4
 8002122:	024a      	lsls	r2, r1, #9
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800212a:	2200      	movs	r2, #0
 800212c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800212e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002130:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002134:	f7fe f904 	bl	8000340 <__aeabi_uldivmod>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4613      	mov	r3, r2
 800213e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002140:	e058      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	099b      	lsrs	r3, r3, #6
 8002148:	2200      	movs	r2, #0
 800214a:	4618      	mov	r0, r3
 800214c:	4611      	mov	r1, r2
 800214e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002152:	623b      	str	r3, [r7, #32]
 8002154:	2300      	movs	r3, #0
 8002156:	627b      	str	r3, [r7, #36]	@ 0x24
 8002158:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800215c:	4642      	mov	r2, r8
 800215e:	464b      	mov	r3, r9
 8002160:	f04f 0000 	mov.w	r0, #0
 8002164:	f04f 0100 	mov.w	r1, #0
 8002168:	0159      	lsls	r1, r3, #5
 800216a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800216e:	0150      	lsls	r0, r2, #5
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4641      	mov	r1, r8
 8002176:	ebb2 0a01 	subs.w	sl, r2, r1
 800217a:	4649      	mov	r1, r9
 800217c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800218c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002190:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002194:	ebb2 040a 	subs.w	r4, r2, sl
 8002198:	eb63 050b 	sbc.w	r5, r3, fp
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	00eb      	lsls	r3, r5, #3
 80021a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021aa:	00e2      	lsls	r2, r4, #3
 80021ac:	4614      	mov	r4, r2
 80021ae:	461d      	mov	r5, r3
 80021b0:	4643      	mov	r3, r8
 80021b2:	18e3      	adds	r3, r4, r3
 80021b4:	603b      	str	r3, [r7, #0]
 80021b6:	464b      	mov	r3, r9
 80021b8:	eb45 0303 	adc.w	r3, r5, r3
 80021bc:	607b      	str	r3, [r7, #4]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f04f 0300 	mov.w	r3, #0
 80021c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ca:	4629      	mov	r1, r5
 80021cc:	028b      	lsls	r3, r1, #10
 80021ce:	4621      	mov	r1, r4
 80021d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021d4:	4621      	mov	r1, r4
 80021d6:	028a      	lsls	r2, r1, #10
 80021d8:	4610      	mov	r0, r2
 80021da:	4619      	mov	r1, r3
 80021dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021de:	2200      	movs	r2, #0
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	61fa      	str	r2, [r7, #28]
 80021e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021e8:	f7fe f8aa 	bl	8000340 <__aeabi_uldivmod>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4613      	mov	r3, r2
 80021f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80021f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x200>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	0c1b      	lsrs	r3, r3, #16
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	3301      	adds	r3, #1
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002204:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800220e:	e002      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x204>)
 8002212:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002218:	4618      	mov	r0, r3
 800221a:	3750      	adds	r7, #80	@ 0x50
 800221c:	46bd      	mov	sp, r7
 800221e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	00f42400 	.word	0x00f42400
 800222c:	007a1200 	.word	0x007a1200

08002230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002234:	4b03      	ldr	r3, [pc, #12]	@ (8002244 <HAL_RCC_GetHCLKFreq+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	200000b8 	.word	0x200000b8

08002248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800224c:	f7ff fff0 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002250:	4602      	mov	r2, r0
 8002252:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	0a9b      	lsrs	r3, r3, #10
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	4903      	ldr	r1, [pc, #12]	@ (800226c <HAL_RCC_GetPCLK1Freq+0x24>)
 800225e:	5ccb      	ldrb	r3, [r1, r3]
 8002260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002264:	4618      	mov	r0, r3
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40023800 	.word	0x40023800
 800226c:	08007538 	.word	0x08007538

08002270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002274:	f7ff ffdc 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002278:	4602      	mov	r2, r0
 800227a:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	0b5b      	lsrs	r3, r3, #13
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	4903      	ldr	r1, [pc, #12]	@ (8002294 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002286:	5ccb      	ldrb	r3, [r1, r3]
 8002288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800228c:	4618      	mov	r0, r3
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40023800 	.word	0x40023800
 8002294:	08007538 	.word	0x08007538

08002298 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e01c      	b.n	80022e4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	795b      	ldrb	r3, [r3, #5]
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d105      	bne.n	80022c0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe fd68 	bl	8000d90 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 0204 	orr.w	r2, r2, #4
 80022d4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	791b      	ldrb	r3, [r3, #4]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d101      	bne.n	8002306 <HAL_RNG_GenerateRandomNumber+0x1a>
 8002302:	2302      	movs	r3, #2
 8002304:	e044      	b.n	8002390 <HAL_RNG_GenerateRandomNumber+0xa4>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	795b      	ldrb	r3, [r3, #5]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b01      	cmp	r3, #1
 8002314:	d133      	bne.n	800237e <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2202      	movs	r2, #2
 800231a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800231c:	f7fe ffca 	bl	80012b4 <HAL_GetTick>
 8002320:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002322:	e018      	b.n	8002356 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002324:	f7fe ffc6 	bl	80012b4 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d911      	bls.n	8002356 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b01      	cmp	r3, #1
 800233e:	d00a      	beq.n	8002356 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2202      	movs	r2, #2
 800234a:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e01c      	b.n	8002390 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d1df      	bne.n	8002324 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	715a      	strb	r2, [r3, #5]
 800237c:	e004      	b.n	8002388 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2204      	movs	r2, #4
 8002382:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	711a      	strb	r2, [r3, #4]

  return status;
 800238e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e07b      	b.n	80024a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d108      	bne.n	80023c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023ba:	d009      	beq.n	80023d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	61da      	str	r2, [r3, #28]
 80023c2:	e005      	b.n	80023d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7fe fcf2 	bl	8000dd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002406:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	431a      	orrs	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002454:	ea42 0103 	orr.w	r1, r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	0c1b      	lsrs	r3, r3, #16
 800246e:	f003 0104 	and.w	r1, r3, #4
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	f003 0210 	and.w	r2, r3, #16
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	430a      	orrs	r2, r1
 8002480:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	69da      	ldr	r2, [r3, #28]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002490:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b088      	sub	sp, #32
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	603b      	str	r3, [r7, #0]
 80024b6:	4613      	mov	r3, r2
 80024b8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024ba:	f7fe fefb 	bl	80012b4 <HAL_GetTick>
 80024be:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d001      	beq.n	80024d4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80024d0:	2302      	movs	r3, #2
 80024d2:	e12a      	b.n	800272a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_SPI_Transmit+0x36>
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e122      	b.n	800272a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d101      	bne.n	80024f2 <HAL_SPI_Transmit+0x48>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e11b      	b.n	800272a <HAL_SPI_Transmit+0x280>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2203      	movs	r2, #3
 80024fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	88fa      	ldrh	r2, [r7, #6]
 8002512:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	88fa      	ldrh	r2, [r7, #6]
 8002518:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2200      	movs	r2, #0
 8002524:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002540:	d10f      	bne.n	8002562 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002550:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002560:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800256c:	2b40      	cmp	r3, #64	@ 0x40
 800256e:	d007      	beq.n	8002580 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800257e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002588:	d152      	bne.n	8002630 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <HAL_SPI_Transmit+0xee>
 8002592:	8b7b      	ldrh	r3, [r7, #26]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d145      	bne.n	8002624 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259c:	881a      	ldrh	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a8:	1c9a      	adds	r2, r3, #2
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80025bc:	e032      	b.n	8002624 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d112      	bne.n	80025f2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	881a      	ldrh	r2, [r3, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	1c9a      	adds	r2, r3, #2
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025f0:	e018      	b.n	8002624 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025f2:	f7fe fe5f 	bl	80012b4 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d803      	bhi.n	800260a <HAL_SPI_Transmit+0x160>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002608:	d102      	bne.n	8002610 <HAL_SPI_Transmit+0x166>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d109      	bne.n	8002624 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e082      	b.n	800272a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1c7      	bne.n	80025be <HAL_SPI_Transmit+0x114>
 800262e:	e053      	b.n	80026d8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <HAL_SPI_Transmit+0x194>
 8002638:	8b7b      	ldrh	r3, [r7, #26]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d147      	bne.n	80026ce <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	330c      	adds	r3, #12
 8002648:	7812      	ldrb	r2, [r2, #0]
 800264a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002664:	e033      	b.n	80026ce <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b02      	cmp	r3, #2
 8002672:	d113      	bne.n	800269c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	330c      	adds	r3, #12
 800267e:	7812      	ldrb	r2, [r2, #0]
 8002680:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	1c5a      	adds	r2, r3, #1
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002690:	b29b      	uxth	r3, r3
 8002692:	3b01      	subs	r3, #1
 8002694:	b29a      	uxth	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	86da      	strh	r2, [r3, #54]	@ 0x36
 800269a:	e018      	b.n	80026ce <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800269c:	f7fe fe0a 	bl	80012b4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d803      	bhi.n	80026b4 <HAL_SPI_Transmit+0x20a>
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b2:	d102      	bne.n	80026ba <HAL_SPI_Transmit+0x210>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d109      	bne.n	80026ce <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e02d      	b.n	800272a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1c6      	bne.n	8002666 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	6839      	ldr	r1, [r7, #0]
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 fcf7 	bl	80030d0 <SPI_EndRxTxTransaction>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d002      	beq.n	80026ee <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2220      	movs	r2, #32
 80026ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10a      	bne.n	800270c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002728:	2300      	movs	r3, #0
  }
}
 800272a:	4618      	mov	r0, r3
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b088      	sub	sp, #32
 8002736:	af02      	add	r7, sp, #8
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	603b      	str	r3, [r7, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d001      	beq.n	8002752 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800274e:	2302      	movs	r3, #2
 8002750:	e104      	b.n	800295c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <HAL_SPI_Receive+0x2c>
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e0fc      	b.n	800295c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800276a:	d112      	bne.n	8002792 <HAL_SPI_Receive+0x60>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10e      	bne.n	8002792 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2204      	movs	r2, #4
 8002778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800277c:	88fa      	ldrh	r2, [r7, #6]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	4613      	mov	r3, r2
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	68b9      	ldr	r1, [r7, #8]
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f8eb 	bl	8002964 <HAL_SPI_TransmitReceive>
 800278e:	4603      	mov	r3, r0
 8002790:	e0e4      	b.n	800295c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002792:	f7fe fd8f 	bl	80012b4 <HAL_GetTick>
 8002796:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_SPI_Receive+0x74>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e0da      	b.n	800295c <HAL_SPI_Receive+0x22a>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2204      	movs	r2, #4
 80027b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	88fa      	ldrh	r2, [r7, #6]
 80027c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	88fa      	ldrh	r2, [r7, #6]
 80027cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027f4:	d10f      	bne.n	8002816 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002804:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002820:	2b40      	cmp	r3, #64	@ 0x40
 8002822:	d007      	beq.n	8002834 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002832:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d170      	bne.n	800291e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800283c:	e035      	b.n	80028aa <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	2b01      	cmp	r3, #1
 800284a:	d115      	bne.n	8002878 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f103 020c 	add.w	r2, r3, #12
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002858:	7812      	ldrb	r2, [r2, #0]
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800286c:	b29b      	uxth	r3, r3
 800286e:	3b01      	subs	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002876:	e018      	b.n	80028aa <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002878:	f7fe fd1c 	bl	80012b4 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d803      	bhi.n	8002890 <HAL_SPI_Receive+0x15e>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800288e:	d102      	bne.n	8002896 <HAL_SPI_Receive+0x164>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d109      	bne.n	80028aa <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e058      	b.n	800295c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1c4      	bne.n	800283e <HAL_SPI_Receive+0x10c>
 80028b4:	e038      	b.n	8002928 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d113      	bne.n	80028ec <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ce:	b292      	uxth	r2, r2
 80028d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d6:	1c9a      	adds	r2, r3, #2
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80028ea:	e018      	b.n	800291e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028ec:	f7fe fce2 	bl	80012b4 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d803      	bhi.n	8002904 <HAL_SPI_Receive+0x1d2>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002902:	d102      	bne.n	800290a <HAL_SPI_Receive+0x1d8>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e01e      	b.n	800295c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1c6      	bne.n	80028b6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	6839      	ldr	r1, [r7, #0]
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f000 fb69 	bl	8003004 <SPI_EndRxTransaction>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2220      	movs	r2, #32
 800293c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800295a:	2300      	movs	r3, #0
  }
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08a      	sub	sp, #40	@ 0x28
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002972:	2301      	movs	r3, #1
 8002974:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002976:	f7fe fc9d 	bl	80012b4 <HAL_GetTick>
 800297a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002982:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800298a:	887b      	ldrh	r3, [r7, #2]
 800298c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800298e:	7ffb      	ldrb	r3, [r7, #31]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d00c      	beq.n	80029ae <HAL_SPI_TransmitReceive+0x4a>
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800299a:	d106      	bne.n	80029aa <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d102      	bne.n	80029aa <HAL_SPI_TransmitReceive+0x46>
 80029a4:	7ffb      	ldrb	r3, [r7, #31]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d001      	beq.n	80029ae <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80029aa:	2302      	movs	r3, #2
 80029ac:	e17f      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_SPI_TransmitReceive+0x5c>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <HAL_SPI_TransmitReceive+0x5c>
 80029ba:	887b      	ldrh	r3, [r7, #2]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e174      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_SPI_TransmitReceive+0x6e>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e16d      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d003      	beq.n	80029ee <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2205      	movs	r2, #5
 80029ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	887a      	ldrh	r2, [r7, #2]
 80029fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	887a      	ldrh	r2, [r7, #2]
 8002a04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	887a      	ldrh	r2, [r7, #2]
 8002a10:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	887a      	ldrh	r2, [r7, #2]
 8002a16:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a2e:	2b40      	cmp	r3, #64	@ 0x40
 8002a30:	d007      	beq.n	8002a42 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a4a:	d17e      	bne.n	8002b4a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <HAL_SPI_TransmitReceive+0xf6>
 8002a54:	8afb      	ldrh	r3, [r7, #22]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d16c      	bne.n	8002b34 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	881a      	ldrh	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6a:	1c9a      	adds	r2, r3, #2
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a7e:	e059      	b.n	8002b34 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d11b      	bne.n	8002ac6 <HAL_SPI_TransmitReceive+0x162>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d016      	beq.n	8002ac6 <HAL_SPI_TransmitReceive+0x162>
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d113      	bne.n	8002ac6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa2:	881a      	ldrh	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	1c9a      	adds	r2, r3, #2
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	3b01      	subs	r3, #1
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d119      	bne.n	8002b08 <HAL_SPI_TransmitReceive+0x1a4>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d014      	beq.n	8002b08 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae8:	b292      	uxth	r2, r2
 8002aea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af0:	1c9a      	adds	r2, r3, #2
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b04:	2301      	movs	r3, #1
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b08:	f7fe fbd4 	bl	80012b4 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d80d      	bhi.n	8002b34 <HAL_SPI_TransmitReceive+0x1d0>
 8002b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1e:	d009      	beq.n	8002b34 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e0bc      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1a0      	bne.n	8002a80 <HAL_SPI_TransmitReceive+0x11c>
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d19b      	bne.n	8002a80 <HAL_SPI_TransmitReceive+0x11c>
 8002b48:	e082      	b.n	8002c50 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <HAL_SPI_TransmitReceive+0x1f4>
 8002b52:	8afb      	ldrh	r3, [r7, #22]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d171      	bne.n	8002c3c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	330c      	adds	r3, #12
 8002b62:	7812      	ldrb	r2, [r2, #0]
 8002b64:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b7e:	e05d      	b.n	8002c3c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d11c      	bne.n	8002bc8 <HAL_SPI_TransmitReceive+0x264>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d017      	beq.n	8002bc8 <HAL_SPI_TransmitReceive+0x264>
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d114      	bne.n	8002bc8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	330c      	adds	r3, #12
 8002ba8:	7812      	ldrb	r2, [r2, #0]
 8002baa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb0:	1c5a      	adds	r2, r3, #1
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d119      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0x2a6>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d014      	beq.n	8002c0a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c06:	2301      	movs	r3, #1
 8002c08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c0a:	f7fe fb53 	bl	80012b4 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d803      	bhi.n	8002c22 <HAL_SPI_TransmitReceive+0x2be>
 8002c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d102      	bne.n	8002c28 <HAL_SPI_TransmitReceive+0x2c4>
 8002c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d109      	bne.n	8002c3c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e038      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d19c      	bne.n	8002b80 <HAL_SPI_TransmitReceive+0x21c>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d197      	bne.n	8002b80 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c50:	6a3a      	ldr	r2, [r7, #32]
 8002c52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 fa3b 	bl	80030d0 <SPI_EndRxTxTransaction>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e01d      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002cac:	2300      	movs	r3, #0
  }
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3728      	adds	r7, #40	@ 0x28
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	099b      	lsrs	r3, r3, #6
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10f      	bne.n	8002cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	099b      	lsrs	r3, r3, #6
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	4798      	blx	r3
    return;
 8002cfa:	e0d7      	b.n	8002eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	085b      	lsrs	r3, r3, #1
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00a      	beq.n	8002d1e <HAL_SPI_IRQHandler+0x66>
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	09db      	lsrs	r3, r3, #7
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d004      	beq.n	8002d1e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4798      	blx	r3
    return;
 8002d1c:	e0c6      	b.n	8002eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	095b      	lsrs	r3, r3, #5
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10c      	bne.n	8002d44 <HAL_SPI_IRQHandler+0x8c>
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	099b      	lsrs	r3, r3, #6
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d106      	bne.n	8002d44 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 80b4 	beq.w	8002eac <HAL_SPI_IRQHandler+0x1f4>
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	095b      	lsrs	r3, r3, #5
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 80ad 	beq.w	8002eac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	099b      	lsrs	r3, r3, #6
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d023      	beq.n	8002da6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b03      	cmp	r3, #3
 8002d68:	d011      	beq.n	8002d8e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6e:	f043 0204 	orr.w	r2, r3, #4
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d76:	2300      	movs	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	e00b      	b.n	8002da6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	693b      	ldr	r3, [r7, #16]
        return;
 8002da4:	e082      	b.n	8002eac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	095b      	lsrs	r3, r3, #5
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d014      	beq.n	8002ddc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	0a1b      	lsrs	r3, r3, #8
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00c      	beq.n	8002e02 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dec:	f043 0208 	orr.w	r2, r3, #8
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002df4:	2300      	movs	r3, #0
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d04f      	beq.n	8002eaa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e18:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d104      	bne.n	8002e36 <HAL_SPI_IRQHandler+0x17e>
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d034      	beq.n	8002ea0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0203 	bic.w	r2, r2, #3
 8002e44:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d011      	beq.n	8002e72 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e52:	4a18      	ldr	r2, [pc, #96]	@ (8002eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8002e54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe fb6b 	bl	8001536 <HAL_DMA_Abort_IT>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d005      	beq.n	8002e72 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8002e80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fe fb55 	bl	8001536 <HAL_DMA_Abort_IT>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8002e9e:	e003      	b.n	8002ea8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f809 	bl	8002eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002ea6:	e000      	b.n	8002eaa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002ea8:	bf00      	nop
    return;
 8002eaa:	bf00      	nop
  }
}
 8002eac:	3720      	adds	r7, #32
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	08002ecd 	.word	0x08002ecd

08002eb8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f7ff ffe6 	bl	8002eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002eec:	bf00      	nop
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	4613      	mov	r3, r2
 8002f02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f04:	f7fe f9d6 	bl	80012b4 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	4413      	add	r3, r2
 8002f12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f14:	f7fe f9ce 	bl	80012b4 <HAL_GetTick>
 8002f18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f1a:	4b39      	ldr	r3, [pc, #228]	@ (8003000 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	015b      	lsls	r3, r3, #5
 8002f20:	0d1b      	lsrs	r3, r3, #20
 8002f22:	69fa      	ldr	r2, [r7, #28]
 8002f24:	fb02 f303 	mul.w	r3, r2, r3
 8002f28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f2a:	e055      	b.n	8002fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f32:	d051      	beq.n	8002fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f34:	f7fe f9be 	bl	80012b4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	69fa      	ldr	r2, [r7, #28]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d902      	bls.n	8002f4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d13d      	bne.n	8002fc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f62:	d111      	bne.n	8002f88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f6c:	d004      	beq.n	8002f78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f76:	d107      	bne.n	8002f88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f90:	d10f      	bne.n	8002fb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e018      	b.n	8002ff8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d102      	bne.n	8002fd2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	e002      	b.n	8002fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	bf0c      	ite	eq
 8002fe8:	2301      	moveq	r3, #1
 8002fea:	2300      	movne	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	461a      	mov	r2, r3
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d19a      	bne.n	8002f2c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3720      	adds	r7, #32
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	200000b8 	.word	0x200000b8

08003004 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003018:	d111      	bne.n	800303e <SPI_EndRxTransaction+0x3a>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003022:	d004      	beq.n	800302e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800302c:	d107      	bne.n	800303e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800303c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003046:	d12a      	bne.n	800309e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003050:	d012      	beq.n	8003078 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2200      	movs	r2, #0
 800305a:	2180      	movs	r1, #128	@ 0x80
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f7ff ff49 	bl	8002ef4 <SPI_WaitFlagStateUntilTimeout>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d02d      	beq.n	80030c4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800306c:	f043 0220 	orr.w	r2, r3, #32
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e026      	b.n	80030c6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2200      	movs	r2, #0
 8003080:	2101      	movs	r1, #1
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f7ff ff36 	bl	8002ef4 <SPI_WaitFlagStateUntilTimeout>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01a      	beq.n	80030c4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003092:	f043 0220 	orr.w	r2, r3, #32
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e013      	b.n	80030c6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	2200      	movs	r2, #0
 80030a6:	2101      	movs	r1, #1
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7ff ff23 	bl	8002ef4 <SPI_WaitFlagStateUntilTimeout>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d007      	beq.n	80030c4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e000      	b.n	80030c6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af02      	add	r7, sp, #8
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2201      	movs	r2, #1
 80030e4:	2102      	movs	r1, #2
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f7ff ff04 	bl	8002ef4 <SPI_WaitFlagStateUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d007      	beq.n	8003102 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f6:	f043 0220 	orr.w	r2, r3, #32
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e032      	b.n	8003168 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003102:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <SPI_EndRxTxTransaction+0xa0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a1b      	ldr	r2, [pc, #108]	@ (8003174 <SPI_EndRxTxTransaction+0xa4>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	0d5b      	lsrs	r3, r3, #21
 800310e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003112:	fb02 f303 	mul.w	r3, r2, r3
 8003116:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003120:	d112      	bne.n	8003148 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2200      	movs	r2, #0
 800312a:	2180      	movs	r1, #128	@ 0x80
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f7ff fee1 	bl	8002ef4 <SPI_WaitFlagStateUntilTimeout>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d016      	beq.n	8003166 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313c:	f043 0220 	orr.w	r2, r3, #32
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e00f      	b.n	8003168 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	3b01      	subs	r3, #1
 8003152:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315e:	2b80      	cmp	r3, #128	@ 0x80
 8003160:	d0f2      	beq.n	8003148 <SPI_EndRxTxTransaction+0x78>
 8003162:	e000      	b.n	8003166 <SPI_EndRxTxTransaction+0x96>
        break;
 8003164:	bf00      	nop
  }

  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	200000b8 	.word	0x200000b8
 8003174:	165e9f81 	.word	0x165e9f81

08003178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e041      	b.n	800320e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fd fe68 	bl	8000e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3304      	adds	r3, #4
 80031b4:	4619      	mov	r1, r3
 80031b6:	4610      	mov	r0, r2
 80031b8:	f000 f95e 	bl	8003478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b01      	cmp	r3, #1
 800322a:	d001      	beq.n	8003230 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e046      	b.n	80032be <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a23      	ldr	r2, [pc, #140]	@ (80032cc <HAL_TIM_Base_Start+0xb4>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d022      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800324a:	d01d      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1f      	ldr	r2, [pc, #124]	@ (80032d0 <HAL_TIM_Base_Start+0xb8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d018      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a1e      	ldr	r2, [pc, #120]	@ (80032d4 <HAL_TIM_Base_Start+0xbc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d013      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1c      	ldr	r2, [pc, #112]	@ (80032d8 <HAL_TIM_Base_Start+0xc0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00e      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a1b      	ldr	r2, [pc, #108]	@ (80032dc <HAL_TIM_Base_Start+0xc4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a19      	ldr	r2, [pc, #100]	@ (80032e0 <HAL_TIM_Base_Start+0xc8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_TIM_Base_Start+0x70>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <HAL_TIM_Base_Start+0xcc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d111      	bne.n	80032ac <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2b06      	cmp	r3, #6
 8003298:	d010      	beq.n	80032bc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f042 0201 	orr.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032aa:	e007      	b.n	80032bc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3714      	adds	r7, #20
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40010000 	.word	0x40010000
 80032d0:	40000400 	.word	0x40000400
 80032d4:	40000800 	.word	0x40000800
 80032d8:	40000c00 	.word	0x40000c00
 80032dc:	40010400 	.word	0x40010400
 80032e0:	40014000 	.word	0x40014000
 80032e4:	40001800 	.word	0x40001800

080032e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_TIM_ConfigClockSource+0x1c>
 8003300:	2302      	movs	r3, #2
 8003302:	e0b4      	b.n	800346e <HAL_TIM_ConfigClockSource+0x186>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800332a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800333c:	d03e      	beq.n	80033bc <HAL_TIM_ConfigClockSource+0xd4>
 800333e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003342:	f200 8087 	bhi.w	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 8003346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800334a:	f000 8086 	beq.w	800345a <HAL_TIM_ConfigClockSource+0x172>
 800334e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003352:	d87f      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 8003354:	2b70      	cmp	r3, #112	@ 0x70
 8003356:	d01a      	beq.n	800338e <HAL_TIM_ConfigClockSource+0xa6>
 8003358:	2b70      	cmp	r3, #112	@ 0x70
 800335a:	d87b      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 800335c:	2b60      	cmp	r3, #96	@ 0x60
 800335e:	d050      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x11a>
 8003360:	2b60      	cmp	r3, #96	@ 0x60
 8003362:	d877      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 8003364:	2b50      	cmp	r3, #80	@ 0x50
 8003366:	d03c      	beq.n	80033e2 <HAL_TIM_ConfigClockSource+0xfa>
 8003368:	2b50      	cmp	r3, #80	@ 0x50
 800336a:	d873      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 800336c:	2b40      	cmp	r3, #64	@ 0x40
 800336e:	d058      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x13a>
 8003370:	2b40      	cmp	r3, #64	@ 0x40
 8003372:	d86f      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 8003374:	2b30      	cmp	r3, #48	@ 0x30
 8003376:	d064      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0x15a>
 8003378:	2b30      	cmp	r3, #48	@ 0x30
 800337a:	d86b      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 800337c:	2b20      	cmp	r3, #32
 800337e:	d060      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0x15a>
 8003380:	2b20      	cmp	r3, #32
 8003382:	d867      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d05c      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0x15a>
 8003388:	2b10      	cmp	r3, #16
 800338a:	d05a      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0x15a>
 800338c:	e062      	b.n	8003454 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800339e:	f000 f98b 	bl	80036b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	609a      	str	r2, [r3, #8]
      break;
 80033ba:	e04f      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033cc:	f000 f974 	bl	80036b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689a      	ldr	r2, [r3, #8]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033de:	609a      	str	r2, [r3, #8]
      break;
 80033e0:	e03c      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ee:	461a      	mov	r2, r3
 80033f0:	f000 f8e8 	bl	80035c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2150      	movs	r1, #80	@ 0x50
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 f941 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 8003400:	e02c      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800340e:	461a      	mov	r2, r3
 8003410:	f000 f907 	bl	8003622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2160      	movs	r1, #96	@ 0x60
 800341a:	4618      	mov	r0, r3
 800341c:	f000 f931 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 8003420:	e01c      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800342e:	461a      	mov	r2, r3
 8003430:	f000 f8c8 	bl	80035c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2140      	movs	r1, #64	@ 0x40
 800343a:	4618      	mov	r0, r3
 800343c:	f000 f921 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 8003440:	e00c      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4619      	mov	r1, r3
 800344c:	4610      	mov	r0, r2
 800344e:	f000 f918 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 8003452:	e003      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	73fb      	strb	r3, [r7, #15]
      break;
 8003458:	e000      	b.n	800345c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800345a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800346c:	7bfb      	ldrb	r3, [r7, #15]
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a43      	ldr	r2, [pc, #268]	@ (8003598 <TIM_Base_SetConfig+0x120>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d013      	beq.n	80034b8 <TIM_Base_SetConfig+0x40>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003496:	d00f      	beq.n	80034b8 <TIM_Base_SetConfig+0x40>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a40      	ldr	r2, [pc, #256]	@ (800359c <TIM_Base_SetConfig+0x124>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00b      	beq.n	80034b8 <TIM_Base_SetConfig+0x40>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a3f      	ldr	r2, [pc, #252]	@ (80035a0 <TIM_Base_SetConfig+0x128>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d007      	beq.n	80034b8 <TIM_Base_SetConfig+0x40>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a3e      	ldr	r2, [pc, #248]	@ (80035a4 <TIM_Base_SetConfig+0x12c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d003      	beq.n	80034b8 <TIM_Base_SetConfig+0x40>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a3d      	ldr	r2, [pc, #244]	@ (80035a8 <TIM_Base_SetConfig+0x130>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d108      	bne.n	80034ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a32      	ldr	r2, [pc, #200]	@ (8003598 <TIM_Base_SetConfig+0x120>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d02b      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d8:	d027      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a2f      	ldr	r2, [pc, #188]	@ (800359c <TIM_Base_SetConfig+0x124>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d023      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a2e      	ldr	r2, [pc, #184]	@ (80035a0 <TIM_Base_SetConfig+0x128>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d01f      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a2d      	ldr	r2, [pc, #180]	@ (80035a4 <TIM_Base_SetConfig+0x12c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01b      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a2c      	ldr	r2, [pc, #176]	@ (80035a8 <TIM_Base_SetConfig+0x130>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d017      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a2b      	ldr	r2, [pc, #172]	@ (80035ac <TIM_Base_SetConfig+0x134>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a2a      	ldr	r2, [pc, #168]	@ (80035b0 <TIM_Base_SetConfig+0x138>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00f      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a29      	ldr	r2, [pc, #164]	@ (80035b4 <TIM_Base_SetConfig+0x13c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00b      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a28      	ldr	r2, [pc, #160]	@ (80035b8 <TIM_Base_SetConfig+0x140>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d007      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a27      	ldr	r2, [pc, #156]	@ (80035bc <TIM_Base_SetConfig+0x144>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d003      	beq.n	800352a <TIM_Base_SetConfig+0xb2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a26      	ldr	r2, [pc, #152]	@ (80035c0 <TIM_Base_SetConfig+0x148>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d108      	bne.n	800353c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a0e      	ldr	r2, [pc, #56]	@ (8003598 <TIM_Base_SetConfig+0x120>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d003      	beq.n	800356a <TIM_Base_SetConfig+0xf2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a10      	ldr	r2, [pc, #64]	@ (80035a8 <TIM_Base_SetConfig+0x130>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d103      	bne.n	8003572 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	691a      	ldr	r2, [r3, #16]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f043 0204 	orr.w	r2, r3, #4
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	601a      	str	r2, [r3, #0]
}
 800358a:	bf00      	nop
 800358c:	3714      	adds	r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	40010000 	.word	0x40010000
 800359c:	40000400 	.word	0x40000400
 80035a0:	40000800 	.word	0x40000800
 80035a4:	40000c00 	.word	0x40000c00
 80035a8:	40010400 	.word	0x40010400
 80035ac:	40014000 	.word	0x40014000
 80035b0:	40014400 	.word	0x40014400
 80035b4:	40014800 	.word	0x40014800
 80035b8:	40001800 	.word	0x40001800
 80035bc:	40001c00 	.word	0x40001c00
 80035c0:	40002000 	.word	0x40002000

080035c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b087      	sub	sp, #28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	f023 0201 	bic.w	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f023 030a 	bic.w	r3, r3, #10
 8003600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4313      	orrs	r3, r2
 8003608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003622:	b480      	push	{r7}
 8003624:	b087      	sub	sp, #28
 8003626:	af00      	add	r7, sp, #0
 8003628:	60f8      	str	r0, [r7, #12]
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	f023 0210 	bic.w	r2, r3, #16
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800364c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	031b      	lsls	r3, r3, #12
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800365e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	621a      	str	r2, [r3, #32]
}
 8003676:	bf00      	nop
 8003678:	371c      	adds	r7, #28
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003682:	b480      	push	{r7}
 8003684:	b085      	sub	sp, #20
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	f043 0307 	orr.w	r3, r3, #7
 80036a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	609a      	str	r2, [r3, #8]
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	021a      	lsls	r2, r3, #8
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	431a      	orrs	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4313      	orrs	r3, r2
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	609a      	str	r2, [r3, #8]
}
 80036ec:	bf00      	nop
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003708:	2b01      	cmp	r3, #1
 800370a:	d101      	bne.n	8003710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800370c:	2302      	movs	r3, #2
 800370e:	e05a      	b.n	80037c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003736:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a21      	ldr	r2, [pc, #132]	@ (80037d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d022      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800375c:	d01d      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1d      	ldr	r2, [pc, #116]	@ (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d018      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1b      	ldr	r2, [pc, #108]	@ (80037dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d013      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1a      	ldr	r2, [pc, #104]	@ (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d00e      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a18      	ldr	r2, [pc, #96]	@ (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d009      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d004      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a15      	ldr	r2, [pc, #84]	@ (80037ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d10c      	bne.n	80037b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40010000 	.word	0x40010000
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40010400 	.word	0x40010400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	40001800 	.word	0x40001800

080037f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e042      	b.n	8003888 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd fb4c 	bl	8000eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	@ 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f82b 	bl	8003890 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003894:	b0c0      	sub	sp, #256	@ 0x100
 8003896:	af00      	add	r7, sp, #0
 8003898:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800389c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ac:	68d9      	ldr	r1, [r3, #12]
 80038ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	ea40 0301 	orr.w	r3, r0, r1
 80038b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038e8:	f021 010c 	bic.w	r1, r1, #12
 80038ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038f6:	430b      	orrs	r3, r1
 80038f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800390a:	6999      	ldr	r1, [r3, #24]
 800390c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	ea40 0301 	orr.w	r3, r0, r1
 8003916:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	4b8f      	ldr	r3, [pc, #572]	@ (8003b5c <UART_SetConfig+0x2cc>)
 8003920:	429a      	cmp	r2, r3
 8003922:	d005      	beq.n	8003930 <UART_SetConfig+0xa0>
 8003924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4b8d      	ldr	r3, [pc, #564]	@ (8003b60 <UART_SetConfig+0x2d0>)
 800392c:	429a      	cmp	r2, r3
 800392e:	d104      	bne.n	800393a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003930:	f7fe fc9e 	bl	8002270 <HAL_RCC_GetPCLK2Freq>
 8003934:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003938:	e003      	b.n	8003942 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800393a:	f7fe fc85 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 800393e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800394c:	f040 810c 	bne.w	8003b68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003954:	2200      	movs	r2, #0
 8003956:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800395a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800395e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003962:	4622      	mov	r2, r4
 8003964:	462b      	mov	r3, r5
 8003966:	1891      	adds	r1, r2, r2
 8003968:	65b9      	str	r1, [r7, #88]	@ 0x58
 800396a:	415b      	adcs	r3, r3
 800396c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800396e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003972:	4621      	mov	r1, r4
 8003974:	eb12 0801 	adds.w	r8, r2, r1
 8003978:	4629      	mov	r1, r5
 800397a:	eb43 0901 	adc.w	r9, r3, r1
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	f04f 0300 	mov.w	r3, #0
 8003986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800398a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800398e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003992:	4690      	mov	r8, r2
 8003994:	4699      	mov	r9, r3
 8003996:	4623      	mov	r3, r4
 8003998:	eb18 0303 	adds.w	r3, r8, r3
 800399c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039a0:	462b      	mov	r3, r5
 80039a2:	eb49 0303 	adc.w	r3, r9, r3
 80039a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80039ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039be:	460b      	mov	r3, r1
 80039c0:	18db      	adds	r3, r3, r3
 80039c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80039c4:	4613      	mov	r3, r2
 80039c6:	eb42 0303 	adc.w	r3, r2, r3
 80039ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80039cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80039d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80039d4:	f7fc fcb4 	bl	8000340 <__aeabi_uldivmod>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4b61      	ldr	r3, [pc, #388]	@ (8003b64 <UART_SetConfig+0x2d4>)
 80039de:	fba3 2302 	umull	r2, r3, r3, r2
 80039e2:	095b      	lsrs	r3, r3, #5
 80039e4:	011c      	lsls	r4, r3, #4
 80039e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039ea:	2200      	movs	r2, #0
 80039ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80039f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80039f8:	4642      	mov	r2, r8
 80039fa:	464b      	mov	r3, r9
 80039fc:	1891      	adds	r1, r2, r2
 80039fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a00:	415b      	adcs	r3, r3
 8003a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a08:	4641      	mov	r1, r8
 8003a0a:	eb12 0a01 	adds.w	sl, r2, r1
 8003a0e:	4649      	mov	r1, r9
 8003a10:	eb43 0b01 	adc.w	fp, r3, r1
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	f04f 0300 	mov.w	r3, #0
 8003a1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a28:	4692      	mov	sl, r2
 8003a2a:	469b      	mov	fp, r3
 8003a2c:	4643      	mov	r3, r8
 8003a2e:	eb1a 0303 	adds.w	r3, sl, r3
 8003a32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a36:	464b      	mov	r3, r9
 8003a38:	eb4b 0303 	adc.w	r3, fp, r3
 8003a3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a54:	460b      	mov	r3, r1
 8003a56:	18db      	adds	r3, r3, r3
 8003a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	eb42 0303 	adc.w	r3, r2, r3
 8003a60:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a6a:	f7fc fc69 	bl	8000340 <__aeabi_uldivmod>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4611      	mov	r1, r2
 8003a74:	4b3b      	ldr	r3, [pc, #236]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003a76:	fba3 2301 	umull	r2, r3, r3, r1
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2264      	movs	r2, #100	@ 0x64
 8003a7e:	fb02 f303 	mul.w	r3, r2, r3
 8003a82:	1acb      	subs	r3, r1, r3
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a8a:	4b36      	ldr	r3, [pc, #216]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003a8c:	fba3 2302 	umull	r2, r3, r3, r2
 8003a90:	095b      	lsrs	r3, r3, #5
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a98:	441c      	add	r4, r3
 8003a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003aa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003aa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003aac:	4642      	mov	r2, r8
 8003aae:	464b      	mov	r3, r9
 8003ab0:	1891      	adds	r1, r2, r2
 8003ab2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ab4:	415b      	adcs	r3, r3
 8003ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ab8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003abc:	4641      	mov	r1, r8
 8003abe:	1851      	adds	r1, r2, r1
 8003ac0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	414b      	adcs	r3, r1
 8003ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ad4:	4659      	mov	r1, fp
 8003ad6:	00cb      	lsls	r3, r1, #3
 8003ad8:	4651      	mov	r1, sl
 8003ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ade:	4651      	mov	r1, sl
 8003ae0:	00ca      	lsls	r2, r1, #3
 8003ae2:	4610      	mov	r0, r2
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	4642      	mov	r2, r8
 8003aea:	189b      	adds	r3, r3, r2
 8003aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003af0:	464b      	mov	r3, r9
 8003af2:	460a      	mov	r2, r1
 8003af4:	eb42 0303 	adc.w	r3, r2, r3
 8003af8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b10:	460b      	mov	r3, r1
 8003b12:	18db      	adds	r3, r3, r3
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b16:	4613      	mov	r3, r2
 8003b18:	eb42 0303 	adc.w	r3, r2, r3
 8003b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b26:	f7fc fc0b 	bl	8000340 <__aeabi_uldivmod>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003b30:	fba3 1302 	umull	r1, r3, r3, r2
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	2164      	movs	r1, #100	@ 0x64
 8003b38:	fb01 f303 	mul.w	r3, r1, r3
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	3332      	adds	r3, #50	@ 0x32
 8003b42:	4a08      	ldr	r2, [pc, #32]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	f003 0207 	and.w	r2, r3, #7
 8003b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4422      	add	r2, r4
 8003b56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b58:	e106      	b.n	8003d68 <UART_SetConfig+0x4d8>
 8003b5a:	bf00      	nop
 8003b5c:	40011000 	.word	0x40011000
 8003b60:	40011400 	.word	0x40011400
 8003b64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b7a:	4642      	mov	r2, r8
 8003b7c:	464b      	mov	r3, r9
 8003b7e:	1891      	adds	r1, r2, r2
 8003b80:	6239      	str	r1, [r7, #32]
 8003b82:	415b      	adcs	r3, r3
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b8a:	4641      	mov	r1, r8
 8003b8c:	1854      	adds	r4, r2, r1
 8003b8e:	4649      	mov	r1, r9
 8003b90:	eb43 0501 	adc.w	r5, r3, r1
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	00eb      	lsls	r3, r5, #3
 8003b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ba2:	00e2      	lsls	r2, r4, #3
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	461d      	mov	r5, r3
 8003ba8:	4643      	mov	r3, r8
 8003baa:	18e3      	adds	r3, r4, r3
 8003bac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bb0:	464b      	mov	r3, r9
 8003bb2:	eb45 0303 	adc.w	r3, r5, r3
 8003bb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003bc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	f04f 0300 	mov.w	r3, #0
 8003bd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bd6:	4629      	mov	r1, r5
 8003bd8:	008b      	lsls	r3, r1, #2
 8003bda:	4621      	mov	r1, r4
 8003bdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003be0:	4621      	mov	r1, r4
 8003be2:	008a      	lsls	r2, r1, #2
 8003be4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003be8:	f7fc fbaa 	bl	8000340 <__aeabi_uldivmod>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4b60      	ldr	r3, [pc, #384]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	011c      	lsls	r4, r3, #4
 8003bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c0c:	4642      	mov	r2, r8
 8003c0e:	464b      	mov	r3, r9
 8003c10:	1891      	adds	r1, r2, r2
 8003c12:	61b9      	str	r1, [r7, #24]
 8003c14:	415b      	adcs	r3, r3
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c1c:	4641      	mov	r1, r8
 8003c1e:	1851      	adds	r1, r2, r1
 8003c20:	6139      	str	r1, [r7, #16]
 8003c22:	4649      	mov	r1, r9
 8003c24:	414b      	adcs	r3, r1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	f04f 0300 	mov.w	r3, #0
 8003c30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c34:	4659      	mov	r1, fp
 8003c36:	00cb      	lsls	r3, r1, #3
 8003c38:	4651      	mov	r1, sl
 8003c3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c3e:	4651      	mov	r1, sl
 8003c40:	00ca      	lsls	r2, r1, #3
 8003c42:	4610      	mov	r0, r2
 8003c44:	4619      	mov	r1, r3
 8003c46:	4603      	mov	r3, r0
 8003c48:	4642      	mov	r2, r8
 8003c4a:	189b      	adds	r3, r3, r2
 8003c4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c50:	464b      	mov	r3, r9
 8003c52:	460a      	mov	r2, r1
 8003c54:	eb42 0303 	adc.w	r3, r2, r3
 8003c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c74:	4649      	mov	r1, r9
 8003c76:	008b      	lsls	r3, r1, #2
 8003c78:	4641      	mov	r1, r8
 8003c7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c7e:	4641      	mov	r1, r8
 8003c80:	008a      	lsls	r2, r1, #2
 8003c82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c86:	f7fc fb5b 	bl	8000340 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4b38      	ldr	r3, [pc, #224]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003c92:	fba3 2301 	umull	r2, r3, r3, r1
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	2264      	movs	r2, #100	@ 0x64
 8003c9a:	fb02 f303 	mul.w	r3, r2, r3
 8003c9e:	1acb      	subs	r3, r1, r3
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	3332      	adds	r3, #50	@ 0x32
 8003ca4:	4a33      	ldr	r2, [pc, #204]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cb0:	441c      	add	r4, r3
 8003cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cba:	677a      	str	r2, [r7, #116]	@ 0x74
 8003cbc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003cc0:	4642      	mov	r2, r8
 8003cc2:	464b      	mov	r3, r9
 8003cc4:	1891      	adds	r1, r2, r2
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	415b      	adcs	r3, r3
 8003cca:	60fb      	str	r3, [r7, #12]
 8003ccc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cd0:	4641      	mov	r1, r8
 8003cd2:	1851      	adds	r1, r2, r1
 8003cd4:	6039      	str	r1, [r7, #0]
 8003cd6:	4649      	mov	r1, r9
 8003cd8:	414b      	adcs	r3, r1
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	f04f 0300 	mov.w	r3, #0
 8003ce4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ce8:	4659      	mov	r1, fp
 8003cea:	00cb      	lsls	r3, r1, #3
 8003cec:	4651      	mov	r1, sl
 8003cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cf2:	4651      	mov	r1, sl
 8003cf4:	00ca      	lsls	r2, r1, #3
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	4642      	mov	r2, r8
 8003cfe:	189b      	adds	r3, r3, r2
 8003d00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d02:	464b      	mov	r3, r9
 8003d04:	460a      	mov	r2, r1
 8003d06:	eb42 0303 	adc.w	r3, r2, r3
 8003d0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d16:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d24:	4649      	mov	r1, r9
 8003d26:	008b      	lsls	r3, r1, #2
 8003d28:	4641      	mov	r1, r8
 8003d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d2e:	4641      	mov	r1, r8
 8003d30:	008a      	lsls	r2, r1, #2
 8003d32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d36:	f7fc fb03 	bl	8000340 <__aeabi_uldivmod>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003d40:	fba3 1302 	umull	r1, r3, r3, r2
 8003d44:	095b      	lsrs	r3, r3, #5
 8003d46:	2164      	movs	r1, #100	@ 0x64
 8003d48:	fb01 f303 	mul.w	r3, r1, r3
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	3332      	adds	r3, #50	@ 0x32
 8003d52:	4a08      	ldr	r2, [pc, #32]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003d54:	fba2 2303 	umull	r2, r3, r2, r3
 8003d58:	095b      	lsrs	r3, r3, #5
 8003d5a:	f003 020f 	and.w	r2, r3, #15
 8003d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4422      	add	r2, r4
 8003d66:	609a      	str	r2, [r3, #8]
}
 8003d68:	bf00      	nop
 8003d6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d74:	51eb851f 	.word	0x51eb851f

08003d78 <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 8003d78:	b5b0      	push	{r4, r5, r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 8003d82:	2300      	movs	r3, #0
 8003d84:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 8003d86:	2300      	movs	r3, #0
 8003d88:	777b      	strb	r3, [r7, #29]
 8003d8a:	e01b      	b.n	8003dc4 <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	77bb      	strb	r3, [r7, #30]
 8003d90:	e012      	b.n	8003db8 <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 8003d92:	7fba      	ldrb	r2, [r7, #30]
 8003d94:	7f7b      	ldrb	r3, [r7, #29]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	1899      	adds	r1, r3, r2
 8003da0:	7fba      	ldrb	r2, [r7, #30]
 8003da2:	7f7b      	ldrb	r3, [r7, #29]
 8003da4:	7808      	ldrb	r0, [r1, #0]
 8003da6:	4961      	ldr	r1, [pc, #388]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003da8:	0092      	lsls	r2, r2, #2
 8003daa:	440a      	add	r2, r1
 8003dac:	4413      	add	r3, r2
 8003dae:	4602      	mov	r2, r0
 8003db0:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003db2:	7fbb      	ldrb	r3, [r7, #30]
 8003db4:	3301      	adds	r3, #1
 8003db6:	77bb      	strb	r3, [r7, #30]
 8003db8:	7fbb      	ldrb	r3, [r7, #30]
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d9e9      	bls.n	8003d92 <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 8003dbe:	7f7b      	ldrb	r3, [r7, #29]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	777b      	strb	r3, [r7, #29]
 8003dc4:	7f7b      	ldrb	r3, [r7, #29]
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d9e0      	bls.n	8003d8c <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 8003dca:	2300      	movs	r3, #0
 8003dcc:	77fb      	strb	r3, [r7, #31]
 8003dce:	e00b      	b.n	8003de8 <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 8003dd0:	7ffb      	ldrb	r3, [r7, #31]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	441a      	add	r2, r3
 8003dd6:	7ffb      	ldrb	r3, [r7, #31]
 8003dd8:	7812      	ldrb	r2, [r2, #0]
 8003dda:	3320      	adds	r3, #32
 8003ddc:	443b      	add	r3, r7
 8003dde:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 8003de2:	7ffb      	ldrb	r3, [r7, #31]
 8003de4:	3301      	adds	r3, #1
 8003de6:	77fb      	strb	r3, [r7, #31]
 8003de8:	7ffb      	ldrb	r3, [r7, #31]
 8003dea:	2b0f      	cmp	r3, #15
 8003dec:	d9f0      	bls.n	8003dd0 <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 8003dee:	f107 030c 	add.w	r3, r7, #12
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f89c 	bl	8003f30 <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 8003df8:	2301      	movs	r3, #1
 8003dfa:	773b      	strb	r3, [r7, #28]
 8003dfc:	e038      	b.n	8003e70 <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 8003dfe:	2300      	movs	r3, #0
 8003e00:	777b      	strb	r3, [r7, #29]
 8003e02:	e01f      	b.n	8003e44 <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 8003e04:	2300      	movs	r3, #0
 8003e06:	77bb      	strb	r3, [r7, #30]
 8003e08:	e016      	b.n	8003e38 <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003e0a:	7fba      	ldrb	r2, [r7, #30]
 8003e0c:	7f7b      	ldrb	r3, [r7, #29]
 8003e0e:	4947      	ldr	r1, [pc, #284]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003e10:	0092      	lsls	r2, r2, #2
 8003e12:	440a      	add	r2, r1
 8003e14:	4413      	add	r3, r2
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	7fbd      	ldrb	r5, [r7, #30]
 8003e1a:	7f7c      	ldrb	r4, [r7, #29]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 f8bf 	bl	8003fa0 <AES_Sub_Byte>
 8003e22:	4603      	mov	r3, r0
 8003e24:	4619      	mov	r1, r3
 8003e26:	4a41      	ldr	r2, [pc, #260]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003e28:	00ab      	lsls	r3, r5, #2
 8003e2a:	4413      	add	r3, r2
 8003e2c:	4423      	add	r3, r4
 8003e2e:	460a      	mov	r2, r1
 8003e30:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 8003e32:	7fbb      	ldrb	r3, [r7, #30]
 8003e34:	3301      	adds	r3, #1
 8003e36:	77bb      	strb	r3, [r7, #30]
 8003e38:	7fbb      	ldrb	r3, [r7, #30]
 8003e3a:	2b03      	cmp	r3, #3
 8003e3c:	d9e5      	bls.n	8003e0a <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 8003e3e:	7f7b      	ldrb	r3, [r7, #29]
 8003e40:	3301      	adds	r3, #1
 8003e42:	777b      	strb	r3, [r7, #29]
 8003e44:	7f7b      	ldrb	r3, [r7, #29]
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	d9dc      	bls.n	8003e04 <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 8003e4a:	f000 f8c7 	bl	8003fdc <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 8003e4e:	f000 f909 	bl	8004064 <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 8003e52:	f107 020c 	add.w	r2, r7, #12
 8003e56:	7f3b      	ldrb	r3, [r7, #28]
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 f998 	bl	8004190 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 8003e60:	f107 030c 	add.w	r3, r7, #12
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 f863 	bl	8003f30 <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 8003e6a:	7f3b      	ldrb	r3, [r7, #28]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	773b      	strb	r3, [r7, #28]
 8003e70:	7f3b      	ldrb	r3, [r7, #28]
 8003e72:	2b09      	cmp	r3, #9
 8003e74:	d9c3      	bls.n	8003dfe <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 8003e76:	2300      	movs	r3, #0
 8003e78:	777b      	strb	r3, [r7, #29]
 8003e7a:	e01f      	b.n	8003ebc <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77bb      	strb	r3, [r7, #30]
 8003e80:	e016      	b.n	8003eb0 <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003e82:	7fba      	ldrb	r2, [r7, #30]
 8003e84:	7f7b      	ldrb	r3, [r7, #29]
 8003e86:	4929      	ldr	r1, [pc, #164]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003e88:	0092      	lsls	r2, r2, #2
 8003e8a:	440a      	add	r2, r1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	7fbd      	ldrb	r5, [r7, #30]
 8003e92:	7f7c      	ldrb	r4, [r7, #29]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 f883 	bl	8003fa0 <AES_Sub_Byte>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4a23      	ldr	r2, [pc, #140]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003ea0:	00ab      	lsls	r3, r5, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	4423      	add	r3, r4
 8003ea6:	460a      	mov	r2, r1
 8003ea8:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003eaa:	7fbb      	ldrb	r3, [r7, #30]
 8003eac:	3301      	adds	r3, #1
 8003eae:	77bb      	strb	r3, [r7, #30]
 8003eb0:	7fbb      	ldrb	r3, [r7, #30]
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d9e5      	bls.n	8003e82 <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 8003eb6:	7f7b      	ldrb	r3, [r7, #29]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	777b      	strb	r3, [r7, #29]
 8003ebc:	7f7b      	ldrb	r3, [r7, #29]
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d9dc      	bls.n	8003e7c <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 8003ec2:	f000 f88b 	bl	8003fdc <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 8003ec6:	f107 020c 	add.w	r2, r7, #12
 8003eca:	7f3b      	ldrb	r3, [r7, #28]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 f95e 	bl	8004190 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 8003ed4:	f107 030c 	add.w	r3, r7, #12
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 f829 	bl	8003f30 <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 8003ede:	2300      	movs	r3, #0
 8003ee0:	777b      	strb	r3, [r7, #29]
 8003ee2:	e01a      	b.n	8003f1a <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	77bb      	strb	r3, [r7, #30]
 8003ee8:	e011      	b.n	8003f0e <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 8003eea:	7fb9      	ldrb	r1, [r7, #30]
 8003eec:	7f7a      	ldrb	r2, [r7, #29]
 8003eee:	7fb8      	ldrb	r0, [r7, #30]
 8003ef0:	7f7b      	ldrb	r3, [r7, #29]
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4403      	add	r3, r0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4403      	add	r3, r0
 8003efc:	480b      	ldr	r0, [pc, #44]	@ (8003f2c <AES_Encrypt+0x1b4>)
 8003efe:	0089      	lsls	r1, r1, #2
 8003f00:	4401      	add	r1, r0
 8003f02:	440a      	add	r2, r1
 8003f04:	7812      	ldrb	r2, [r2, #0]
 8003f06:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003f08:	7fbb      	ldrb	r3, [r7, #30]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	77bb      	strb	r3, [r7, #30]
 8003f0e:	7fbb      	ldrb	r3, [r7, #30]
 8003f10:	2b03      	cmp	r3, #3
 8003f12:	d9ea      	bls.n	8003eea <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 8003f14:	7f7b      	ldrb	r3, [r7, #29]
 8003f16:	3301      	adds	r3, #1
 8003f18:	777b      	strb	r3, [r7, #29]
 8003f1a:	7f7b      	ldrb	r3, [r7, #29]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d9e1      	bls.n	8003ee4 <AES_Encrypt+0x16c>
		}
	}

}
 8003f20:	bf00      	nop
 8003f22:	bf00      	nop
 8003f24:	3720      	adds	r7, #32
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bdb0      	pop	{r4, r5, r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20000384 	.word	0x20000384

08003f30 <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	73bb      	strb	r3, [r7, #14]
 8003f3c:	e024      	b.n	8003f88 <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 8003f3e:	2300      	movs	r3, #0
 8003f40:	73fb      	strb	r3, [r7, #15]
 8003f42:	e01b      	b.n	8003f7c <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 8003f44:	7bfa      	ldrb	r2, [r7, #15]
 8003f46:	7bbb      	ldrb	r3, [r7, #14]
 8003f48:	4914      	ldr	r1, [pc, #80]	@ (8003f9c <AES_Add_Round_Key+0x6c>)
 8003f4a:	0092      	lsls	r2, r2, #2
 8003f4c:	440a      	add	r2, r1
 8003f4e:	4413      	add	r3, r2
 8003f50:	7818      	ldrb	r0, [r3, #0]
 8003f52:	7bfa      	ldrb	r2, [r7, #15]
 8003f54:	7bbb      	ldrb	r3, [r7, #14]
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4413      	add	r3, r2
 8003f60:	7819      	ldrb	r1, [r3, #0]
 8003f62:	7bfa      	ldrb	r2, [r7, #15]
 8003f64:	7bbb      	ldrb	r3, [r7, #14]
 8003f66:	4041      	eors	r1, r0
 8003f68:	b2c8      	uxtb	r0, r1
 8003f6a:	490c      	ldr	r1, [pc, #48]	@ (8003f9c <AES_Add_Round_Key+0x6c>)
 8003f6c:	0092      	lsls	r2, r2, #2
 8003f6e:	440a      	add	r2, r1
 8003f70:	4413      	add	r3, r2
 8003f72:	4602      	mov	r2, r0
 8003f74:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d9e0      	bls.n	8003f44 <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 8003f82:	7bbb      	ldrb	r3, [r7, #14]
 8003f84:	3301      	adds	r3, #1
 8003f86:	73bb      	strb	r3, [r7, #14]
 8003f88:	7bbb      	ldrb	r3, [r7, #14]
 8003f8a:	2b03      	cmp	r3, #3
 8003f8c:	d9d7      	bls.n	8003f3e <AES_Add_Round_Key+0xe>
		}
	}
}
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	20000384 	.word	0x20000384

08003fa0 <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	091b      	lsrs	r3, r3, #4
 8003fae:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	f003 030f 	and.w	r3, r3, #15
 8003fb6:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 8003fb8:	7bfa      	ldrb	r2, [r7, #15]
 8003fba:	7bbb      	ldrb	r3, [r7, #14]
 8003fbc:	4906      	ldr	r1, [pc, #24]	@ (8003fd8 <AES_Sub_Byte+0x38>)
 8003fbe:	0112      	lsls	r2, r2, #4
 8003fc0:	440a      	add	r2, r1
 8003fc2:	4413      	add	r3, r2
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 8003fc8:	7b7b      	ldrb	r3, [r7, #13]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	200000c4 	.word	0x200000c4

08003fdc <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 8003fe2:	4b1f      	ldr	r3, [pc, #124]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003fe4:	791b      	ldrb	r3, [r3, #4]
 8003fe6:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 8003fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003fea:	795a      	ldrb	r2, [r3, #5]
 8003fec:	4b1c      	ldr	r3, [pc, #112]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003fee:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003ff2:	799a      	ldrb	r2, [r3, #6]
 8003ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003ff6:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 8003ff8:	4b19      	ldr	r3, [pc, #100]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003ffa:	79da      	ldrb	r2, [r3, #7]
 8003ffc:	4b18      	ldr	r3, [pc, #96]	@ (8004060 <AES_Shift_Rows+0x84>)
 8003ffe:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 8004000:	4a17      	ldr	r2, [pc, #92]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 8004006:	4b16      	ldr	r3, [pc, #88]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004008:	7a1b      	ldrb	r3, [r3, #8]
 800400a:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 800400c:	4b14      	ldr	r3, [pc, #80]	@ (8004060 <AES_Shift_Rows+0x84>)
 800400e:	7a9a      	ldrb	r2, [r3, #10]
 8004010:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004012:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 8004014:	4a12      	ldr	r2, [pc, #72]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 800401a:	4b11      	ldr	r3, [pc, #68]	@ (8004060 <AES_Shift_Rows+0x84>)
 800401c:	7a5b      	ldrb	r3, [r3, #9]
 800401e:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 8004020:	4b0f      	ldr	r3, [pc, #60]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004022:	7ada      	ldrb	r2, [r3, #11]
 8004024:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004026:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 8004028:	4a0d      	ldr	r2, [pc, #52]	@ (8004060 <AES_Shift_Rows+0x84>)
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 800402e:	4b0c      	ldr	r3, [pc, #48]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004030:	7bdb      	ldrb	r3, [r3, #15]
 8004032:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 8004034:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004036:	7b9a      	ldrb	r2, [r3, #14]
 8004038:	4b09      	ldr	r3, [pc, #36]	@ (8004060 <AES_Shift_Rows+0x84>)
 800403a:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 800403c:	4b08      	ldr	r3, [pc, #32]	@ (8004060 <AES_Shift_Rows+0x84>)
 800403e:	7b5a      	ldrb	r2, [r3, #13]
 8004040:	4b07      	ldr	r3, [pc, #28]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004042:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <AES_Shift_Rows+0x84>)
 8004046:	7b1a      	ldrb	r2, [r3, #12]
 8004048:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <AES_Shift_Rows+0x84>)
 800404a:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 800404c:	4a04      	ldr	r2, [pc, #16]	@ (8004060 <AES_Shift_Rows+0x84>)
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	7313      	strb	r3, [r2, #12]
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000384 	.word	0x20000384

08004064 <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 800406a:	2300      	movs	r3, #0
 800406c:	73bb      	strb	r3, [r7, #14]
 800406e:	e082      	b.n	8004176 <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 8004070:	2300      	movs	r3, #0
 8004072:	73fb      	strb	r3, [r7, #15]
 8004074:	e033      	b.n	80040de <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 8004076:	7bf9      	ldrb	r1, [r7, #15]
 8004078:	7bba      	ldrb	r2, [r7, #14]
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	4843      	ldr	r0, [pc, #268]	@ (800418c <AES_Mix_Collums+0x128>)
 800407e:	0089      	lsls	r1, r1, #2
 8004080:	4401      	add	r1, r0
 8004082:	440a      	add	r2, r1
 8004084:	7812      	ldrb	r2, [r2, #0]
 8004086:	3310      	adds	r3, #16
 8004088:	443b      	add	r3, r7
 800408a:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 800408e:	7bfa      	ldrb	r2, [r7, #15]
 8004090:	7bbb      	ldrb	r3, [r7, #14]
 8004092:	493e      	ldr	r1, [pc, #248]	@ (800418c <AES_Mix_Collums+0x128>)
 8004094:	0092      	lsls	r2, r2, #2
 8004096:	440a      	add	r2, r1
 8004098:	4413      	add	r3, r2
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	0052      	lsls	r2, r2, #1
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	3310      	adds	r3, #16
 80040a4:	443b      	add	r3, r7
 80040a6:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 80040aa:	7bfa      	ldrb	r2, [r7, #15]
 80040ac:	7bbb      	ldrb	r3, [r7, #14]
 80040ae:	4937      	ldr	r1, [pc, #220]	@ (800418c <AES_Mix_Collums+0x128>)
 80040b0:	0092      	lsls	r2, r2, #2
 80040b2:	440a      	add	r2, r1
 80040b4:	4413      	add	r3, r2
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	b25b      	sxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	da0c      	bge.n	80040d8 <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 80040be:	7bfb      	ldrb	r3, [r7, #15]
 80040c0:	3310      	adds	r3, #16
 80040c2:	443b      	add	r3, r7
 80040c4:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	f082 021b 	eor.w	r2, r2, #27
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	3310      	adds	r3, #16
 80040d2:	443b      	add	r3, r7
 80040d4:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
 80040da:	3301      	adds	r3, #1
 80040dc:	73fb      	strb	r3, [r7, #15]
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d9c8      	bls.n	8004076 <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 80040e4:	793a      	ldrb	r2, [r7, #4]
 80040e6:	7a7b      	ldrb	r3, [r7, #9]
 80040e8:	4053      	eors	r3, r2
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	797b      	ldrb	r3, [r7, #5]
 80040ee:	4053      	eors	r3, r2
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	7abb      	ldrb	r3, [r7, #10]
 80040f4:	4053      	eors	r3, r2
 80040f6:	b2d9      	uxtb	r1, r3
 80040f8:	7afa      	ldrb	r2, [r7, #11]
 80040fa:	7bbb      	ldrb	r3, [r7, #14]
 80040fc:	404a      	eors	r2, r1
 80040fe:	b2d1      	uxtb	r1, r2
 8004100:	4a22      	ldr	r2, [pc, #136]	@ (800418c <AES_Mix_Collums+0x128>)
 8004102:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 8004104:	7a3a      	ldrb	r2, [r7, #8]
 8004106:	797b      	ldrb	r3, [r7, #5]
 8004108:	4053      	eors	r3, r2
 800410a:	b2da      	uxtb	r2, r3
 800410c:	7abb      	ldrb	r3, [r7, #10]
 800410e:	4053      	eors	r3, r2
 8004110:	b2da      	uxtb	r2, r3
 8004112:	79bb      	ldrb	r3, [r7, #6]
 8004114:	4053      	eors	r3, r2
 8004116:	b2d9      	uxtb	r1, r3
 8004118:	7afa      	ldrb	r2, [r7, #11]
 800411a:	7bbb      	ldrb	r3, [r7, #14]
 800411c:	404a      	eors	r2, r1
 800411e:	b2d1      	uxtb	r1, r2
 8004120:	4a1a      	ldr	r2, [pc, #104]	@ (800418c <AES_Mix_Collums+0x128>)
 8004122:	4413      	add	r3, r2
 8004124:	460a      	mov	r2, r1
 8004126:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 8004128:	7a3a      	ldrb	r2, [r7, #8]
 800412a:	7a7b      	ldrb	r3, [r7, #9]
 800412c:	4053      	eors	r3, r2
 800412e:	b2da      	uxtb	r2, r3
 8004130:	79bb      	ldrb	r3, [r7, #6]
 8004132:	4053      	eors	r3, r2
 8004134:	b2da      	uxtb	r2, r3
 8004136:	7afb      	ldrb	r3, [r7, #11]
 8004138:	4053      	eors	r3, r2
 800413a:	b2d9      	uxtb	r1, r3
 800413c:	79fa      	ldrb	r2, [r7, #7]
 800413e:	7bbb      	ldrb	r3, [r7, #14]
 8004140:	404a      	eors	r2, r1
 8004142:	b2d1      	uxtb	r1, r2
 8004144:	4a11      	ldr	r2, [pc, #68]	@ (800418c <AES_Mix_Collums+0x128>)
 8004146:	4413      	add	r3, r2
 8004148:	460a      	mov	r2, r1
 800414a:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 800414c:	7a3a      	ldrb	r2, [r7, #8]
 800414e:	793b      	ldrb	r3, [r7, #4]
 8004150:	4053      	eors	r3, r2
 8004152:	b2da      	uxtb	r2, r3
 8004154:	7a7b      	ldrb	r3, [r7, #9]
 8004156:	4053      	eors	r3, r2
 8004158:	b2da      	uxtb	r2, r3
 800415a:	7abb      	ldrb	r3, [r7, #10]
 800415c:	4053      	eors	r3, r2
 800415e:	b2d9      	uxtb	r1, r3
 8004160:	79fa      	ldrb	r2, [r7, #7]
 8004162:	7bbb      	ldrb	r3, [r7, #14]
 8004164:	404a      	eors	r2, r1
 8004166:	b2d1      	uxtb	r1, r2
 8004168:	4a08      	ldr	r2, [pc, #32]	@ (800418c <AES_Mix_Collums+0x128>)
 800416a:	4413      	add	r3, r2
 800416c:	460a      	mov	r2, r1
 800416e:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 8004170:	7bbb      	ldrb	r3, [r7, #14]
 8004172:	3301      	adds	r3, #1
 8004174:	73bb      	strb	r3, [r7, #14]
 8004176:	7bbb      	ldrb	r3, [r7, #14]
 8004178:	2b03      	cmp	r3, #3
 800417a:	f67f af79 	bls.w	8004070 <AES_Mix_Collums+0xc>
	}
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	20000384 	.word	0x20000384

08004190 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 8004190:	b590      	push	{r4, r7, lr}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	6039      	str	r1, [r7, #0]
 800419a:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 800419c:	2300      	movs	r3, #0
 800419e:	75fb      	strb	r3, [r7, #23]
 80041a0:	e00c      	b.n	80041bc <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 80041a2:	7dfb      	ldrb	r3, [r7, #23]
 80041a4:	330c      	adds	r3, #12
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	441a      	add	r2, r3
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
 80041ac:	7812      	ldrb	r2, [r2, #0]
 80041ae:	3318      	adds	r3, #24
 80041b0:	443b      	add	r3, r7
 80041b2:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
 80041b8:	3301      	adds	r3, #1
 80041ba:	75fb      	strb	r3, [r7, #23]
 80041bc:	7dfb      	ldrb	r3, [r7, #23]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d9ef      	bls.n	80041a2 <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 80041c2:	7b3b      	ldrb	r3, [r7, #12]
 80041c4:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 80041c6:	7b7b      	ldrb	r3, [r7, #13]
 80041c8:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 80041ca:	7bbb      	ldrb	r3, [r7, #14]
 80041cc:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
 80041d0:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 80041d2:	7d3b      	ldrb	r3, [r7, #20]
 80041d4:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 80041d6:	2300      	movs	r3, #0
 80041d8:	75fb      	strb	r3, [r7, #23]
 80041da:	e012      	b.n	8004202 <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 80041dc:	7dfb      	ldrb	r3, [r7, #23]
 80041de:	3318      	adds	r3, #24
 80041e0:	443b      	add	r3, r7
 80041e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80041e6:	7dfc      	ldrb	r4, [r7, #23]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7ff fed9 	bl	8003fa0 <AES_Sub_Byte>
 80041ee:	4603      	mov	r3, r0
 80041f0:	461a      	mov	r2, r3
 80041f2:	f104 0318 	add.w	r3, r4, #24
 80041f6:	443b      	add	r3, r7
 80041f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 80041fc:	7dfb      	ldrb	r3, [r7, #23]
 80041fe:	3301      	adds	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
 8004202:	7dfb      	ldrb	r3, [r7, #23]
 8004204:	2b03      	cmp	r3, #3
 8004206:	d9e9      	bls.n	80041dc <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 8004208:	2301      	movs	r3, #1
 800420a:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 800420c:	e010      	b.n	8004230 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 800420e:	7d7b      	ldrb	r3, [r7, #21]
 8004210:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004214:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 8004216:	7d7b      	ldrb	r3, [r7, #21]
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 800421c:	7cfb      	ldrb	r3, [r7, #19]
 800421e:	2b80      	cmp	r3, #128	@ 0x80
 8004220:	d103      	bne.n	800422a <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 8004222:	7d7b      	ldrb	r3, [r7, #21]
 8004224:	f083 031b 	eor.w	r3, r3, #27
 8004228:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	3b01      	subs	r3, #1
 800422e:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d1eb      	bne.n	800420e <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 8004236:	7b3a      	ldrb	r2, [r7, #12]
 8004238:	7d7b      	ldrb	r3, [r7, #21]
 800423a:	4053      	eors	r3, r2
 800423c:	b2db      	uxtb	r3, r3
 800423e:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 8004240:	2300      	movs	r3, #0
 8004242:	75fb      	strb	r3, [r7, #23]
 8004244:	e02f      	b.n	80042a6 <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 8004246:	2300      	movs	r3, #0
 8004248:	75bb      	strb	r3, [r7, #22]
 800424a:	e026      	b.n	800429a <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 800424c:	7dba      	ldrb	r2, [r7, #22]
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	461a      	mov	r2, r3
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	4413      	add	r3, r2
 800425a:	7819      	ldrb	r1, [r3, #0]
 800425c:	7dbb      	ldrb	r3, [r7, #22]
 800425e:	3318      	adds	r3, #24
 8004260:	443b      	add	r3, r7
 8004262:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8004266:	7db8      	ldrb	r0, [r7, #22]
 8004268:	7dfb      	ldrb	r3, [r7, #23]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4403      	add	r3, r0
 800426e:	4618      	mov	r0, r3
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	4403      	add	r3, r0
 8004274:	404a      	eors	r2, r1
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 800427a:	7dba      	ldrb	r2, [r7, #22]
 800427c:	7dfb      	ldrb	r3, [r7, #23]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	461a      	mov	r2, r3
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	441a      	add	r2, r3
 8004288:	7dbb      	ldrb	r3, [r7, #22]
 800428a:	7812      	ldrb	r2, [r2, #0]
 800428c:	3318      	adds	r3, #24
 800428e:	443b      	add	r3, r7
 8004290:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 8004294:	7dbb      	ldrb	r3, [r7, #22]
 8004296:	3301      	adds	r3, #1
 8004298:	75bb      	strb	r3, [r7, #22]
 800429a:	7dbb      	ldrb	r3, [r7, #22]
 800429c:	2b03      	cmp	r3, #3
 800429e:	d9d5      	bls.n	800424c <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 80042a0:	7dfb      	ldrb	r3, [r7, #23]
 80042a2:	3301      	adds	r3, #1
 80042a4:	75fb      	strb	r3, [r7, #23]
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d9cc      	bls.n	8004246 <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 80042ac:	bf00      	nop
 80042ae:	bf00      	nop
 80042b0:	371c      	adds	r7, #28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd90      	pop	{r4, r7, pc}

080042b6 <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b08a      	sub	sp, #40	@ 0x28
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	461a      	mov	r2, r3
 80042c2:	460b      	mov	r3, r1
 80042c4:	72fb      	strb	r3, [r7, #11]
 80042c6:	4613      	mov	r3, r2
 80042c8:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 80042d0:	2300      	movs	r3, #0
 80042d2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 80042d6:	2300      	movs	r3, #0
 80042d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 80042dc:	7afb      	ldrb	r3, [r7, #11]
 80042de:	091b      	lsrs	r3, r3, #4
 80042e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	Incomplete_Block_Size = Data_Length % 16;
 80042e4:	7afb      	ldrb	r3, [r7, #11]
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	if(Incomplete_Block_Size != 0)
 80042ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d004      	beq.n	8004300 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 80042f6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80042fa:	3301      	adds	r3, #1
 80042fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 8004300:	2301      	movs	r3, #1
 8004302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004306:	e07e      	b.n	8004406 <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 8004308:	2301      	movs	r3, #1
 800430a:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 800430c:	2300      	movs	r3, #0
 800430e:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 8004310:	2300      	movs	r3, #0
 8004312:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 8004314:	2300      	movs	r3, #0
 8004316:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 8004318:	2300      	movs	r3, #0
 800431a:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 800431c:	7abb      	ldrb	r3, [r7, #10]
 800431e:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 8004320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004322:	78db      	ldrb	r3, [r3, #3]
 8004324:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 8004326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004328:	789b      	ldrb	r3, [r3, #2]
 800432a:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 800432c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800432e:	785b      	ldrb	r3, [r3, #1]
 8004330:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 8004332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	0a1b      	lsrs	r3, r3, #8
 8004342:	b2db      	uxtb	r3, r3
 8004344:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 8004346:	2300      	movs	r3, #0
 8004348:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 800434c:	2300      	movs	r3, #0
 800434e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

		Block_A[14] = 0x00;
 8004352:	2300      	movs	r3, #0
 8004354:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		Block_A[15] = i;
 8004358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800435c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 8004360:	f107 0314 	add.w	r3, r7, #20
 8004364:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff fd06 	bl	8003d78 <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 800436c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004370:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004374:	429a      	cmp	r2, r3
 8004376:	d01c      	beq.n	80043b2 <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 8004378:	2300      	movs	r3, #0
 800437a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800437e:	e013      	b.n	80043a8 <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	781a      	ldrb	r2, [r3, #0]
 8004384:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004388:	3328      	adds	r3, #40	@ 0x28
 800438a:	443b      	add	r3, r7
 800438c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004390:	4053      	eors	r3, r2
 8004392:	b2da      	uxtb	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	701a      	strb	r2, [r3, #0]
				Data++;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	3301      	adds	r3, #1
 800439c:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 800439e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043a2:	3301      	adds	r3, #1
 80043a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80043a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043ac:	2b0f      	cmp	r3, #15
 80043ae:	d9e7      	bls.n	8004380 <Encrypt_Payload+0xca>
 80043b0:	e024      	b.n	80043fc <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 80043b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d102      	bne.n	80043c0 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 80043ba:	2310      	movs	r3, #16
 80043bc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 80043c0:	2300      	movs	r3, #0
 80043c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80043c6:	e013      	b.n	80043f0 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	781a      	ldrb	r2, [r3, #0]
 80043cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043d0:	3328      	adds	r3, #40	@ 0x28
 80043d2:	443b      	add	r3, r7
 80043d4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80043d8:	4053      	eors	r3, r2
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	701a      	strb	r2, [r3, #0]
				Data++;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	3301      	adds	r3, #1
 80043e4:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 80043e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043ea:	3301      	adds	r3, #1
 80043ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80043f0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80043f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d3e5      	bcc.n	80043c8 <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 80043fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004400:	3301      	adds	r3, #1
 8004402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004406:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800440a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800440e:	429a      	cmp	r2, r3
 8004410:	f67f af7a 	bls.w	8004308 <Encrypt_Payload+0x52>
			}
		}
	}
}
 8004414:	bf00      	nop
 8004416:	bf00      	nop
 8004418:	3728      	adds	r7, #40	@ 0x28
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b09a      	sub	sp, #104	@ 0x68
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	603b      	str	r3, [r7, #0]
 800442a:	4613      	mov	r3, r2
 800442c:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 800442e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	605a      	str	r2, [r3, #4]
 8004438:	609a      	str	r2, [r3, #8]
 800443a:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 800443c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 800444a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800444e:	2200      	movs	r2, #0
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
 8004454:	609a      	str	r2, [r3, #8]
 8004456:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 8004458:	f107 0314 	add.w	r3, r7, #20
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	605a      	str	r2, [r3, #4]
 8004462:	609a      	str	r2, [r3, #8]
 8004464:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 8004466:	2300      	movs	r3, #0
 8004468:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 800446c:	2300      	movs	r3, #0
 800446e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	unsigned char Block_Counter = 0x01;
 8004472:	2301      	movs	r3, #1
 8004474:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 8004478:	2349      	movs	r3, #73	@ 0x49
 800447a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	Block_B[1] = 0x00;
 800447e:	2300      	movs	r3, #0
 8004480:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	Block_B[2] = 0x00;
 8004484:	2300      	movs	r3, #0
 8004486:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	Block_B[3] = 0x00;
 800448a:	2300      	movs	r3, #0
 800448c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Block_B[4] = 0x00;
 8004490:	2300      	movs	r3, #0
 8004492:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

	Block_B[5] = Direction;
 8004496:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 800449a:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	Block_B[6] = DevAddr[3];
 800449e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044a0:	78db      	ldrb	r3, [r3, #3]
 80044a2:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	Block_B[7] = DevAddr[2];
 80044a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044a8:	789b      	ldrb	r3, [r3, #2]
 80044aa:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	Block_B[8] = DevAddr[1];
 80044ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044b0:	785b      	ldrb	r3, [r3, #1]
 80044b2:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	Block_B[9] = DevAddr[0];
 80044b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	0a1b      	lsrs	r3, r3, #8
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 80044d0:	2300      	movs	r3, #0
 80044d2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	Block_B[13] = 0x00;
 80044d6:	2300      	movs	r3, #0
 80044d8:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61

	Block_B[14] = 0x00;
 80044dc:	2300      	movs	r3, #0
 80044de:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	Block_B[15] = Data_Length;
 80044e2:	79fb      	ldrb	r3, [r7, #7]
 80044e4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	Incomplete_Block_Size = Data_Length % 16;
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

	if(Incomplete_Block_Size != 0)
 80044fa:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d004      	beq.n	800450c <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 8004502:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8004506:	3301      	adds	r3, #1
 8004508:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 800450c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8004510:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004514:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004516:	4618      	mov	r0, r3
 8004518:	f000 f8fe 	bl	8004718 <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 800451c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004520:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fc28 	bl	8003d78 <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 8004528:	2300      	movs	r3, #0
 800452a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800452e:	e010      	b.n	8004552 <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 8004530:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8004534:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004538:	3268      	adds	r2, #104	@ 0x68
 800453a:	443a      	add	r2, r7
 800453c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004540:	3368      	adds	r3, #104	@ 0x68
 8004542:	443b      	add	r3, r7
 8004544:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 8004548:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800454c:	3301      	adds	r3, #1
 800454e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004552:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004556:	2b0f      	cmp	r3, #15
 8004558:	d9ea      	bls.n	8004530 <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 800455a:	e043      	b.n	80045e4 <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 800455c:	2300      	movs	r3, #0
 800455e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004562:	e00f      	b.n	8004584 <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 8004564:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	7812      	ldrb	r2, [r2, #0]
 800456c:	3368      	adds	r3, #104	@ 0x68
 800456e:	443b      	add	r3, r7
 8004570:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3301      	adds	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800457a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800457e:	3301      	adds	r3, #1
 8004580:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004584:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004588:	2b0f      	cmp	r3, #15
 800458a:	d9eb      	bls.n	8004564 <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800458c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004590:	f107 0314 	add.w	r3, r7, #20
 8004594:	4611      	mov	r1, r2
 8004596:	4618      	mov	r0, r3
 8004598:	f000 f947 	bl	800482a <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 800459c:	f107 0314 	add.w	r3, r7, #20
 80045a0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff fbe8 	bl	8003d78 <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 80045a8:	2300      	movs	r3, #0
 80045aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80045ae:	e010      	b.n	80045d2 <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 80045b0:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80045b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80045b8:	3268      	adds	r2, #104	@ 0x68
 80045ba:	443a      	add	r2, r7
 80045bc:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 80045c0:	3368      	adds	r3, #104	@ 0x68
 80045c2:	443b      	add	r3, r7
 80045c4:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 80045c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80045cc:	3301      	adds	r3, #1
 80045ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80045d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80045d6:	2b0f      	cmp	r3, #15
 80045d8:	d9ea      	bls.n	80045b0 <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 80045da:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80045de:	3301      	adds	r3, #1
 80045e0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	while(Block_Counter < Number_of_Blocks)
 80045e4:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80045e8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d3b5      	bcc.n	800455c <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 80045f0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d12e      	bne.n	8004656 <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 80045f8:	2300      	movs	r3, #0
 80045fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80045fe:	e00f      	b.n	8004620 <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 8004600:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	7812      	ldrb	r2, [r2, #0]
 8004608:	3368      	adds	r3, #104	@ 0x68
 800460a:	443b      	add	r3, r7
 800460c:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	3301      	adds	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 8004616:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800461a:	3301      	adds	r3, #1
 800461c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004620:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004624:	2b0f      	cmp	r3, #15
 8004626:	d9eb      	bls.n	8004600 <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 8004628:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800462c:	f107 0314 	add.w	r3, r7, #20
 8004630:	4611      	mov	r1, r2
 8004632:	4618      	mov	r0, r3
 8004634:	f000 f8f9 	bl	800482a <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 8004638:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800463c:	f107 0314 	add.w	r3, r7, #20
 8004640:	4611      	mov	r1, r2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 f8f1 	bl	800482a <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 8004648:	f107 0314 	add.w	r3, r7, #20
 800464c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff fb92 	bl	8003d78 <AES_Encrypt>
 8004654:	e04d      	b.n	80046f2 <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 8004656:	2300      	movs	r3, #0
 8004658:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800465c:	e02f      	b.n	80046be <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 800465e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8004662:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8004666:	429a      	cmp	r2, r3
 8004668:	d20a      	bcs.n	8004680 <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 800466a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	7812      	ldrb	r2, [r2, #0]
 8004672:	3368      	adds	r3, #104	@ 0x68
 8004674:	443b      	add	r3, r7
 8004676:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	3301      	adds	r3, #1
 800467e:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 8004680:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8004684:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8004688:	429a      	cmp	r2, r3
 800468a:	d106      	bne.n	800469a <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 800468c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004690:	3368      	adds	r3, #104	@ 0x68
 8004692:	443b      	add	r3, r7
 8004694:	2280      	movs	r2, #128	@ 0x80
 8004696:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 800469a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800469e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d906      	bls.n	80046b4 <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 80046a6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046aa:	3368      	adds	r3, #104	@ 0x68
 80046ac:	443b      	add	r3, r7
 80046ae:	2200      	movs	r2, #0
 80046b0:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 80046b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046b8:	3301      	adds	r3, #1
 80046ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80046be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046c2:	2b0f      	cmp	r3, #15
 80046c4:	d9cb      	bls.n	800465e <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 80046c6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80046ca:	f107 0314 	add.w	r3, r7, #20
 80046ce:	4611      	mov	r1, r2
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 f8aa 	bl	800482a <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 80046d6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80046da:	f107 0314 	add.w	r3, r7, #20
 80046de:	4611      	mov	r1, r2
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 f8a2 	bl	800482a <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 80046e6:	f107 0314 	add.w	r3, r7, #20
 80046ea:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff fb43 	bl	8003d78 <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 80046f2:	7d3a      	ldrb	r2, [r7, #20]
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	3301      	adds	r3, #1
 80046fc:	7d7a      	ldrb	r2, [r7, #21]
 80046fe:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	3302      	adds	r3, #2
 8004704:	7dba      	ldrb	r2, [r7, #22]
 8004706:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	3303      	adds	r3, #3
 800470c:	7dfa      	ldrb	r2, [r7, #23]
 800470e:	701a      	strb	r2, [r3, #0]
}
 8004710:	bf00      	nop
 8004712:	3768      	adds	r7, #104	@ 0x68
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f7ff fb26 	bl	8003d78 <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	b25b      	sxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	da02      	bge.n	800473c <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 8004736:	2301      	movs	r3, #1
 8004738:	75bb      	strb	r3, [r7, #22]
 800473a:	e001      	b.n	8004740 <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 800473c:	2300      	movs	r3, #0
 800473e:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	f000 f83c 	bl	80047be <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 8004746:	7dbb      	ldrb	r3, [r7, #22]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d109      	bne.n	8004760 <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	330f      	adds	r3, #15
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	320f      	adds	r2, #15
 8004756:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800475a:	43db      	mvns	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 8004760:	2300      	movs	r3, #0
 8004762:	75fb      	strb	r3, [r7, #23]
 8004764:	e00a      	b.n	800477c <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 8004766:	7dfb      	ldrb	r3, [r7, #23]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	441a      	add	r2, r3
 800476c:	7dfb      	ldrb	r3, [r7, #23]
 800476e:	68b9      	ldr	r1, [r7, #8]
 8004770:	440b      	add	r3, r1
 8004772:	7812      	ldrb	r2, [r2, #0]
 8004774:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 8004776:	7dfb      	ldrb	r3, [r7, #23]
 8004778:	3301      	adds	r3, #1
 800477a:	75fb      	strb	r3, [r7, #23]
 800477c:	7dfb      	ldrb	r3, [r7, #23]
 800477e:	2b0f      	cmp	r3, #15
 8004780:	d9f1      	bls.n	8004766 <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	b25b      	sxtb	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	da02      	bge.n	8004792 <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 800478c:	2301      	movs	r3, #1
 800478e:	75bb      	strb	r3, [r7, #22]
 8004790:	e001      	b.n	8004796 <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 8004792:	2300      	movs	r3, #0
 8004794:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 8004796:	68b8      	ldr	r0, [r7, #8]
 8004798:	f000 f811 	bl	80047be <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 800479c:	7dbb      	ldrb	r3, [r7, #22]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d109      	bne.n	80047b6 <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	330f      	adds	r3, #15
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	320f      	adds	r2, #15
 80047ac:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 80047b0:	43db      	mvns	r3, r3
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	7013      	strb	r3, [r2, #0]
	}
}
 80047b6:	bf00      	nop
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 80047be:	b480      	push	{r7}
 80047c0:	b085      	sub	sp, #20
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 80047ca:	2300      	movs	r3, #0
 80047cc:	73fb      	strb	r3, [r7, #15]
 80047ce:	e022      	b.n	8004816 <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
 80047d2:	2b0e      	cmp	r3, #14
 80047d4:	d80d      	bhi.n	80047f2 <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	3301      	adds	r3, #1
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b25b      	sxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	da02      	bge.n	80047ec <Shift_Left+0x2e>
			{
				Overflow = 1;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73bb      	strb	r3, [r7, #14]
 80047ea:	e004      	b.n	80047f6 <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	73bb      	strb	r3, [r7, #14]
 80047f0:	e001      	b.n	80047f6 <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 80047f2:	2300      	movs	r3, #0
 80047f4:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4413      	add	r3, r2
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	005b      	lsls	r3, r3, #1
 8004800:	b2d9      	uxtb	r1, r3
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	4413      	add	r3, r2
 8004808:	7bba      	ldrb	r2, [r7, #14]
 800480a:	440a      	add	r2, r1
 800480c:	b2d2      	uxtb	r2, r2
 800480e:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 8004810:	7bfb      	ldrb	r3, [r7, #15]
 8004812:	3301      	adds	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	2b0f      	cmp	r3, #15
 800481a:	d9d9      	bls.n	80047d0 <Shift_Left+0x12>
	}
}
 800481c:	bf00      	nop
 800481e:	bf00      	nop
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 800482a:	b480      	push	{r7}
 800482c:	b085      	sub	sp, #20
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
 8004832:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 8004834:	2300      	movs	r3, #0
 8004836:	73fb      	strb	r3, [r7, #15]
 8004838:	e010      	b.n	800485c <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 800483a:	7bfb      	ldrb	r3, [r7, #15]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	4413      	add	r3, r2
 8004840:	7819      	ldrb	r1, [r3, #0]
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	4413      	add	r3, r2
 8004848:	781a      	ldrb	r2, [r3, #0]
 800484a:	7bfb      	ldrb	r3, [r7, #15]
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	4403      	add	r3, r0
 8004850:	404a      	eors	r2, r1
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 8004856:	7bfb      	ldrb	r3, [r7, #15]
 8004858:	3301      	adds	r3, #1
 800485a:	73fb      	strb	r3, [r7, #15]
 800485c:	7bfb      	ldrb	r3, [r7, #15]
 800485e:	2b0f      	cmp	r3, #15
 8004860:	d9eb      	bls.n	800483a <XOR+0x10>
	}
}
 8004862:	bf00      	nop
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <read_register>:

#define RFM95_REGISTER_INVERT_IQ_1_RX                    		0x67
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19

static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	607a      	str	r2, [r7, #4]
 800487a:	603b      	str	r3, [r7, #0]
 800487c:	460b      	mov	r3, r1
 800487e:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6858      	ldr	r0, [r3, #4]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	891b      	ldrh	r3, [r3, #8]
 8004888:	2200      	movs	r2, #0
 800488a:	4619      	mov	r1, r3
 800488c:	f7fd f83a 	bl	8001904 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7fu;
 8004890:	7afb      	ldrb	r3, [r7, #11]
 8004892:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004896:	b2db      	uxtb	r3, r3
 8004898:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	f107 0117 	add.w	r1, r7, #23
 80048a2:	2364      	movs	r3, #100	@ 0x64
 80048a4:	2201      	movs	r2, #1
 80048a6:	f7fd fe00 	bl	80024aa <HAL_SPI_Transmit>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <read_register+0x44>
		return false;
 80048b0:	2300      	movs	r3, #0
 80048b2:	e015      	b.n	80048e0 <read_register+0x70>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6818      	ldr	r0, [r3, #0]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	2364      	movs	r3, #100	@ 0x64
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	f7fd ff37 	bl	8002732 <HAL_SPI_Receive>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <read_register+0x5e>
		return false;
 80048ca:	2300      	movs	r3, #0
 80048cc:	e008      	b.n	80048e0 <read_register+0x70>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6858      	ldr	r0, [r3, #4]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	891b      	ldrh	r3, [r3, #8]
 80048d6:	2201      	movs	r2, #1
 80048d8:	4619      	mov	r1, r3
 80048da:	f7fd f813 	bl	8001904 <HAL_GPIO_WritePin>

	return true;
 80048de:	2301      	movs	r3, #1
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <write_register>:

static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	460b      	mov	r3, r1
 80048f2:	70fb      	strb	r3, [r7, #3]
 80048f4:	4613      	mov	r3, r2
 80048f6:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6858      	ldr	r0, [r3, #4]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	891b      	ldrh	r3, [r3, #8]
 8004900:	2200      	movs	r2, #0
 8004902:	4619      	mov	r1, r3
 8004904:	f7fc fffe 	bl	8001904 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800490e:	b2db      	uxtb	r3, r3
 8004910:	733b      	strb	r3, [r7, #12]
 8004912:	78bb      	ldrb	r3, [r7, #2]
 8004914:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
 800491a:	f107 010c 	add.w	r1, r7, #12
 800491e:	2364      	movs	r3, #100	@ 0x64
 8004920:	2202      	movs	r2, #2
 8004922:	f7fd fdc2 	bl	80024aa <HAL_SPI_Transmit>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <write_register+0x48>
		return false;
 800492c:	2300      	movs	r3, #0
 800492e:	e008      	b.n	8004942 <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6858      	ldr	r0, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	891b      	ldrh	r3, [r3, #8]
 8004938:	2201      	movs	r2, #1
 800493a:	4619      	mov	r1, r3
 800493c:	f7fc ffe2 	bl	8001904 <HAL_GPIO_WritePin>

	return true;
 8004940:	2301      	movs	r3, #1
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <config_set_channel>:

static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	460b      	mov	r3, r1
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 800495a:	7afb      	ldrb	r3, [r7, #11]
 800495c:	2b0f      	cmp	r3, #15
 800495e:	d905      	bls.n	800496c <config_set_channel+0x20>
 8004960:	4b0f      	ldr	r3, [pc, #60]	@ (80049a0 <config_set_channel+0x54>)
 8004962:	4a10      	ldr	r2, [pc, #64]	@ (80049a4 <config_set_channel+0x58>)
 8004964:	216d      	movs	r1, #109	@ 0x6d
 8004966:	4810      	ldr	r0, [pc, #64]	@ (80049a8 <config_set_channel+0x5c>)
 8004968:	f001 fb02 	bl	8005f70 <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 800496c:	7afa      	ldrb	r2, [r7, #11]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	321a      	adds	r2, #26
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800497e:	b21a      	sxth	r2, r3
 8004980:	7afb      	ldrb	r3, [r7, #11]
 8004982:	2101      	movs	r1, #1
 8004984:	fa01 f303 	lsl.w	r3, r1, r3
 8004988:	b21b      	sxth	r3, r3
 800498a:	4313      	orrs	r3, r2
 800498c:	b21b      	sxth	r3, r3
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	080072a0 	.word	0x080072a0
 80049a4:	08007540 	.word	0x08007540
 80049a8:	080072b4 	.word	0x080072b4

080049ac <config_load_default>:

static void config_load_default(rfm95_handle_t *handle)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f64a 3267 	movw	r2, #43879	@ 0xab67
 80049ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	handle->config.tx_frame_count = 0;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	handle->config.rx_frame_count = 0;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	handle->config.rx1_delay = 1;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	handle->config.channel_mask = 0;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
	config_set_channel(handle, 0, 868100000);
 80049de:	4a09      	ldr	r2, [pc, #36]	@ (8004a04 <config_load_default+0x58>)
 80049e0:	2100      	movs	r1, #0
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff ffb2 	bl	800494c <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 80049e8:	4a07      	ldr	r2, [pc, #28]	@ (8004a08 <config_load_default+0x5c>)
 80049ea:	2101      	movs	r1, #1
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7ff ffad 	bl	800494c <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 80049f2:	4a06      	ldr	r2, [pc, #24]	@ (8004a0c <config_load_default+0x60>)
 80049f4:	2102      	movs	r1, #2
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7ff ffa8 	bl	800494c <config_set_channel>
}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	33be27a0 	.word	0x33be27a0
 8004a08:	33c134e0 	.word	0x33c134e0
 8004a0c:	33c44220 	.word	0x33c44220

08004a10 <reset>:

static void reset(rfm95_handle_t *handle)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68d8      	ldr	r0, [r3, #12]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8a1b      	ldrh	r3, [r3, #16]
 8004a20:	2200      	movs	r2, #0
 8004a22:	4619      	mov	r1, r3
 8004a24:	f7fc ff6e 	bl	8001904 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8004a28:	2001      	movs	r0, #1
 8004a2a:	f7fc fc4f 	bl	80012cc <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68d8      	ldr	r0, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	8a1b      	ldrh	r3, [r3, #16]
 8004a36:	2201      	movs	r2, #1
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f7fc ff63 	bl	8001904 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8004a3e:	2005      	movs	r0, #5
 8004a40:	f7fc fc44 	bl	80012cc <HAL_Delay>
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <configure_frequency>:

static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 8004a4c:	b5b0      	push	{r4, r5, r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8004a56:	6839      	ldr	r1, [r7, #0]
 8004a58:	2000      	movs	r0, #0
 8004a5a:	460a      	mov	r2, r1
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	0b55      	lsrs	r5, r2, #13
 8004a60:	04d4      	lsls	r4, r2, #19
 8004a62:	4a27      	ldr	r2, [pc, #156]	@ (8004b00 <configure_frequency+0xb4>)
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	4620      	mov	r0, r4
 8004a6a:	4629      	mov	r1, r5
 8004a6c:	f7fb fc68 	bl	8000340 <__aeabi_uldivmod>
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8004a78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	0c02      	lsrs	r2, r0, #16
 8004a86:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004a8a:	0c0b      	lsrs	r3, r1, #16
 8004a8c:	b2d3      	uxtb	r3, r2
 8004a8e:	461a      	mov	r2, r3
 8004a90:	2106      	movs	r1, #6
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7ff ff28 	bl	80048e8 <write_register>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	f083 0301 	eor.w	r3, r3, #1
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <configure_frequency+0x5c>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e026      	b.n	8004af6 <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8004aa8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004aac:	f04f 0200 	mov.w	r2, #0
 8004ab0:	f04f 0300 	mov.w	r3, #0
 8004ab4:	0a02      	lsrs	r2, r0, #8
 8004ab6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004aba:	0a0b      	lsrs	r3, r1, #8
 8004abc:	b2d3      	uxtb	r3, r2
 8004abe:	461a      	mov	r2, r3
 8004ac0:	2107      	movs	r1, #7
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7ff ff10 	bl	80048e8 <write_register>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f083 0301 	eor.w	r3, r3, #1
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <configure_frequency+0x8c>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e00e      	b.n	8004af6 <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 8004ad8:	7a3b      	ldrb	r3, [r7, #8]
 8004ada:	461a      	mov	r2, r3
 8004adc:	2108      	movs	r1, #8
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff ff02 	bl	80048e8 <write_register>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f083 0301 	eor.w	r3, r3, #1
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d001      	beq.n	8004af4 <configure_frequency+0xa8>
 8004af0:	2300      	movs	r3, #0
 8004af2:	e000      	b.n	8004af6 <configure_frequency+0xaa>

	return true;
 8004af4:	2301      	movs	r3, #1
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bdb0      	pop	{r4, r5, r7, pc}
 8004afe:	bf00      	nop
 8004b00:	01e84800 	.word	0x01e84800

08004b04 <configure_channel>:

static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8004b14:	461a      	mov	r2, r3
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	fa42 f303 	asr.w	r3, r2, r3
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d105      	bne.n	8004b30 <configure_channel+0x2c>
 8004b24:	4b09      	ldr	r3, [pc, #36]	@ (8004b4c <configure_channel+0x48>)
 8004b26:	4a0a      	ldr	r2, [pc, #40]	@ (8004b50 <configure_channel+0x4c>)
 8004b28:	2194      	movs	r1, #148	@ 0x94
 8004b2a:	480a      	ldr	r0, [pc, #40]	@ (8004b54 <configure_channel+0x50>)
 8004b2c:	f001 fa20 	bl	8005f70 <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	321a      	adds	r2, #26
 8004b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7ff ff85 	bl	8004a4c <configure_frequency>
 8004b42:	4603      	mov	r3, r0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	080072d8 	.word	0x080072d8
 8004b50:	08007554 	.word	0x08007554
 8004b54:	080072b4 	.word	0x080072b4

08004b58 <wait_for_irq>:

static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	460b      	mov	r3, r1
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	72fb      	strb	r3, [r7, #11]
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6a:	4798      	blx	r3
 8004b6c:	4601      	mov	r1, r0
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	fb02 f303 	mul.w	r3, r2, r3
 8004b78:	4a0e      	ldr	r2, [pc, #56]	@ (8004bb4 <wait_for_irq+0x5c>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	099b      	lsrs	r3, r3, #6
 8004b80:	440b      	add	r3, r1
 8004b82:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 8004b84:	e008      	b.n	8004b98 <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b8a:	4798      	blx	r3
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d801      	bhi.n	8004b98 <wait_for_irq+0x40>
			return false;
 8004b94:	2300      	movs	r3, #0
 8004b96:	e008      	b.n	8004baa <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 8004b98:	7afb      	ldrb	r3, [r7, #11]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	332a      	adds	r3, #42	@ 0x2a
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	4413      	add	r3, r2
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d0ee      	beq.n	8004b86 <wait_for_irq+0x2e>
		}
	}

	return true;
 8004ba8:	2301      	movs	r3, #1
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3718      	adds	r7, #24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	10624dd3 	.word	0x10624dd3

08004bb8 <wait_for_rx_irqs>:

static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() +
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc4:	4798      	blx	r3
 8004bc6:	4602      	mov	r2, r0
	                        RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004bd0:	fb01 f303 	mul.w	r3, r1, r3
 8004bd4:	4912      	ldr	r1, [pc, #72]	@ (8004c20 <wait_for_rx_irqs+0x68>)
 8004bd6:	fba1 1303 	umull	r1, r3, r1, r3
 8004bda:	099b      	lsrs	r3, r3, #6
	uint32_t timeout_tick = handle->get_precision_tick() +
 8004bdc:	4413      	add	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8004be0:	e008      	b.n	8004bf4 <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be6:	4798      	blx	r3
 8004be8:	4602      	mov	r2, r0
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d801      	bhi.n	8004bf4 <wait_for_rx_irqs+0x3c>
			return false;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e011      	b.n	8004c18 <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d104      	bne.n	8004c08 <wait_for_rx_irqs+0x50>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0ec      	beq.n	8004be2 <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	10624dd3 	.word	0x10624dd3

08004c24 <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 8004c30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	dd03      	ble.n	8004c40 <rfm95_set_power+0x1c>
 8004c38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c3c:	2b11      	cmp	r3, #17
 8004c3e:	dd09      	ble.n	8004c54 <rfm95_set_power+0x30>
 8004c40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c44:	2b14      	cmp	r3, #20
 8004c46:	d005      	beq.n	8004c54 <rfm95_set_power+0x30>
 8004c48:	4b2c      	ldr	r3, [pc, #176]	@ (8004cfc <rfm95_set_power+0xd8>)
 8004c4a:	4a2d      	ldr	r2, [pc, #180]	@ (8004d00 <rfm95_set_power+0xdc>)
 8004c4c:	21b5      	movs	r1, #181	@ 0xb5
 8004c4e:	482d      	ldr	r0, [pc, #180]	@ (8004d04 <rfm95_set_power+0xe0>)
 8004c50:	f001 f98e 	bl	8005f70 <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 8004c54:	2300      	movs	r3, #0
 8004c56:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 8004c5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	dd18      	ble.n	8004c96 <rfm95_set_power+0x72>
 8004c64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c68:	2b11      	cmp	r3, #17
 8004c6a:	dc14      	bgt.n	8004c96 <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 8004c6c:	7b3b      	ldrb	r3, [r7, #12]
 8004c6e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004c72:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8004c74:	7b3b      	ldrb	r3, [r7, #12]
 8004c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c7a:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 8004c7c:	78fb      	ldrb	r3, [r7, #3]
 8004c7e:	3b02      	subs	r3, #2
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	7b3b      	ldrb	r3, [r7, #12]
 8004c8a:	f362 0303 	bfi	r3, r2, #0, #4
 8004c8e:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 8004c90:	2384      	movs	r3, #132	@ 0x84
 8004c92:	73fb      	strb	r3, [r7, #15]
 8004c94:	e011      	b.n	8004cba <rfm95_set_power+0x96>

	} else if (power == 20) {
 8004c96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c9a:	2b14      	cmp	r3, #20
 8004c9c:	d10d      	bne.n	8004cba <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 8004c9e:	7b3b      	ldrb	r3, [r7, #12]
 8004ca0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004ca4:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8004ca6:	7b3b      	ldrb	r3, [r7, #12]
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cac:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 8004cae:	7b3b      	ldrb	r3, [r7, #12]
 8004cb0:	f043 030f 	orr.w	r3, r3, #15
 8004cb4:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 8004cb6:	2387      	movs	r3, #135	@ 0x87
 8004cb8:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 8004cba:	7b3b      	ldrb	r3, [r7, #12]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	2109      	movs	r1, #9
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7ff fe11 	bl	80048e8 <write_register>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	f083 0301 	eor.w	r3, r3, #1
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <rfm95_set_power+0xb2>
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	e00e      	b.n	8004cf4 <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	461a      	mov	r2, r3
 8004cda:	214d      	movs	r1, #77	@ 0x4d
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7ff fe03 	bl	80048e8 <write_register>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	f083 0301 	eor.w	r3, r3, #1
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <rfm95_set_power+0xce>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e000      	b.n	8004cf4 <rfm95_set_power+0xd0>

	return true;
 8004cf2:	2301      	movs	r3, #1
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	0800730c 	.word	0x0800730c
 8004d00:	08007568 	.word	0x08007568
 8004d04:	080072b4 	.word	0x080072b4

08004d08 <rfm95_init>:

bool rfm95_init(rfm95_handle_t *handle)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d1a:	d005      	beq.n	8004d28 <rfm95_init+0x20>
 8004d1c:	4b99      	ldr	r3, [pc, #612]	@ (8004f84 <rfm95_init+0x27c>)
 8004d1e:	4a9a      	ldr	r2, [pc, #616]	@ (8004f88 <rfm95_init+0x280>)
 8004d20:	21cf      	movs	r1, #207	@ 0xcf
 8004d22:	489a      	ldr	r0, [pc, #616]	@ (8004f8c <rfm95_init+0x284>)
 8004d24:	f001 f924 	bl	8005f70 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d005      	beq.n	8004d3e <rfm95_init+0x36>
 8004d32:	4b97      	ldr	r3, [pc, #604]	@ (8004f90 <rfm95_init+0x288>)
 8004d34:	4a94      	ldr	r2, [pc, #592]	@ (8004f88 <rfm95_init+0x280>)
 8004d36:	21d0      	movs	r1, #208	@ 0xd0
 8004d38:	4894      	ldr	r0, [pc, #592]	@ (8004f8c <rfm95_init+0x284>)
 8004d3a:	f001 f919 	bl	8005f70 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <rfm95_init+0x4c>
 8004d48:	4b92      	ldr	r3, [pc, #584]	@ (8004f94 <rfm95_init+0x28c>)
 8004d4a:	4a8f      	ldr	r2, [pc, #572]	@ (8004f88 <rfm95_init+0x280>)
 8004d4c:	21d1      	movs	r1, #209	@ 0xd1
 8004d4e:	488f      	ldr	r0, [pc, #572]	@ (8004f8c <rfm95_init+0x284>)
 8004d50:	f001 f90e 	bl	8005f70 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <rfm95_init+0x62>
 8004d5e:	4b8e      	ldr	r3, [pc, #568]	@ (8004f98 <rfm95_init+0x290>)
 8004d60:	4a89      	ldr	r2, [pc, #548]	@ (8004f88 <rfm95_init+0x280>)
 8004d62:	21d2      	movs	r1, #210	@ 0xd2
 8004d64:	4889      	ldr	r0, [pc, #548]	@ (8004f8c <rfm95_init+0x284>)
 8004d66:	f001 f903 	bl	8005f70 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <rfm95_init+0x78>
 8004d74:	4b89      	ldr	r3, [pc, #548]	@ (8004f9c <rfm95_init+0x294>)
 8004d76:	4a84      	ldr	r2, [pc, #528]	@ (8004f88 <rfm95_init+0x280>)
 8004d78:	21d3      	movs	r1, #211	@ 0xd3
 8004d7a:	4884      	ldr	r0, [pc, #528]	@ (8004f8c <rfm95_init+0x284>)
 8004d7c:	f001 f8f8 	bl	8005f70 <__assert_func>
	assert(handle->get_precision_tick != NULL);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d105      	bne.n	8004d94 <rfm95_init+0x8c>
 8004d88:	4b85      	ldr	r3, [pc, #532]	@ (8004fa0 <rfm95_init+0x298>)
 8004d8a:	4a7f      	ldr	r2, [pc, #508]	@ (8004f88 <rfm95_init+0x280>)
 8004d8c:	21d4      	movs	r1, #212	@ 0xd4
 8004d8e:	487f      	ldr	r0, [pc, #508]	@ (8004f8c <rfm95_init+0x284>)
 8004d90:	f001 f8ee 	bl	8005f70 <__assert_func>
	assert(handle->random_int != NULL);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d105      	bne.n	8004da8 <rfm95_init+0xa0>
 8004d9c:	4b81      	ldr	r3, [pc, #516]	@ (8004fa4 <rfm95_init+0x29c>)
 8004d9e:	4a7a      	ldr	r2, [pc, #488]	@ (8004f88 <rfm95_init+0x280>)
 8004da0:	21d5      	movs	r1, #213	@ 0xd5
 8004da2:	487a      	ldr	r0, [pc, #488]	@ (8004f8c <rfm95_init+0x284>)
 8004da4:	f001 f8e4 	bl	8005f70 <__assert_func>
	assert(handle->precision_sleep_until != NULL);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d105      	bne.n	8004dbc <rfm95_init+0xb4>
 8004db0:	4b7d      	ldr	r3, [pc, #500]	@ (8004fa8 <rfm95_init+0x2a0>)
 8004db2:	4a75      	ldr	r2, [pc, #468]	@ (8004f88 <rfm95_init+0x280>)
 8004db4:	21d6      	movs	r1, #214	@ 0xd6
 8004db6:	4875      	ldr	r0, [pc, #468]	@ (8004f8c <rfm95_init+0x284>)
 8004db8:	f001 f8da 	bl	8005f70 <__assert_func>
	assert(handle->precision_tick_frequency > 10000);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc0:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d805      	bhi.n	8004dd4 <rfm95_init+0xcc>
 8004dc8:	4b78      	ldr	r3, [pc, #480]	@ (8004fac <rfm95_init+0x2a4>)
 8004dca:	4a6f      	ldr	r2, [pc, #444]	@ (8004f88 <rfm95_init+0x280>)
 8004dcc:	21d7      	movs	r1, #215	@ 0xd7
 8004dce:	486f      	ldr	r0, [pc, #444]	@ (8004f8c <rfm95_init+0x284>)
 8004dd0:	f001 f8ce 	bl	8005f70 <__assert_func>

	reset(handle);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff fe1b 	bl	8004a10 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d012      	beq.n	8004e08 <rfm95_init+0x100>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	3260      	adds	r2, #96	@ 0x60
 8004dea:	4610      	mov	r0, r2
 8004dec:	4798      	blx	r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	f083 0301 	eor.w	r3, r3, #1
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d106      	bne.n	8004e08 <rfm95_init+0x100>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004e00:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d002      	beq.n	8004e0e <rfm95_init+0x106>
		config_load_default(handle);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fdcf 	bl	80049ac <config_load_default>
	}

	// Check for correct version.
	uint8_t version;
	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 8004e0e:	f107 020f 	add.w	r2, r7, #15
 8004e12:	2301      	movs	r3, #1
 8004e14:	2142      	movs	r1, #66	@ 0x42
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7ff fd2a 	bl	8004870 <read_register>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	f083 0301 	eor.w	r3, r3, #1
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d001      	beq.n	8004e2c <rfm95_init+0x124>
 8004e28:	2300      	movs	r3, #0
 8004e2a:	e0a7      	b.n	8004f7c <rfm95_init+0x274>
	if (version != RFM9x_VER) return false;
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
 8004e2e:	2b12      	cmp	r3, #18
 8004e30:	d001      	beq.n	8004e36 <rfm95_init+0x12e>
 8004e32:	2300      	movs	r3, #0
 8004e34:	e0a2      	b.n	8004f7c <rfm95_init+0x274>

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 8004e36:	2200      	movs	r2, #0
 8004e38:	2101      	movs	r1, #1
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7ff fd54 	bl	80048e8 <write_register>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f083 0301 	eor.w	r3, r3, #1
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <rfm95_init+0x148>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	e095      	b.n	8004f7c <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004e50:	2280      	movs	r2, #128	@ 0x80
 8004e52:	2101      	movs	r1, #1
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7ff fd47 	bl	80048e8 <write_register>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f083 0301 	eor.w	r3, r3, #1
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <rfm95_init+0x162>
 8004e66:	2300      	movs	r3, #0
 8004e68:	e088      	b.n	8004f7c <rfm95_init+0x274>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2140      	movs	r1, #64	@ 0x40
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7ff fd3a 	bl	80048e8 <write_register>
 8004e74:	4603      	mov	r3, r0
 8004e76:	f083 0301 	eor.w	r3, r3, #1
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <rfm95_init+0x17c>
 8004e80:	2300      	movs	r3, #0
 8004e82:	e07b      	b.n	8004f7c <rfm95_init+0x274>

	if (handle->on_after_interrupts_configured != NULL) {
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <rfm95_init+0x18a>
		handle->on_after_interrupts_configured();
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e90:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	if (!rfm95_set_power(handle, 17)) return false;
 8004e92:	2111      	movs	r1, #17
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f7ff fec5 	bl	8004c24 <rfm95_set_power>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	f083 0301 	eor.w	r3, r3, #1
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <rfm95_init+0x1a2>
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	e068      	b.n	8004f7c <rfm95_init+0x274>

	// Set LNA to the highest gain with 150% boost.
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8004eaa:	2223      	movs	r2, #35	@ 0x23
 8004eac:	210c      	movs	r1, #12
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7ff fd1a 	bl	80048e8 <write_register>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	f083 0301 	eor.w	r3, r3, #1
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d001      	beq.n	8004ec4 <rfm95_init+0x1bc>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	e05b      	b.n	8004f7c <rfm95_init+0x274>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2120      	movs	r1, #32
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7ff fd0d 	bl	80048e8 <write_register>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	f083 0301 	eor.w	r3, r3, #1
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <rfm95_init+0x1d6>
 8004eda:	2300      	movs	r3, #0
 8004edc:	e04e      	b.n	8004f7c <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 8004ede:	2208      	movs	r2, #8
 8004ee0:	2121      	movs	r1, #33	@ 0x21
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7ff fd00 	bl	80048e8 <write_register>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	f083 0301 	eor.w	r3, r3, #1
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d001      	beq.n	8004ef8 <rfm95_init+0x1f0>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e041      	b.n	8004f7c <rfm95_init+0x274>

	// Set TTN sync word 0x34.
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 8004ef8:	2234      	movs	r2, #52	@ 0x34
 8004efa:	2139      	movs	r1, #57	@ 0x39
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7ff fcf3 	bl	80048e8 <write_register>
 8004f02:	4603      	mov	r3, r0
 8004f04:	f083 0301 	eor.w	r3, r3, #1
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <rfm95_init+0x20a>
 8004f0e:	2300      	movs	r3, #0
 8004f10:	e034      	b.n	8004f7c <rfm95_init+0x274>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 8004f12:	2280      	movs	r2, #128	@ 0x80
 8004f14:	210e      	movs	r1, #14
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7ff fce6 	bl	80048e8 <write_register>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	f083 0301 	eor.w	r3, r3, #1
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <rfm95_init+0x224>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e027      	b.n	8004f7c <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	210f      	movs	r1, #15
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f7ff fcd9 	bl	80048e8 <write_register>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f083 0301 	eor.w	r3, r3, #1
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <rfm95_init+0x23e>
 8004f42:	2300      	movs	r3, #0
 8004f44:	e01a      	b.n	8004f7c <rfm95_init+0x274>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 8004f46:	2240      	movs	r2, #64	@ 0x40
 8004f48:	2123      	movs	r1, #35	@ 0x23
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7ff fccc 	bl	80048e8 <write_register>
 8004f50:	4603      	mov	r3, r0
 8004f52:	f083 0301 	eor.w	r3, r3, #1
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <rfm95_init+0x258>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	e00d      	b.n	8004f7c <rfm95_init+0x274>

	// Let module sleep after initialisation.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004f60:	2280      	movs	r2, #128	@ 0x80
 8004f62:	2101      	movs	r1, #1
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f7ff fcbf 	bl	80048e8 <write_register>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	f083 0301 	eor.w	r3, r3, #1
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <rfm95_init+0x272>
 8004f76:	2300      	movs	r3, #0
 8004f78:	e000      	b.n	8004f7c <rfm95_init+0x274>

	return true;
 8004f7a:	2301      	movs	r3, #1
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	08007338 	.word	0x08007338
 8004f88:	08007578 	.word	0x08007578
 8004f8c:	080072b4 	.word	0x080072b4
 8004f90:	0800736c 	.word	0x0800736c
 8004f94:	080073a8 	.word	0x080073a8
 8004f98:	080073e0 	.word	0x080073e0
 8004f9c:	0800741c 	.word	0x0800741c
 8004fa0:	08007454 	.word	0x08007454
 8004fa4:	08007478 	.word	0x08007478
 8004fa8:	08007494 	.word	0x08007494
 8004fac:	080074bc 	.word	0x080074bc

08004fb0 <process_mac_commands>:

static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length,
                                 int8_t snr)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08c      	sub	sp, #48	@ 0x30
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t answer_index = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	while (index < frame_payload_length) {
 8004fca:	e1dd      	b.n	8005388 <process_mac_commands+0x3d8>
		switch (frame_payload[index++])
 8004fcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	4413      	add	r3, r2
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	2b0c      	cmp	r3, #12
 8004fe2:	f200 81d1 	bhi.w	8005388 <process_mac_commands+0x3d8>
 8004fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8004fec <process_mac_commands+0x3c>)
 8004fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fec:	08005021 	.word	0x08005021
 8004ff0:	0800503b 	.word	0x0800503b
 8004ff4:	08005059 	.word	0x08005059
 8004ff8:	08005077 	.word	0x08005077
 8004ffc:	08005091 	.word	0x08005091
 8005000:	0800513f 	.word	0x0800513f
 8005004:	080051ad 	.word	0x080051ad
 8005008:	080052df 	.word	0x080052df
 800500c:	0800533f 	.word	0x0800533f
 8005010:	0800534d 	.word	0x0800534d
 8005014:	0800535f 	.word	0x0800535f
 8005018:	0800536d 	.word	0x0800536d
 800501c:	08005389 	.word	0x08005389
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 8005020:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	429a      	cmp	r2, r3
 8005028:	d801      	bhi.n	800502e <process_mac_commands+0x7e>
 800502a:	2300      	movs	r3, #0
 800502c:	e1b7      	b.n	800539e <process_mac_commands+0x3ee>

				index += 1;
 800502e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005032:	3301      	adds	r3, #1
 8005034:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005038:	e1a6      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 800503a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800503e:	3301      	adds	r3, #1
 8005040:	461a      	mov	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4293      	cmp	r3, r2
 8005046:	d801      	bhi.n	800504c <process_mac_commands+0x9c>
 8005048:	2300      	movs	r3, #0
 800504a:	e1a8      	b.n	800539e <process_mac_commands+0x3ee>

				index += 2;
 800504c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005050:	3302      	adds	r3, #2
 8005052:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005056:	e197      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 8005058:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800505c:	3303      	adds	r3, #3
 800505e:	461a      	mov	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4293      	cmp	r3, r2
 8005064:	d801      	bhi.n	800506a <process_mac_commands+0xba>
 8005066:	2300      	movs	r3, #0
 8005068:	e199      	b.n	800539e <process_mac_commands+0x3ee>

				index += 4;
 800506a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800506e:	3304      	adds	r3, #4
 8005070:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005074:	e188      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 8005076:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	429a      	cmp	r2, r3
 800507e:	d801      	bhi.n	8005084 <process_mac_commands+0xd4>
 8005080:	2300      	movs	r3, #0
 8005082:	e18c      	b.n	800539e <process_mac_commands+0x3ee>

				index += 1;
 8005084:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005088:	3301      	adds	r3, #1
 800508a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800508e:	e17b      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8005090:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005094:	3304      	adds	r3, #4
 8005096:	461a      	mov	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4293      	cmp	r3, r2
 800509c:	d801      	bhi.n	80050a2 <process_mac_commands+0xf2>
 800509e:	2300      	movs	r3, #0
 80050a0:	e17d      	b.n	800539e <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80050a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80050a6:	2b30      	cmp	r3, #48	@ 0x30
 80050a8:	d901      	bls.n	80050ae <process_mac_commands+0xfe>
 80050aa:	2300      	movs	r3, #0
 80050ac:	e177      	b.n	800539e <process_mac_commands+0x3ee>

				uint8_t dl_settings = frame_payload[index++];
 80050ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050b2:	1c5a      	adds	r2, r3, #1
 80050b4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80050b8:	461a      	mov	r2, r3
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	4413      	add	r3, r2
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	77bb      	strb	r3, [r7, #30]
				uint8_t frequency_lsb = frame_payload[index++];
 80050c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80050cc:	461a      	mov	r2, r3
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	777b      	strb	r3, [r7, #29]
				uint8_t frequency_msb = frame_payload[index++];
 80050d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050da:	1c5a      	adds	r2, r3, #1
 80050dc:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80050e0:	461a      	mov	r2, r3
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4413      	add	r3, r2
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	773b      	strb	r3, [r7, #28]
				uint8_t frequency_hsb = frame_payload[index++];
 80050ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80050f4:	461a      	mov	r2, r3
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4413      	add	r3, r2
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	76fb      	strb	r3, [r7, #27]
				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 80050fe:	7f7a      	ldrb	r2, [r7, #29]
 8005100:	7f3b      	ldrb	r3, [r7, #28]
 8005102:	021b      	lsls	r3, r3, #8
 8005104:	431a      	orrs	r2, r3
 8005106:	7efb      	ldrb	r3, [r7, #27]
 8005108:	041b      	lsls	r3, r3, #16
 800510a:	4313      	orrs	r3, r2
 800510c:	2264      	movs	r2, #100	@ 0x64
 800510e:	fb02 f303 	mul.w	r3, r2, r3
 8005112:	617b      	str	r3, [r7, #20]

				answer_buffer[answer_index++] = 0x05;
 8005114:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005118:	1c5a      	adds	r2, r3, #1
 800511a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800511e:	461a      	mov	r2, r3
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	4413      	add	r3, r2
 8005124:	2205      	movs	r2, #5
 8005126:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 8005128:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005132:	461a      	mov	r2, r3
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	4413      	add	r3, r2
 8005138:	2207      	movs	r2, #7
 800513a:	701a      	strb	r2, [r3, #0]
				break;
 800513c:	e124      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 800513e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005142:	2b2f      	cmp	r3, #47	@ 0x2f
 8005144:	d901      	bls.n	800514a <process_mac_commands+0x19a>
 8005146:	2300      	movs	r3, #0
 8005148:	e129      	b.n	800539e <process_mac_commands+0x3ee>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 800514a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800514e:	f003 031f 	and.w	r3, r3, #31
 8005152:	f887 3020 	strb.w	r3, [r7, #32]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515a:	2b00      	cmp	r3, #0
 800515c:	d004      	beq.n	8005168 <process_mac_commands+0x1b8>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005162:	4798      	blx	r3
 8005164:	4603      	mov	r3, r0
 8005166:	e000      	b.n	800516a <process_mac_commands+0x1ba>
 8005168:	23ff      	movs	r3, #255	@ 0xff
 800516a:	77fb      	strb	r3, [r7, #31]

				answer_buffer[answer_index++] = 0x06;
 800516c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005176:	461a      	mov	r2, r3
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	4413      	add	r3, r2
 800517c:	2206      	movs	r2, #6
 800517e:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 8005180:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800518a:	461a      	mov	r2, r3
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4413      	add	r3, r2
 8005190:	7ffa      	ldrb	r2, [r7, #31]
 8005192:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 8005194:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800519e:	461a      	mov	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	4413      	add	r3, r2
 80051a4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80051a8:	701a      	strb	r2, [r3, #0]
				break;
 80051aa:	e0ed      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 80051ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051b0:	3304      	adds	r3, #4
 80051b2:	461a      	mov	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d801      	bhi.n	80051be <process_mac_commands+0x20e>
 80051ba:	2300      	movs	r3, #0
 80051bc:	e0ef      	b.n	800539e <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80051be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80051c2:	2b30      	cmp	r3, #48	@ 0x30
 80051c4:	d901      	bls.n	80051ca <process_mac_commands+0x21a>
 80051c6:	2300      	movs	r3, #0
 80051c8:	e0e9      	b.n	800539e <process_mac_commands+0x3ee>

				uint8_t channel_index = frame_payload[index++];
 80051ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051ce:	1c5a      	adds	r2, r3, #1
 80051d0:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051d4:	461a      	mov	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	4413      	add	r3, r2
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
				uint8_t frequency_lsb = frame_payload[index++];
 80051e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051ea:	461a      	mov	r2, r3
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4413      	add	r3, r2
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
				uint8_t frequency_msb = frame_payload[index++];
 80051f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8005200:	461a      	mov	r2, r3
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				uint8_t frequency_hsb = frame_payload[index++];
 800520c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8005216:	461a      	mov	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4413      	add	r3, r2
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
				uint8_t min_max_dr = frame_payload[index++];
 8005222:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800522c:	461a      	mov	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	4413      	add	r3, r2
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8005238:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800523c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	431a      	orrs	r2, r3
 8005244:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005248:	041b      	lsls	r3, r3, #16
 800524a:	4313      	orrs	r3, r2
 800524c:	2264      	movs	r2, #100	@ 0x64
 800524e:	fb02 f303 	mul.w	r3, r2, r3
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
				uint8_t min_dr = min_max_dr & 0x0f;
 8005254:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 8005260:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005264:	091b      	lsrs	r3, r3, #4
 8005266:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

				if (channel_index >= 3) {
 800526a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800526e:	2b02      	cmp	r3, #2
 8005270:	d906      	bls.n	8005280 <process_mac_commands+0x2d0>
					config_set_channel(handle, channel_index, frequency);
 8005272:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005278:	4619      	mov	r1, r3
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f7ff fb66 	bl	800494c <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 8005280:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005284:	2b05      	cmp	r3, #5
 8005286:	d903      	bls.n	8005290 <process_mac_commands+0x2e0>
 8005288:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800528c:	2b04      	cmp	r3, #4
 800528e:	d901      	bls.n	8005294 <process_mac_commands+0x2e4>
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <process_mac_commands+0x2e6>
 8005294:	2300      	movs	r3, #0
 8005296:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800529a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

				answer_buffer[answer_index++] = 0x07;
 80052a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80052b0:	461a      	mov	r2, r3
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	4413      	add	r3, r2
 80052b6:	2207      	movs	r2, #7
 80052b8:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 80052ba:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	b25b      	sxtb	r3, r3
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	b25a      	sxtb	r2, r3
 80052c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052cc:	1c59      	adds	r1, r3, #1
 80052ce:	f887 102e 	strb.w	r1, [r7, #46]	@ 0x2e
 80052d2:	4619      	mov	r1, r3
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	440b      	add	r3, r1
 80052d8:	b2d2      	uxtb	r2, r2
 80052da:	701a      	strb	r2, [r3, #0]
				break;
 80052dc:	e054      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 80052de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d801      	bhi.n	80052ec <process_mac_commands+0x33c>
 80052e8:	2300      	movs	r3, #0
 80052ea:	e058      	b.n	800539e <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80052ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052f0:	2b30      	cmp	r3, #48	@ 0x30
 80052f2:	d901      	bls.n	80052f8 <process_mac_commands+0x348>
 80052f4:	2300      	movs	r3, #0
 80052f6:	e052      	b.n	800539e <process_mac_commands+0x3ee>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 80052f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052fc:	1c5a      	adds	r2, r3, #1
 80052fe:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8005302:	461a      	mov	r2, r3
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	4413      	add	r3, r2
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	f003 030f 	and.w	r3, r3, #15
 800530e:	b2da      	uxtb	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				if (handle->config.rx1_delay == 0) {
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 800531c:	2b00      	cmp	r3, #0
 800531e:	d103      	bne.n	8005328 <process_mac_commands+0x378>
					handle->config.rx1_delay = 1;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 8005328:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800532c:	1c5a      	adds	r2, r3, #1
 800532e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005332:	461a      	mov	r2, r3
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	4413      	add	r3, r2
 8005338:	2208      	movs	r2, #8
 800533a:	701a      	strb	r2, [r3, #0]
				break;
 800533c:	e024      	b.n	8005388 <process_mac_commands+0x3d8>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 800533e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	429a      	cmp	r2, r3
 8005346:	d818      	bhi.n	800537a <process_mac_commands+0x3ca>
 8005348:	2300      	movs	r3, #0
 800534a:	e028      	b.n	800539e <process_mac_commands+0x3ee>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 800534c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005350:	3304      	adds	r3, #4
 8005352:	461a      	mov	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4293      	cmp	r3, r2
 8005358:	d811      	bhi.n	800537e <process_mac_commands+0x3ce>
 800535a:	2300      	movs	r3, #0
 800535c:	e01f      	b.n	800539e <process_mac_commands+0x3ee>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 800535e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	429a      	cmp	r2, r3
 8005366:	d80c      	bhi.n	8005382 <process_mac_commands+0x3d2>
 8005368:	2300      	movs	r3, #0
 800536a:	e018      	b.n	800539e <process_mac_commands+0x3ee>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 800536c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	429a      	cmp	r2, r3
 8005374:	d807      	bhi.n	8005386 <process_mac_commands+0x3d6>
 8005376:	2300      	movs	r3, #0
 8005378:	e011      	b.n	800539e <process_mac_commands+0x3ee>
				break;
 800537a:	bf00      	nop
 800537c:	e004      	b.n	8005388 <process_mac_commands+0x3d8>
				break;
 800537e:	bf00      	nop
 8005380:	e002      	b.n	8005388 <process_mac_commands+0x3d8>
				break;
 8005382:	bf00      	nop
 8005384:	e000      	b.n	8005388 <process_mac_commands+0x3d8>

				break;
 8005386:	bf00      	nop
	while (index < frame_payload_length) {
 8005388:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	429a      	cmp	r2, r3
 8005390:	f63f ae1c 	bhi.w	8004fcc <process_mac_commands+0x1c>
				break;
			}
		}
	}

	*answer_buffer_length = answer_index;
 8005394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005396:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800539a:	701a      	strb	r2, [r3, #0]
	return true;
 800539c:	2301      	movs	r3, #1
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3730      	adds	r7, #48	@ 0x30
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop

080053a8 <receive_at_scheduled_time>:

static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053ba:	492b      	ldr	r1, [pc, #172]	@ (8005468 <receive_at_scheduled_time+0xc0>)
 80053bc:	fba1 1202 	umull	r1, r2, r1, r2
 80053c0:	0992      	lsrs	r2, r2, #6
 80053c2:	6839      	ldr	r1, [r7, #0]
 80053c4:	1a8a      	subs	r2, r1, r2
 80053c6:	4610      	mov	r0, r2
 80053c8:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 80053ca:	2200      	movs	r2, #0
 80053cc:	2140      	movs	r1, #64	@ 0x40
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff fa8a 	bl	80048e8 <write_register>
 80053d4:	4603      	mov	r3, r0
 80053d6:	f083 0301 	eor.w	r3, r3, #1
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <receive_at_scheduled_time+0x3c>
 80053e0:	2300      	movs	r3, #0
 80053e2:	e03c      	b.n	800545e <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80053e4:	22ff      	movs	r2, #255	@ 0xff
 80053e6:	2112      	movs	r1, #18
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7ff fa7d 	bl	80048e8 <write_register>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f083 0301 	eor.w	r3, r3, #1
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <receive_at_scheduled_time+0x56>
 80053fa:	2300      	movs	r3, #0
 80053fc:	e02f      	b.n	800545e <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8005416:	2281      	movs	r2, #129	@ 0x81
 8005418:	2101      	movs	r1, #1
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff fa64 	bl	80048e8 <write_register>
 8005420:	4603      	mov	r3, r0
 8005422:	f083 0301 	eor.w	r3, r3, #1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <receive_at_scheduled_time+0x88>
 800542c:	2300      	movs	r3, #0
 800542e:	e016      	b.n	800545e <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8005430:	220a      	movs	r2, #10
 8005432:	2102      	movs	r1, #2
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f7ff fb8f 	bl	8004b58 <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543e:	6838      	ldr	r0, [r7, #0]
 8005440:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 8005442:	2286      	movs	r2, #134	@ 0x86
 8005444:	2101      	movs	r1, #1
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff fa4e 	bl	80048e8 <write_register>
 800544c:	4603      	mov	r3, r0
 800544e:	f083 0301 	eor.w	r3, r3, #1
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <receive_at_scheduled_time+0xb4>
 8005458:	2300      	movs	r3, #0
 800545a:	e000      	b.n	800545e <receive_at_scheduled_time+0xb6>

	return true;
 800545c:	2301      	movs	r3, #1
}
 800545e:	4618      	mov	r0, r3
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	10624dd3 	.word	0x10624dd3

0800546c <calculate_rx_timings>:

static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks,
                                 uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 800546c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005470:	b08a      	sub	sp, #40	@ 0x28
 8005472:	af00      	add	r7, sp, #0
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	603b      	str	r3, [r7, #0]
 800547a:	4613      	mov	r3, r2
 800547c:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	3b01      	subs	r3, #1
 8005482:	2202      	movs	r2, #2
 8005484:	fa02 f303 	lsl.w	r3, r2, r3
 8005488:	4a29      	ldr	r2, [pc, #164]	@ (8005530 <calculate_rx_timings+0xc4>)
 800548a:	fb02 f303 	mul.w	r3, r2, r3
 800548e:	461a      	mov	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	fbb2 f3f3 	udiv	r3, r2, r3
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 80054a2:	fb02 f303 	mul.w	r3, r2, r3
 80054a6:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 80054a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	4413      	add	r3, r2
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 80054b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b4:	009a      	lsls	r2, r3, #2
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	0fd9      	lsrs	r1, r3, #31
 80054ba:	440b      	add	r3, r1
 80054bc:	105b      	asrs	r3, r3, #1
 80054be:	425b      	negs	r3, r3
 80054c0:	4413      	add	r3, r2
 80054c2:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	17da      	asrs	r2, r3, #31
 80054c8:	469a      	mov	sl, r3
 80054ca:	4693      	mov	fp, r2
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	2200      	movs	r2, #0
 80054d2:	4698      	mov	r8, r3
 80054d4:	4691      	mov	r9, r2
 80054d6:	fb08 f20b 	mul.w	r2, r8, fp
 80054da:	fb0a f309 	mul.w	r3, sl, r9
 80054de:	4413      	add	r3, r2
 80054e0:	fbaa 4508 	umull	r4, r5, sl, r8
 80054e4:	442b      	add	r3, r5
 80054e6:	461d      	mov	r5, r3
 80054e8:	4a11      	ldr	r2, [pc, #68]	@ (8005530 <calculate_rx_timings+0xc4>)
 80054ea:	f04f 0300 	mov.w	r3, #0
 80054ee:	4620      	mov	r0, r4
 80054f0:	4629      	mov	r1, r5
 80054f2:	f7fa fed5 	bl	80002a0 <__aeabi_ldivmod>
 80054f6:	4602      	mov	r2, r0
 80054f8:	460b      	mov	r3, r1
 80054fa:	4613      	mov	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 8005508:	fb03 f202 	mul.w	r2, r3, r2
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	4413      	add	r3, r2
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	441a      	add	r2, r3
 8005514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005516:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 8005518:	69fa      	ldr	r2, [r7, #28]
 800551a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551c:	fb92 f3f3 	sdiv	r3, r2, r3
 8005520:	461a      	mov	r2, r3
 8005522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005524:	601a      	str	r2, [r3, #0]
}
 8005526:	bf00      	nop
 8005528:	3728      	adds	r7, #40	@ 0x28
 800552a:	46bd      	mov	sp, r7
 800552c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005530:	000f4240 	.word	0x000f4240

08005534 <receive_package>:

static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len,
                            int8_t *snr)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b08c      	sub	sp, #48	@ 0x30
 8005538:	af02      	add	r7, sp, #8
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
 8005540:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2200      	movs	r2, #0
 8005546:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8005548:	f107 0320 	add.w	r3, r7, #32
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2207      	movs	r2, #7
 8005558:	49ab      	ldr	r1, [pc, #684]	@ (8005808 <receive_package+0x2d4>)
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f7ff ff86 	bl	800546c <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005566:	d306      	bcc.n	8005576 <receive_package+0x42>
 8005568:	4ba8      	ldr	r3, [pc, #672]	@ (800580c <receive_package+0x2d8>)
 800556a:	4aa9      	ldr	r2, [pc, #676]	@ (8005810 <receive_package+0x2dc>)
 800556c:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8005570:	48a8      	ldr	r0, [pc, #672]	@ (8005814 <receive_package+0x2e0>)
 8005572:	f000 fcfd 	bl	8005f70 <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8005576:	2272      	movs	r2, #114	@ 0x72
 8005578:	211d      	movs	r1, #29
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f7ff f9b4 	bl	80048e8 <write_register>
 8005580:	4603      	mov	r3, r0
 8005582:	f083 0301 	eor.w	r3, r3, #1
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <receive_package+0x5c>
 800558c:	2300      	movs	r3, #0
 800558e:	e136      	b.n	80057fe <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 8005590:	6a3b      	ldr	r3, [r7, #32]
 8005592:	0a1b      	lsrs	r3, r3, #8
 8005594:	b2db      	uxtb	r3, r3
 8005596:	f003 0303 	and.w	r3, r3, #3
 800559a:	b2db      	uxtb	r3, r3
 800559c:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	211e      	movs	r1, #30
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f7ff f99e 	bl	80048e8 <write_register>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f083 0301 	eor.w	r3, r3, #1
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <receive_package+0x88>
 80055b8:	2300      	movs	r3, #0
 80055ba:	e120      	b.n	80057fe <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80055bc:	2204      	movs	r2, #4
 80055be:	2126      	movs	r1, #38	@ 0x26
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f7ff f991 	bl	80048e8 <write_register>
 80055c6:	4603      	mov	r3, r0
 80055c8:	f083 0301 	eor.w	r3, r3, #1
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <receive_package+0xa2>
 80055d2:	2300      	movs	r3, #0
 80055d4:	e113      	b.n	80057fe <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	461a      	mov	r2, r3
 80055dc:	211f      	movs	r1, #31
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7ff f982 	bl	80048e8 <write_register>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f083 0301 	eor.w	r3, r3, #1
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <receive_package+0xc0>
 80055f0:	2300      	movs	r3, #0
 80055f2:	e104      	b.n	80057fe <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 80055f4:	2267      	movs	r2, #103	@ 0x67
 80055f6:	2133      	movs	r1, #51	@ 0x33
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f7ff f975 	bl	80048e8 <write_register>
 80055fe:	4603      	mov	r3, r0
 8005600:	f083 0301 	eor.w	r3, r3, #1
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <receive_package+0xda>
 800560a:	2300      	movs	r3, #0
 800560c:	e0f7      	b.n	80057fe <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 800560e:	2219      	movs	r2, #25
 8005610:	213b      	movs	r1, #59	@ 0x3b
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f7ff f968 	bl	80048e8 <write_register>
 8005618:	4603      	mov	r3, r0
 800561a:	f083 0301 	eor.w	r3, r3, #1
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <receive_package+0xf4>
 8005624:	2300      	movs	r3, #0
 8005626:	e0ea      	b.n	80057fe <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8005628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562a:	4619      	mov	r1, r3
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f7ff febb 	bl	80053a8 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f7ff fac0 	bl	8004bb8 <wait_for_rx_irqs>
 8005638:	4603      	mov	r3, r0
 800563a:	f083 0301 	eor.w	r3, r3, #1
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b00      	cmp	r3, #0
 8005642:	d07a      	beq.n	800573a <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8005644:	2280      	movs	r2, #128	@ 0x80
 8005646:	2101      	movs	r1, #1
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f7ff f94d 	bl	80048e8 <write_register>
 800564e:	4603      	mov	r3, r0
 8005650:	f083 0301 	eor.w	r3, r3, #1
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <receive_package+0x12a>
 800565a:	2300      	movs	r3, #0
 800565c:	e0cf      	b.n	80057fe <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005664:	2b02      	cmp	r3, #2
 8005666:	d166      	bne.n	8005736 <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8005668:	f107 0314 	add.w	r3, r7, #20
 800566c:	9301      	str	r3, [sp, #4]
 800566e:	f107 0318 	add.w	r3, r7, #24
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	220c      	movs	r2, #12
 8005678:	4963      	ldr	r1, [pc, #396]	@ (8005808 <receive_package+0x2d4>)
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f7ff fef6 	bl	800546c <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 8005680:	4965      	ldr	r1, [pc, #404]	@ (8005818 <receive_package+0x2e4>)
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f7ff f9e2 	bl	8004a4c <configure_frequency>
 8005688:	4603      	mov	r3, r0
 800568a:	f083 0301 	eor.w	r3, r3, #1
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <receive_package+0x164>
 8005694:	2300      	movs	r3, #0
 8005696:	e0b2      	b.n	80057fe <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8005698:	22c2      	movs	r2, #194	@ 0xc2
 800569a:	211d      	movs	r1, #29
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f7ff f923 	bl	80048e8 <write_register>
 80056a2:	4603      	mov	r3, r0
 80056a4:	f083 0301 	eor.w	r3, r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <receive_package+0x17e>
 80056ae:	2300      	movs	r3, #0
 80056b0:	e0a5      	b.n	80057fe <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	0a1b      	lsrs	r3, r3, #8
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	f003 0303 	and.w	r3, r3, #3
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	461a      	mov	r2, r3
 80056c6:	211e      	movs	r1, #30
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f7ff f90d 	bl	80048e8 <write_register>
 80056ce:	4603      	mov	r3, r0
 80056d0:	f083 0301 	eor.w	r3, r3, #1
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <receive_package+0x1aa>
 80056da:	2300      	movs	r3, #0
 80056dc:	e08f      	b.n	80057fe <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80056de:	2204      	movs	r2, #4
 80056e0:	2126      	movs	r1, #38	@ 0x26
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f7ff f900 	bl	80048e8 <write_register>
 80056e8:	4603      	mov	r3, r0
 80056ea:	f083 0301 	eor.w	r3, r3, #1
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <receive_package+0x1c4>
 80056f4:	2300      	movs	r3, #0
 80056f6:	e082      	b.n	80057fe <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	211f      	movs	r1, #31
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f7ff f8f1 	bl	80048e8 <write_register>
 8005706:	4603      	mov	r3, r0
 8005708:	f083 0301 	eor.w	r3, r3, #1
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <receive_package+0x1e2>
 8005712:	2300      	movs	r3, #0
 8005714:	e073      	b.n	80057fe <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	4619      	mov	r1, r3
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f7ff fe44 	bl	80053a8 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f7ff fa49 	bl	8004bb8 <wait_for_rx_irqs>
 8005726:	4603      	mov	r3, r0
 8005728:	f083 0301 	eor.w	r3, r3, #1
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 8005732:	2301      	movs	r3, #1
 8005734:	e063      	b.n	80057fe <receive_package+0x2ca>
			}
		}

		return true;
 8005736:	2301      	movs	r3, #1
 8005738:	e061      	b.n	80057fe <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 800573a:	f107 021f 	add.w	r2, r7, #31
 800573e:	2301      	movs	r3, #1
 8005740:	2112      	movs	r1, #18
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff f894 	bl	8004870 <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8005748:	7ffb      	ldrb	r3, [r7, #31]
 800574a:	f003 0320 	and.w	r3, r3, #32
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <receive_package+0x222>
		return true;
 8005752:	2301      	movs	r3, #1
 8005754:	e053      	b.n	80057fe <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 8005756:	f107 021e 	add.w	r2, r7, #30
 800575a:	2301      	movs	r3, #1
 800575c:	2119      	movs	r1, #25
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7ff f886 	bl	8004870 <read_register>
 8005764:	4603      	mov	r3, r0
 8005766:	f083 0301 	eor.w	r3, r3, #1
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <receive_package+0x240>
 8005770:	2300      	movs	r3, #0
 8005772:	e044      	b.n	80057fe <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 8005774:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005778:	2b00      	cmp	r3, #0
 800577a:	da00      	bge.n	800577e <receive_package+0x24a>
 800577c:	3303      	adds	r3, #3
 800577e:	109b      	asrs	r3, r3, #2
 8005780:	b25a      	sxtb	r2, r3
 8005782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005784:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 8005786:	f107 021d 	add.w	r2, r7, #29
 800578a:	2301      	movs	r3, #1
 800578c:	2113      	movs	r1, #19
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f7ff f86e 	bl	8004870 <read_register>
 8005794:	4603      	mov	r3, r0
 8005796:	f083 0301 	eor.w	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <receive_package+0x270>
 80057a0:	2300      	movs	r3, #0
 80057a2:	e02c      	b.n	80057fe <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 80057a4:	2200      	movs	r2, #0
 80057a6:	210d      	movs	r1, #13
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f7ff f89d 	bl	80048e8 <write_register>
 80057ae:	4603      	mov	r3, r0
 80057b0:	f083 0301 	eor.w	r3, r3, #1
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <receive_package+0x28a>
 80057ba:	2300      	movs	r3, #0
 80057bc:	e01f      	b.n	80057fe <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 80057be:	7f7b      	ldrb	r3, [r7, #29]
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	2100      	movs	r1, #0
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f7ff f853 	bl	8004870 <read_register>
 80057ca:	4603      	mov	r3, r0
 80057cc:	f083 0301 	eor.w	r3, r3, #1
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <receive_package+0x2a6>
 80057d6:	2300      	movs	r3, #0
 80057d8:	e011      	b.n	80057fe <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80057da:	2280      	movs	r2, #128	@ 0x80
 80057dc:	2101      	movs	r1, #1
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f7ff f882 	bl	80048e8 <write_register>
 80057e4:	4603      	mov	r3, r0
 80057e6:	f083 0301 	eor.w	r3, r3, #1
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <receive_package+0x2c0>
 80057f0:	2300      	movs	r3, #0
 80057f2:	e004      	b.n	80057fe <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 80057f4:	7f7b      	ldrb	r3, [r7, #29]
 80057f6:	461a      	mov	r2, r3
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	601a      	str	r2, [r3, #0]
	return true;
 80057fc:	2301      	movs	r3, #1
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3728      	adds	r7, #40	@ 0x28
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	0001e848 	.word	0x0001e848
 800580c:	080074e8 	.word	0x080074e8
 8005810:	08007584 	.word	0x08007584
 8005814:	080072b4 	.word	0x080072b4
 8005818:	33d3e608 	.word	0x33d3e608

0800581c <send_package>:

static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel,
                         uint32_t *tx_ticks)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 800582a:	78fb      	ldrb	r3, [r7, #3]
 800582c:	4619      	mov	r1, r3
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f7ff f968 	bl	8004b04 <configure_channel>
 8005834:	4603      	mov	r3, r0
 8005836:	f083 0301 	eor.w	r3, r3, #1
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <send_package+0x28>
 8005840:	2300      	movs	r3, #0
 8005842:	e0d8      	b.n	80059f6 <send_package+0x1da>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8005844:	2272      	movs	r2, #114	@ 0x72
 8005846:	211d      	movs	r1, #29
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff f84d 	bl	80048e8 <write_register>
 800584e:	4603      	mov	r3, r0
 8005850:	f083 0301 	eor.w	r3, r3, #1
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <send_package+0x42>
 800585a:	2300      	movs	r3, #0
 800585c:	e0cb      	b.n	80059f6 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 800585e:	2274      	movs	r2, #116	@ 0x74
 8005860:	211e      	movs	r1, #30
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f7ff f840 	bl	80048e8 <write_register>
 8005868:	4603      	mov	r3, r0
 800586a:	f083 0301 	eor.w	r3, r3, #1
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <send_package+0x5c>
 8005874:	2300      	movs	r3, #0
 8005876:	e0be      	b.n	80059f6 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8005878:	2204      	movs	r2, #4
 800587a:	2126      	movs	r1, #38	@ 0x26
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f7ff f833 	bl	80048e8 <write_register>
 8005882:	4603      	mov	r3, r0
 8005884:	f083 0301 	eor.w	r3, r3, #1
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <send_package+0x76>
 800588e:	2300      	movs	r3, #0
 8005890:	e0b1      	b.n	80059f6 <send_package+0x1da>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 8005892:	2227      	movs	r2, #39	@ 0x27
 8005894:	2133      	movs	r1, #51	@ 0x33
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7ff f826 	bl	80048e8 <write_register>
 800589c:	4603      	mov	r3, r0
 800589e:	f083 0301 	eor.w	r3, r3, #1
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <send_package+0x90>
 80058a8:	2300      	movs	r3, #0
 80058aa:	e0a4      	b.n	80059f6 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 80058ac:	221d      	movs	r2, #29
 80058ae:	213b      	movs	r1, #59	@ 0x3b
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f7ff f819 	bl	80048e8 <write_register>
 80058b6:	4603      	mov	r3, r0
 80058b8:	f083 0301 	eor.w	r3, r3, #1
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <send_package+0xaa>
 80058c2:	2300      	movs	r3, #0
 80058c4:	e097      	b.n	80059f6 <send_package+0x1da>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	461a      	mov	r2, r3
 80058cc:	2122      	movs	r1, #34	@ 0x22
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f7ff f80a 	bl	80048e8 <write_register>
 80058d4:	4603      	mov	r3, r0
 80058d6:	f083 0301 	eor.w	r3, r3, #1
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <send_package+0xc8>
 80058e0:	2300      	movs	r3, #0
 80058e2:	e088      	b.n	80059f6 <send_package+0x1da>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 80058e4:	2240      	movs	r2, #64	@ 0x40
 80058e6:	2140      	movs	r1, #64	@ 0x40
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f7fe fffd 	bl	80048e8 <write_register>
 80058ee:	4603      	mov	r3, r0
 80058f0:	f083 0301 	eor.w	r3, r3, #1
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <send_package+0xe2>
 80058fa:	2300      	movs	r3, #0
 80058fc:	e07b      	b.n	80059f6 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80058fe:	22ff      	movs	r2, #255	@ 0xff
 8005900:	2112      	movs	r1, #18
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f7fe fff0 	bl	80048e8 <write_register>
 8005908:	4603      	mov	r3, r0
 800590a:	f083 0301 	eor.w	r3, r3, #1
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <send_package+0xfc>
 8005914:	2300      	movs	r3, #0
 8005916:	e06e      	b.n	80059f6 <send_package+0x1da>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8005928:	2281      	movs	r2, #129	@ 0x81
 800592a:	2101      	movs	r1, #1
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7fe ffdb 	bl	80048e8 <write_register>
 8005932:	4603      	mov	r3, r0
 8005934:	f083 0301 	eor.w	r3, r3, #1
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <send_package+0x126>
 800593e:	2300      	movs	r3, #0
 8005940:	e059      	b.n	80059f6 <send_package+0x1da>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8005942:	220a      	movs	r2, #10
 8005944:	2102      	movs	r1, #2
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f7ff f906 	bl	8004b58 <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 800594c:	2280      	movs	r2, #128	@ 0x80
 800594e:	210d      	movs	r1, #13
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f7fe ffc9 	bl	80048e8 <write_register>
 8005956:	4603      	mov	r3, r0
 8005958:	f083 0301 	eor.w	r3, r3, #1
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <send_package+0x14a>
 8005962:	2300      	movs	r3, #0
 8005964:	e047      	b.n	80059f6 <send_package+0x1da>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 8005966:	2300      	movs	r3, #0
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	e00b      	b.n	8005984 <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	4413      	add	r3, r2
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	461a      	mov	r2, r3
 8005976:	2100      	movs	r1, #0
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f7fe ffb5 	bl	80048e8 <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	3301      	adds	r3, #1
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	429a      	cmp	r2, r3
 800598a:	d3ef      	bcc.n	800596c <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 800598c:	2283      	movs	r2, #131	@ 0x83
 800598e:	2101      	movs	r1, #1
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f7fe ffa9 	bl	80048e8 <write_register>
 8005996:	4603      	mov	r3, r0
 8005998:	f083 0301 	eor.w	r3, r3, #1
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <send_package+0x18a>
 80059a2:	2300      	movs	r3, #0
 80059a4:	e027      	b.n	80059f6 <send_package+0x1da>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 80059a6:	2264      	movs	r2, #100	@ 0x64
 80059a8:	2100      	movs	r1, #0
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f7ff f8d4 	bl	8004b58 <wait_for_irq>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f083 0301 	eor.w	r3, r3, #1
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <send_package+0x1a4>
 80059bc:	2300      	movs	r3, #0
 80059be:	e01a      	b.n	80059f6 <send_package+0x1da>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80059ca:	2280      	movs	r2, #128	@ 0x80
 80059cc:	2101      	movs	r1, #1
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f7fe ff8a 	bl	80048e8 <write_register>
 80059d4:	4603      	mov	r3, r0
 80059d6:	f083 0301 	eor.w	r3, r3, #1
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <send_package+0x1c8>
 80059e0:	2300      	movs	r3, #0
 80059e2:	e008      	b.n	80059f6 <send_package+0x1da>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80059ea:	3301      	adds	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

	return true;
 80059f4:	2301      	movs	r3, #1
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3718      	adds	r7, #24
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <encode_phy_payload>:

static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t port)
{
 8005a00:	b590      	push	{r4, r7, lr}
 8005a02:	b08d      	sub	sp, #52	@ 0x34
 8005a04:	af04      	add	r7, sp, #16
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
 8005a0c:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	330d      	adds	r3, #13
 8005a16:	2b40      	cmp	r3, #64	@ 0x40
 8005a18:	d906      	bls.n	8005a28 <encode_phy_payload+0x28>
 8005a1a:	4b51      	ldr	r3, [pc, #324]	@ (8005b60 <encode_phy_payload+0x160>)
 8005a1c:	4a51      	ldr	r2, [pc, #324]	@ (8005b64 <encode_phy_payload+0x164>)
 8005a1e:	f240 214f 	movw	r1, #591	@ 0x24f
 8005a22:	4851      	ldr	r0, [pc, #324]	@ (8005b68 <encode_phy_payload+0x168>)
 8005a24:	f000 faa4 	bl	8005f70 <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	2240      	movs	r2, #64	@ 0x40
 8005a2c:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	3301      	adds	r3, #1
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	7d52      	ldrb	r2, [r2, #21]
 8005a36:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	3302      	adds	r3, #2
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	7d12      	ldrb	r2, [r2, #20]
 8005a40:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	3303      	adds	r3, #3
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	7cd2      	ldrb	r2, [r2, #19]
 8005a4a:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	3304      	adds	r3, #4
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	7c92      	ldrb	r2, [r2, #18]
 8005a54:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	3305      	adds	r3, #5
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	3306      	adds	r3, #6
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005a72:	0a1b      	lsrs	r3, r3, #8
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	3307      	adds	r3, #7
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	3308      	adds	r3, #8
 8005a82:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005a86:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	3309      	adds	r3, #9
 8005a8c:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	4413      	add	r3, r2
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	6879      	ldr	r1, [r7, #4]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 fc4c 	bl	8006336 <memcpy>
	if (port == 0) {
 8005a9e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d113      	bne.n	8005ace <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	18d0      	adds	r0, r2, r3
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	b2d9      	uxtb	r1, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005ab6:	461c      	mov	r4, r3
		                0, handle->network_session_key, handle->device_address);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	3316      	adds	r3, #22
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005ac0:	9201      	str	r2, [sp, #4]
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	f7fe fbf5 	bl	80042b6 <Encrypt_Payload>
 8005acc:	e012      	b.n	8005af4 <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	18d0      	adds	r0, r2, r3
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	b2d9      	uxtb	r1, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005ade:	461c      	mov	r4, r3
		                0, handle->application_session_key, handle->device_address);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	3326      	adds	r3, #38	@ 0x26
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005ae8:	9201      	str	r2, [sp, #4]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	2300      	movs	r3, #0
 8005aee:	4622      	mov	r2, r4
 8005af0:	f7fe fbe1 	bl	80042b6 <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	4413      	add	r3, r2
 8005afa:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	b2d8      	uxtb	r0, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005b06:	461c      	mov	r4, r3
	              handle->network_session_key, handle->device_address);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	3316      	adds	r3, #22
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8005b10:	f107 0114 	add.w	r1, r7, #20
 8005b14:	9202      	str	r2, [sp, #8]
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	2300      	movs	r3, #0
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	4623      	mov	r3, r4
 8005b1e:	4602      	mov	r2, r0
 8005b20:	68b8      	ldr	r0, [r7, #8]
 8005b22:	f7fe fc7c 	bl	800441e <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 8005b26:	2300      	movs	r3, #0
 8005b28:	77fb      	strb	r3, [r7, #31]
 8005b2a:	e00d      	b.n	8005b48 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 8005b2c:	7ffa      	ldrb	r2, [r7, #31]
 8005b2e:	7ff9      	ldrb	r1, [r7, #31]
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	440b      	add	r3, r1
 8005b34:	68b9      	ldr	r1, [r7, #8]
 8005b36:	440b      	add	r3, r1
 8005b38:	3220      	adds	r2, #32
 8005b3a:	443a      	add	r2, r7
 8005b3c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005b40:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 8005b42:	7ffb      	ldrb	r3, [r7, #31]
 8005b44:	3301      	adds	r3, #1
 8005b46:	77fb      	strb	r3, [r7, #31]
 8005b48:	7ffb      	ldrb	r3, [r7, #31]
 8005b4a:	2b03      	cmp	r3, #3
 8005b4c:	d9ee      	bls.n	8005b2c <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	3304      	adds	r3, #4
 8005b52:	61bb      	str	r3, [r7, #24]

	return payload_len;
 8005b54:	69bb      	ldr	r3, [r7, #24]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3724      	adds	r7, #36	@ 0x24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd90      	pop	{r4, r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	08007504 	.word	0x08007504
 8005b64:	08007594 	.word	0x08007594
 8005b68:	080072b4 	.word	0x080072b4

08005b6c <decode_phy_payload>:

static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length,
                               uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8005b6c:	b590      	push	{r4, r7, lr}
 8005b6e:	b08d      	sub	sp, #52	@ 0x34
 8005b70:	af04      	add	r7, sp, #16
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	2b60      	cmp	r3, #96	@ 0x60
 8005b82:	d001      	beq.n	8005b88 <decode_phy_payload+0x1c>
		return false;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e0ab      	b.n	8005ce0 <decode_phy_payload+0x174>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	781a      	ldrb	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	7d5b      	ldrb	r3, [r3, #21]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d114      	bne.n	8005bc0 <decode_phy_payload+0x54>
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	3302      	adds	r3, #2
 8005b9a:	781a      	ldrb	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	7d1b      	ldrb	r3, [r3, #20]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d10d      	bne.n	8005bc0 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	3303      	adds	r3, #3
 8005ba8:	781a      	ldrb	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d106      	bne.n	8005bc0 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	3304      	adds	r3, #4
 8005bb6:	781a      	ldrb	r2, [r3, #0]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	7c9b      	ldrb	r3, [r3, #18]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d001      	beq.n	8005bc4 <decode_phy_payload+0x58>
		return false;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	e08d      	b.n	8005ce0 <decode_phy_payload+0x174>
	}

	uint8_t frame_control = payload_buf[5];
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	795b      	ldrb	r3, [r3, #5]
 8005bc8:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 8005bca:	7ffb      	ldrb	r3, [r7, #31]
 8005bcc:	f003 030f 	and.w	r3, r3, #15
 8005bd0:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	3307      	adds	r3, #7
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	b21b      	sxth	r3, r3
 8005bda:	021b      	lsls	r3, r3, #8
 8005bdc:	b21a      	sxth	r2, r3
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	3306      	adds	r3, #6
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	b21b      	sxth	r3, r3
 8005be6:	4313      	orrs	r3, r2
 8005be8:	b21b      	sxth	r3, r3
 8005bea:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005bf2:	8bba      	ldrh	r2, [r7, #28]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d201      	bcs.n	8005bfc <decode_phy_payload+0x90>
		return false;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e071      	b.n	8005ce0 <decode_phy_payload+0x174>
	}
	handle->config.rx_frame_count = rx_frame_count;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8bba      	ldrh	r2, [r7, #28]
 8005c00:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8005c04:	79fb      	ldrb	r3, [r7, #7]
 8005c06:	3b04      	subs	r3, #4
 8005c08:	b2d8      	uxtb	r0, r3
 8005c0a:	8bbc      	ldrh	r4, [r7, #28]
	              handle->network_session_key, handle->device_address);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	3316      	adds	r3, #22
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8005c14:	f107 0114 	add.w	r1, r7, #20
 8005c18:	9202      	str	r2, [sp, #8]
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	4623      	mov	r3, r4
 8005c22:	4602      	mov	r2, r0
 8005c24:	68b8      	ldr	r0, [r7, #8]
 8005c26:	f7fe fbfa 	bl	800441e <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 8005c2a:	79fb      	ldrb	r3, [r7, #7]
 8005c2c:	3b04      	subs	r3, #4
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	18d1      	adds	r1, r2, r3
 8005c32:	f107 0314 	add.w	r3, r7, #20
 8005c36:	2204      	movs	r2, #4
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f000 faf0 	bl	800621e <memcmp>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d001      	beq.n	8005c48 <decode_phy_payload+0xdc>
		return false;
 8005c44:	2300      	movs	r3, #0
 8005c46:	e04b      	b.n	8005ce0 <decode_phy_payload+0x174>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	f1a3 020c 	sub.w	r2, r3, #12
 8005c4e:	7fbb      	ldrb	r3, [r7, #30]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d10b      	bne.n	8005c6c <decode_phy_payload+0x100>
		*frame_port = 0;
 8005c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c56:	2200      	movs	r2, #0
 8005c58:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f103 0208 	add.w	r2, r3, #8
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	7fba      	ldrb	r2, [r7, #30]
 8005c68:	701a      	strb	r2, [r3, #0]
 8005c6a:	e038      	b.n	8005cde <decode_phy_payload+0x172>

	} else {
		*frame_port = payload_buf[8];
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	7a1a      	ldrb	r2, [r3, #8]
 8005c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c72:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 8005c74:	7fbb      	ldrb	r3, [r7, #30]
 8005c76:	3309      	adds	r3, #9
 8005c78:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	3b04      	subs	r3, #4
 8005c7e:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 8005c80:	7eba      	ldrb	r2, [r7, #26]
 8005c82:	7efb      	ldrb	r3, [r7, #27]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 8005c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10f      	bne.n	8005cb0 <decode_phy_payload+0x144>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005c90:	7efb      	ldrb	r3, [r7, #27]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	18d0      	adds	r0, r2, r3
 8005c96:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->network_session_key, handle->device_address);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	3316      	adds	r3, #22
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005ca0:	7e79      	ldrb	r1, [r7, #25]
 8005ca2:	9201      	str	r2, [sp, #4]
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	4622      	mov	r2, r4
 8005caa:	f7fe fb04 	bl	80042b6 <Encrypt_Payload>
 8005cae:	e00e      	b.n	8005cce <decode_phy_payload+0x162>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005cb0:	7efb      	ldrb	r3, [r7, #27]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	18d0      	adds	r0, r2, r3
 8005cb6:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->application_session_key, handle->device_address);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	3326      	adds	r3, #38	@ 0x26
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005cc0:	7e79      	ldrb	r1, [r7, #25]
 8005cc2:	9201      	str	r2, [sp, #4]
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4622      	mov	r2, r4
 8005cca:	f7fe faf4 	bl	80042b6 <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 8005cce:	7efb      	ldrb	r3, [r7, #27]
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	441a      	add	r2, r3
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cda:	7e7a      	ldrb	r2, [r7, #25]
 8005cdc:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8005cde:	2301      	movs	r3, #1
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3724      	adds	r7, #36	@ 0x24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd90      	pop	{r4, r7, pc}

08005ce8 <select_random_channel>:

static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	73bb      	strb	r3, [r7, #14]
 8005cf8:	e010      	b.n	8005d1c <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8005d00:	461a      	mov	r2, r3
 8005d02:	7bbb      	ldrb	r3, [r7, #14]
 8005d04:	fa42 f303 	asr.w	r3, r2, r3
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d002      	beq.n	8005d16 <select_random_channel+0x2e>
			channel_count++;
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
 8005d12:	3301      	adds	r3, #1
 8005d14:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 8005d16:	7bbb      	ldrb	r3, [r7, #14]
 8005d18:	3301      	adds	r3, #1
 8005d1a:	73bb      	strb	r3, [r7, #14]
 8005d1c:	7bbb      	ldrb	r3, [r7, #14]
 8005d1e:	2b0f      	cmp	r3, #15
 8005d20:	d9eb      	bls.n	8005cfa <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = handle->random_int(channel_count);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d26:	7bfa      	ldrb	r2, [r7, #15]
 8005d28:	4610      	mov	r0, r2
 8005d2a:	4798      	blx	r3
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 8005d30:	2300      	movs	r3, #0
 8005d32:	733b      	strb	r3, [r7, #12]
 8005d34:	e015      	b.n	8005d62 <select_random_channel+0x7a>
		if (handle->config.channel_mask & (1 << i)) {
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	7b3b      	ldrb	r3, [r7, #12]
 8005d40:	fa42 f303 	asr.w	r3, r2, r3
 8005d44:	f003 0301 	and.w	r3, r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d007      	beq.n	8005d5c <select_random_channel+0x74>
			if (random_channel == 0) {
 8005d4c:	7b7b      	ldrb	r3, [r7, #13]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <select_random_channel+0x6e>
				return i;
 8005d52:	7b3b      	ldrb	r3, [r7, #12]
 8005d54:	e009      	b.n	8005d6a <select_random_channel+0x82>
			} else {
				random_channel--;
 8005d56:	7b7b      	ldrb	r3, [r7, #13]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8005d5c:	7b3b      	ldrb	r3, [r7, #12]
 8005d5e:	3301      	adds	r3, #1
 8005d60:	733b      	strb	r3, [r7, #12]
 8005d62:	7b3b      	ldrb	r3, [r7, #12]
 8005d64:	2b0f      	cmp	r3, #15
 8005d66:	d9e6      	bls.n	8005d36 <select_random_channel+0x4e>
			}
		}
	}

	return 0;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <rfm95_send_receive_cycle>:

bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b0aa      	sub	sp, #168	@ 0xa8
 8005d76:	af02      	add	r7, sp, #8
 8005d78:	60f8      	str	r0, [r7, #12]
 8005d7a:	60b9      	str	r1, [r7, #8]
 8005d7c:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 8005d7e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005d82:	2240      	movs	r2, #64	@ 0x40
 8005d84:	2100      	movs	r1, #0
 8005d86:	4618      	mov	r0, r3
 8005d88:	f000 fa59 	bl	800623e <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 8005d8c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005d90:	2301      	movs	r3, #1
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	68f8      	ldr	r0, [r7, #12]
 8005d9a:	f7ff fe31 	bl	8005a00 <encode_phy_payload>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	65bb      	str	r3, [r7, #88]	@ 0x58

	uint8_t random_channel = select_random_channel(handle);
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f7ff ffa0 	bl	8005ce8 <select_random_channel>
 8005da8:	4603      	mov	r3, r0
 8005daa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 8005dae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005db0:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005db4:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005db8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f7ff fd2b 	bl	800581c <send_package>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	f083 0301 	eor.w	r3, r3, #1
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d006      	beq.n	8005de0 <rfm95_send_receive_cycle+0x6e>
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005dd2:	2280      	movs	r2, #128	@ 0x80
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f7fe fd86 	bl	80048e8 <write_register>
		return false;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	e0ad      	b.n	8005f3c <rfm95_send_receive_cycle+0x1ca>
	}

	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 8005de0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005de4:	2240      	movs	r2, #64	@ 0x40
 8005de6:	2100      	movs	r1, #0
 8005de8:	4618      	mov	r0, r3
 8005dea:	f000 fa28 	bl	800623e <memset>
	phy_payload_len = 0;
 8005dee:	2300      	movs	r3, #0
 8005df0:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 8094 	beq.w	8005f26 <rfm95_send_receive_cycle+0x1b4>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 8005dfe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e00:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8005e04:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005e08:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	4603      	mov	r3, r0
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f7ff fb8f 	bl	8005534 <receive_package>
 8005e16:	4603      	mov	r3, r0
 8005e18:	f083 0301 	eor.w	r3, r3, #1
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d010      	beq.n	8005e44 <rfm95_send_receive_cycle+0xd2>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005e22:	2280      	movs	r2, #128	@ 0x80
 8005e24:	2101      	movs	r1, #1
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f7fe fd5e 	bl	80048e8 <write_register>
			if (handle->save_config) {
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d005      	beq.n	8005e40 <rfm95_send_receive_cycle+0xce>
				handle->save_config(&(handle->config));
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	3260      	adds	r2, #96	@ 0x60
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4798      	blx	r3
			}
			return false;
 8005e40:	2300      	movs	r3, #0
 8005e42:	e07b      	b.n	8005f3c <rfm95_send_receive_cycle+0x1ca>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 8005e44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d06d      	beq.n	8005f26 <rfm95_send_receive_cycle+0x1b4>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len,
 8005e50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8005e58:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005e5c:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	4603      	mov	r3, r0
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f7ff fe7e 	bl	8005b6c <decode_phy_payload>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d057      	beq.n	8005f26 <rfm95_send_receive_cycle+0x1b4>
			                       &frame_port)) {

				// Process Mac Commands
				if (frame_port == 0) {
 8005e76:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d153      	bne.n	8005f26 <rfm95_send_receive_cycle+0x1b4>

					uint8_t mac_response_data[51] = {0};
 8005e7e:	f107 0314 	add.w	r3, r7, #20
 8005e82:	2233      	movs	r2, #51	@ 0x33
 8005e84:	2100      	movs	r1, #0
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 f9d9 	bl	800623e <memset>
					uint8_t mac_response_len = 0;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data,
 8005e92:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005e94:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005e9e:	f107 0214 	add.w	r2, r7, #20
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	f107 0349 	add.w	r3, r7, #73	@ 0x49
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	4602      	mov	r2, r0
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f7ff f87e 	bl	8004fb0 <process_mac_commands>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d035      	beq.n	8005f26 <rfm95_send_receive_cycle+0x1b4>
					                         &mac_response_len, snr) && mac_response_len != 0) {
 8005eba:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d031      	beq.n	8005f26 <rfm95_send_receive_cycle+0x1b4>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data,
 8005ec2:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f107 0214 	add.w	r2, r7, #20
 8005ecc:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f7ff fd92 	bl	8005a00 <encode_phy_payload>
 8005edc:	4603      	mov	r3, r0
 8005ede:	65bb      	str	r3, [r7, #88]	@ 0x58
						                                     mac_response_len, 0);

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel,
 8005ee0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ee2:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005ee6:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005eea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f7ff fc92 	bl	800581c <send_package>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	f083 0301 	eor.w	r3, r3, #1
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d010      	beq.n	8005f26 <rfm95_send_receive_cycle+0x1b4>
						                  &tx_ticks)) {
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005f04:	2280      	movs	r2, #128	@ 0x80
 8005f06:	2101      	movs	r1, #1
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f7fe fced 	bl	80048e8 <write_register>
							if (handle->save_config) {
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d005      	beq.n	8005f22 <rfm95_send_receive_cycle+0x1b0>
								handle->save_config(&(handle->config));
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	3260      	adds	r2, #96	@ 0x60
 8005f1e:	4610      	mov	r0, r2
 8005f20:	4798      	blx	r3
							}
							return false;
 8005f22:	2300      	movs	r3, #0
			return false;
 8005f24:	e00a      	b.n	8005f3c <rfm95_send_receive_cycle+0x1ca>
				}
			}
		}
	}

	if (handle->save_config) {
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d005      	beq.n	8005f3a <rfm95_send_receive_cycle+0x1c8>
		handle->save_config(&(handle->config));
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	3260      	adds	r2, #96	@ 0x60
 8005f36:	4610      	mov	r0, r2
 8005f38:	4798      	blx	r3
	}

	return true;
 8005f3a:	2301      	movs	r3, #1
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	37a0      	adds	r7, #160	@ 0xa0
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <rfm95_on_interrupt>:

void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 8005f44:	b590      	push	{r4, r7, lr}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f54:	78fc      	ldrb	r4, [r7, #3]
 8005f56:	4798      	blx	r3
 8005f58:	4601      	mov	r1, r0
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	f104 032a 	add.w	r3, r4, #42	@ 0x2a
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4413      	add	r3, r2
 8005f64:	6059      	str	r1, [r3, #4]
}
 8005f66:	bf00      	nop
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd90      	pop	{r4, r7, pc}
	...

08005f70 <__assert_func>:
 8005f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f72:	4614      	mov	r4, r2
 8005f74:	461a      	mov	r2, r3
 8005f76:	4b09      	ldr	r3, [pc, #36]	@ (8005f9c <__assert_func+0x2c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	68d8      	ldr	r0, [r3, #12]
 8005f7e:	b14c      	cbz	r4, 8005f94 <__assert_func+0x24>
 8005f80:	4b07      	ldr	r3, [pc, #28]	@ (8005fa0 <__assert_func+0x30>)
 8005f82:	9100      	str	r1, [sp, #0]
 8005f84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f88:	4906      	ldr	r1, [pc, #24]	@ (8005fa4 <__assert_func+0x34>)
 8005f8a:	462b      	mov	r3, r5
 8005f8c:	f000 f8b2 	bl	80060f4 <fiprintf>
 8005f90:	f000 f9df 	bl	8006352 <abort>
 8005f94:	4b04      	ldr	r3, [pc, #16]	@ (8005fa8 <__assert_func+0x38>)
 8005f96:	461c      	mov	r4, r3
 8005f98:	e7f3      	b.n	8005f82 <__assert_func+0x12>
 8005f9a:	bf00      	nop
 8005f9c:	200001d0 	.word	0x200001d0
 8005fa0:	080075a7 	.word	0x080075a7
 8005fa4:	080075b4 	.word	0x080075b4
 8005fa8:	080075e2 	.word	0x080075e2

08005fac <std>:
 8005fac:	2300      	movs	r3, #0
 8005fae:	b510      	push	{r4, lr}
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8005fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fba:	6083      	str	r3, [r0, #8]
 8005fbc:	8181      	strh	r1, [r0, #12]
 8005fbe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005fc0:	81c2      	strh	r2, [r0, #14]
 8005fc2:	6183      	str	r3, [r0, #24]
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	2208      	movs	r2, #8
 8005fc8:	305c      	adds	r0, #92	@ 0x5c
 8005fca:	f000 f938 	bl	800623e <memset>
 8005fce:	4b0d      	ldr	r3, [pc, #52]	@ (8006004 <std+0x58>)
 8005fd0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8006008 <std+0x5c>)
 8005fd4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800600c <std+0x60>)
 8005fd8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005fda:	4b0d      	ldr	r3, [pc, #52]	@ (8006010 <std+0x64>)
 8005fdc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005fde:	4b0d      	ldr	r3, [pc, #52]	@ (8006014 <std+0x68>)
 8005fe0:	6224      	str	r4, [r4, #32]
 8005fe2:	429c      	cmp	r4, r3
 8005fe4:	d006      	beq.n	8005ff4 <std+0x48>
 8005fe6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005fea:	4294      	cmp	r4, r2
 8005fec:	d002      	beq.n	8005ff4 <std+0x48>
 8005fee:	33d0      	adds	r3, #208	@ 0xd0
 8005ff0:	429c      	cmp	r4, r3
 8005ff2:	d105      	bne.n	8006000 <std+0x54>
 8005ff4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ffc:	f000 b998 	b.w	8006330 <__retarget_lock_init_recursive>
 8006000:	bd10      	pop	{r4, pc}
 8006002:	bf00      	nop
 8006004:	08006199 	.word	0x08006199
 8006008:	080061bb 	.word	0x080061bb
 800600c:	080061f3 	.word	0x080061f3
 8006010:	08006217 	.word	0x08006217
 8006014:	20000394 	.word	0x20000394

08006018 <stdio_exit_handler>:
 8006018:	4a02      	ldr	r2, [pc, #8]	@ (8006024 <stdio_exit_handler+0xc>)
 800601a:	4903      	ldr	r1, [pc, #12]	@ (8006028 <stdio_exit_handler+0x10>)
 800601c:	4803      	ldr	r0, [pc, #12]	@ (800602c <stdio_exit_handler+0x14>)
 800601e:	f000 b87b 	b.w	8006118 <_fwalk_sglue>
 8006022:	bf00      	nop
 8006024:	200001c4 	.word	0x200001c4
 8006028:	08006ea5 	.word	0x08006ea5
 800602c:	200001d4 	.word	0x200001d4

08006030 <cleanup_stdio>:
 8006030:	6841      	ldr	r1, [r0, #4]
 8006032:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <cleanup_stdio+0x34>)
 8006034:	4299      	cmp	r1, r3
 8006036:	b510      	push	{r4, lr}
 8006038:	4604      	mov	r4, r0
 800603a:	d001      	beq.n	8006040 <cleanup_stdio+0x10>
 800603c:	f000 ff32 	bl	8006ea4 <_fflush_r>
 8006040:	68a1      	ldr	r1, [r4, #8]
 8006042:	4b09      	ldr	r3, [pc, #36]	@ (8006068 <cleanup_stdio+0x38>)
 8006044:	4299      	cmp	r1, r3
 8006046:	d002      	beq.n	800604e <cleanup_stdio+0x1e>
 8006048:	4620      	mov	r0, r4
 800604a:	f000 ff2b 	bl	8006ea4 <_fflush_r>
 800604e:	68e1      	ldr	r1, [r4, #12]
 8006050:	4b06      	ldr	r3, [pc, #24]	@ (800606c <cleanup_stdio+0x3c>)
 8006052:	4299      	cmp	r1, r3
 8006054:	d004      	beq.n	8006060 <cleanup_stdio+0x30>
 8006056:	4620      	mov	r0, r4
 8006058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605c:	f000 bf22 	b.w	8006ea4 <_fflush_r>
 8006060:	bd10      	pop	{r4, pc}
 8006062:	bf00      	nop
 8006064:	20000394 	.word	0x20000394
 8006068:	200003fc 	.word	0x200003fc
 800606c:	20000464 	.word	0x20000464

08006070 <global_stdio_init.part.0>:
 8006070:	b510      	push	{r4, lr}
 8006072:	4b0b      	ldr	r3, [pc, #44]	@ (80060a0 <global_stdio_init.part.0+0x30>)
 8006074:	4c0b      	ldr	r4, [pc, #44]	@ (80060a4 <global_stdio_init.part.0+0x34>)
 8006076:	4a0c      	ldr	r2, [pc, #48]	@ (80060a8 <global_stdio_init.part.0+0x38>)
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	4620      	mov	r0, r4
 800607c:	2200      	movs	r2, #0
 800607e:	2104      	movs	r1, #4
 8006080:	f7ff ff94 	bl	8005fac <std>
 8006084:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006088:	2201      	movs	r2, #1
 800608a:	2109      	movs	r1, #9
 800608c:	f7ff ff8e 	bl	8005fac <std>
 8006090:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006094:	2202      	movs	r2, #2
 8006096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800609a:	2112      	movs	r1, #18
 800609c:	f7ff bf86 	b.w	8005fac <std>
 80060a0:	200004cc 	.word	0x200004cc
 80060a4:	20000394 	.word	0x20000394
 80060a8:	08006019 	.word	0x08006019

080060ac <__sfp_lock_acquire>:
 80060ac:	4801      	ldr	r0, [pc, #4]	@ (80060b4 <__sfp_lock_acquire+0x8>)
 80060ae:	f000 b940 	b.w	8006332 <__retarget_lock_acquire_recursive>
 80060b2:	bf00      	nop
 80060b4:	200004d5 	.word	0x200004d5

080060b8 <__sfp_lock_release>:
 80060b8:	4801      	ldr	r0, [pc, #4]	@ (80060c0 <__sfp_lock_release+0x8>)
 80060ba:	f000 b93b 	b.w	8006334 <__retarget_lock_release_recursive>
 80060be:	bf00      	nop
 80060c0:	200004d5 	.word	0x200004d5

080060c4 <__sinit>:
 80060c4:	b510      	push	{r4, lr}
 80060c6:	4604      	mov	r4, r0
 80060c8:	f7ff fff0 	bl	80060ac <__sfp_lock_acquire>
 80060cc:	6a23      	ldr	r3, [r4, #32]
 80060ce:	b11b      	cbz	r3, 80060d8 <__sinit+0x14>
 80060d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060d4:	f7ff bff0 	b.w	80060b8 <__sfp_lock_release>
 80060d8:	4b04      	ldr	r3, [pc, #16]	@ (80060ec <__sinit+0x28>)
 80060da:	6223      	str	r3, [r4, #32]
 80060dc:	4b04      	ldr	r3, [pc, #16]	@ (80060f0 <__sinit+0x2c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1f5      	bne.n	80060d0 <__sinit+0xc>
 80060e4:	f7ff ffc4 	bl	8006070 <global_stdio_init.part.0>
 80060e8:	e7f2      	b.n	80060d0 <__sinit+0xc>
 80060ea:	bf00      	nop
 80060ec:	08006031 	.word	0x08006031
 80060f0:	200004cc 	.word	0x200004cc

080060f4 <fiprintf>:
 80060f4:	b40e      	push	{r1, r2, r3}
 80060f6:	b503      	push	{r0, r1, lr}
 80060f8:	4601      	mov	r1, r0
 80060fa:	ab03      	add	r3, sp, #12
 80060fc:	4805      	ldr	r0, [pc, #20]	@ (8006114 <fiprintf+0x20>)
 80060fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006102:	6800      	ldr	r0, [r0, #0]
 8006104:	9301      	str	r3, [sp, #4]
 8006106:	f000 fba5 	bl	8006854 <_vfiprintf_r>
 800610a:	b002      	add	sp, #8
 800610c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006110:	b003      	add	sp, #12
 8006112:	4770      	bx	lr
 8006114:	200001d0 	.word	0x200001d0

08006118 <_fwalk_sglue>:
 8006118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800611c:	4607      	mov	r7, r0
 800611e:	4688      	mov	r8, r1
 8006120:	4614      	mov	r4, r2
 8006122:	2600      	movs	r6, #0
 8006124:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006128:	f1b9 0901 	subs.w	r9, r9, #1
 800612c:	d505      	bpl.n	800613a <_fwalk_sglue+0x22>
 800612e:	6824      	ldr	r4, [r4, #0]
 8006130:	2c00      	cmp	r4, #0
 8006132:	d1f7      	bne.n	8006124 <_fwalk_sglue+0xc>
 8006134:	4630      	mov	r0, r6
 8006136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800613a:	89ab      	ldrh	r3, [r5, #12]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d907      	bls.n	8006150 <_fwalk_sglue+0x38>
 8006140:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006144:	3301      	adds	r3, #1
 8006146:	d003      	beq.n	8006150 <_fwalk_sglue+0x38>
 8006148:	4629      	mov	r1, r5
 800614a:	4638      	mov	r0, r7
 800614c:	47c0      	blx	r8
 800614e:	4306      	orrs	r6, r0
 8006150:	3568      	adds	r5, #104	@ 0x68
 8006152:	e7e9      	b.n	8006128 <_fwalk_sglue+0x10>

08006154 <siprintf>:
 8006154:	b40e      	push	{r1, r2, r3}
 8006156:	b510      	push	{r4, lr}
 8006158:	b09d      	sub	sp, #116	@ 0x74
 800615a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800615c:	9002      	str	r0, [sp, #8]
 800615e:	9006      	str	r0, [sp, #24]
 8006160:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006164:	480a      	ldr	r0, [pc, #40]	@ (8006190 <siprintf+0x3c>)
 8006166:	9107      	str	r1, [sp, #28]
 8006168:	9104      	str	r1, [sp, #16]
 800616a:	490a      	ldr	r1, [pc, #40]	@ (8006194 <siprintf+0x40>)
 800616c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006170:	9105      	str	r1, [sp, #20]
 8006172:	2400      	movs	r4, #0
 8006174:	a902      	add	r1, sp, #8
 8006176:	6800      	ldr	r0, [r0, #0]
 8006178:	9301      	str	r3, [sp, #4]
 800617a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800617c:	f000 fa44 	bl	8006608 <_svfiprintf_r>
 8006180:	9b02      	ldr	r3, [sp, #8]
 8006182:	701c      	strb	r4, [r3, #0]
 8006184:	b01d      	add	sp, #116	@ 0x74
 8006186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800618a:	b003      	add	sp, #12
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	200001d0 	.word	0x200001d0
 8006194:	ffff0208 	.word	0xffff0208

08006198 <__sread>:
 8006198:	b510      	push	{r4, lr}
 800619a:	460c      	mov	r4, r1
 800619c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a0:	f000 f878 	bl	8006294 <_read_r>
 80061a4:	2800      	cmp	r0, #0
 80061a6:	bfab      	itete	ge
 80061a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061aa:	89a3      	ldrhlt	r3, [r4, #12]
 80061ac:	181b      	addge	r3, r3, r0
 80061ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061b2:	bfac      	ite	ge
 80061b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061b6:	81a3      	strhlt	r3, [r4, #12]
 80061b8:	bd10      	pop	{r4, pc}

080061ba <__swrite>:
 80061ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061be:	461f      	mov	r7, r3
 80061c0:	898b      	ldrh	r3, [r1, #12]
 80061c2:	05db      	lsls	r3, r3, #23
 80061c4:	4605      	mov	r5, r0
 80061c6:	460c      	mov	r4, r1
 80061c8:	4616      	mov	r6, r2
 80061ca:	d505      	bpl.n	80061d8 <__swrite+0x1e>
 80061cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d0:	2302      	movs	r3, #2
 80061d2:	2200      	movs	r2, #0
 80061d4:	f000 f84c 	bl	8006270 <_lseek_r>
 80061d8:	89a3      	ldrh	r3, [r4, #12]
 80061da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061e2:	81a3      	strh	r3, [r4, #12]
 80061e4:	4632      	mov	r2, r6
 80061e6:	463b      	mov	r3, r7
 80061e8:	4628      	mov	r0, r5
 80061ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061ee:	f000 b863 	b.w	80062b8 <_write_r>

080061f2 <__sseek>:
 80061f2:	b510      	push	{r4, lr}
 80061f4:	460c      	mov	r4, r1
 80061f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061fa:	f000 f839 	bl	8006270 <_lseek_r>
 80061fe:	1c43      	adds	r3, r0, #1
 8006200:	89a3      	ldrh	r3, [r4, #12]
 8006202:	bf15      	itete	ne
 8006204:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006206:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800620a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800620e:	81a3      	strheq	r3, [r4, #12]
 8006210:	bf18      	it	ne
 8006212:	81a3      	strhne	r3, [r4, #12]
 8006214:	bd10      	pop	{r4, pc}

08006216 <__sclose>:
 8006216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800621a:	f000 b819 	b.w	8006250 <_close_r>

0800621e <memcmp>:
 800621e:	b510      	push	{r4, lr}
 8006220:	3901      	subs	r1, #1
 8006222:	4402      	add	r2, r0
 8006224:	4290      	cmp	r0, r2
 8006226:	d101      	bne.n	800622c <memcmp+0xe>
 8006228:	2000      	movs	r0, #0
 800622a:	e005      	b.n	8006238 <memcmp+0x1a>
 800622c:	7803      	ldrb	r3, [r0, #0]
 800622e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006232:	42a3      	cmp	r3, r4
 8006234:	d001      	beq.n	800623a <memcmp+0x1c>
 8006236:	1b18      	subs	r0, r3, r4
 8006238:	bd10      	pop	{r4, pc}
 800623a:	3001      	adds	r0, #1
 800623c:	e7f2      	b.n	8006224 <memcmp+0x6>

0800623e <memset>:
 800623e:	4402      	add	r2, r0
 8006240:	4603      	mov	r3, r0
 8006242:	4293      	cmp	r3, r2
 8006244:	d100      	bne.n	8006248 <memset+0xa>
 8006246:	4770      	bx	lr
 8006248:	f803 1b01 	strb.w	r1, [r3], #1
 800624c:	e7f9      	b.n	8006242 <memset+0x4>
	...

08006250 <_close_r>:
 8006250:	b538      	push	{r3, r4, r5, lr}
 8006252:	4d06      	ldr	r5, [pc, #24]	@ (800626c <_close_r+0x1c>)
 8006254:	2300      	movs	r3, #0
 8006256:	4604      	mov	r4, r0
 8006258:	4608      	mov	r0, r1
 800625a:	602b      	str	r3, [r5, #0]
 800625c:	f7fa ff1e 	bl	800109c <_close>
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	d102      	bne.n	800626a <_close_r+0x1a>
 8006264:	682b      	ldr	r3, [r5, #0]
 8006266:	b103      	cbz	r3, 800626a <_close_r+0x1a>
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	bd38      	pop	{r3, r4, r5, pc}
 800626c:	200004d0 	.word	0x200004d0

08006270 <_lseek_r>:
 8006270:	b538      	push	{r3, r4, r5, lr}
 8006272:	4d07      	ldr	r5, [pc, #28]	@ (8006290 <_lseek_r+0x20>)
 8006274:	4604      	mov	r4, r0
 8006276:	4608      	mov	r0, r1
 8006278:	4611      	mov	r1, r2
 800627a:	2200      	movs	r2, #0
 800627c:	602a      	str	r2, [r5, #0]
 800627e:	461a      	mov	r2, r3
 8006280:	f7fa ff33 	bl	80010ea <_lseek>
 8006284:	1c43      	adds	r3, r0, #1
 8006286:	d102      	bne.n	800628e <_lseek_r+0x1e>
 8006288:	682b      	ldr	r3, [r5, #0]
 800628a:	b103      	cbz	r3, 800628e <_lseek_r+0x1e>
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	bd38      	pop	{r3, r4, r5, pc}
 8006290:	200004d0 	.word	0x200004d0

08006294 <_read_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	4d07      	ldr	r5, [pc, #28]	@ (80062b4 <_read_r+0x20>)
 8006298:	4604      	mov	r4, r0
 800629a:	4608      	mov	r0, r1
 800629c:	4611      	mov	r1, r2
 800629e:	2200      	movs	r2, #0
 80062a0:	602a      	str	r2, [r5, #0]
 80062a2:	461a      	mov	r2, r3
 80062a4:	f7fa fec1 	bl	800102a <_read>
 80062a8:	1c43      	adds	r3, r0, #1
 80062aa:	d102      	bne.n	80062b2 <_read_r+0x1e>
 80062ac:	682b      	ldr	r3, [r5, #0]
 80062ae:	b103      	cbz	r3, 80062b2 <_read_r+0x1e>
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	200004d0 	.word	0x200004d0

080062b8 <_write_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	4d07      	ldr	r5, [pc, #28]	@ (80062d8 <_write_r+0x20>)
 80062bc:	4604      	mov	r4, r0
 80062be:	4608      	mov	r0, r1
 80062c0:	4611      	mov	r1, r2
 80062c2:	2200      	movs	r2, #0
 80062c4:	602a      	str	r2, [r5, #0]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f7fa fecc 	bl	8001064 <_write>
 80062cc:	1c43      	adds	r3, r0, #1
 80062ce:	d102      	bne.n	80062d6 <_write_r+0x1e>
 80062d0:	682b      	ldr	r3, [r5, #0]
 80062d2:	b103      	cbz	r3, 80062d6 <_write_r+0x1e>
 80062d4:	6023      	str	r3, [r4, #0]
 80062d6:	bd38      	pop	{r3, r4, r5, pc}
 80062d8:	200004d0 	.word	0x200004d0

080062dc <__errno>:
 80062dc:	4b01      	ldr	r3, [pc, #4]	@ (80062e4 <__errno+0x8>)
 80062de:	6818      	ldr	r0, [r3, #0]
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	200001d0 	.word	0x200001d0

080062e8 <__libc_init_array>:
 80062e8:	b570      	push	{r4, r5, r6, lr}
 80062ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006320 <__libc_init_array+0x38>)
 80062ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006324 <__libc_init_array+0x3c>)
 80062ee:	1b64      	subs	r4, r4, r5
 80062f0:	10a4      	asrs	r4, r4, #2
 80062f2:	2600      	movs	r6, #0
 80062f4:	42a6      	cmp	r6, r4
 80062f6:	d109      	bne.n	800630c <__libc_init_array+0x24>
 80062f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006328 <__libc_init_array+0x40>)
 80062fa:	4c0c      	ldr	r4, [pc, #48]	@ (800632c <__libc_init_array+0x44>)
 80062fc:	f000 ffb6 	bl	800726c <_init>
 8006300:	1b64      	subs	r4, r4, r5
 8006302:	10a4      	asrs	r4, r4, #2
 8006304:	2600      	movs	r6, #0
 8006306:	42a6      	cmp	r6, r4
 8006308:	d105      	bne.n	8006316 <__libc_init_array+0x2e>
 800630a:	bd70      	pop	{r4, r5, r6, pc}
 800630c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006310:	4798      	blx	r3
 8006312:	3601      	adds	r6, #1
 8006314:	e7ee      	b.n	80062f4 <__libc_init_array+0xc>
 8006316:	f855 3b04 	ldr.w	r3, [r5], #4
 800631a:	4798      	blx	r3
 800631c:	3601      	adds	r6, #1
 800631e:	e7f2      	b.n	8006306 <__libc_init_array+0x1e>
 8006320:	08007620 	.word	0x08007620
 8006324:	08007620 	.word	0x08007620
 8006328:	08007620 	.word	0x08007620
 800632c:	08007624 	.word	0x08007624

08006330 <__retarget_lock_init_recursive>:
 8006330:	4770      	bx	lr

08006332 <__retarget_lock_acquire_recursive>:
 8006332:	4770      	bx	lr

08006334 <__retarget_lock_release_recursive>:
 8006334:	4770      	bx	lr

08006336 <memcpy>:
 8006336:	440a      	add	r2, r1
 8006338:	4291      	cmp	r1, r2
 800633a:	f100 33ff 	add.w	r3, r0, #4294967295
 800633e:	d100      	bne.n	8006342 <memcpy+0xc>
 8006340:	4770      	bx	lr
 8006342:	b510      	push	{r4, lr}
 8006344:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006348:	f803 4f01 	strb.w	r4, [r3, #1]!
 800634c:	4291      	cmp	r1, r2
 800634e:	d1f9      	bne.n	8006344 <memcpy+0xe>
 8006350:	bd10      	pop	{r4, pc}

08006352 <abort>:
 8006352:	b508      	push	{r3, lr}
 8006354:	2006      	movs	r0, #6
 8006356:	f000 fea3 	bl	80070a0 <raise>
 800635a:	2001      	movs	r0, #1
 800635c:	f7fa fe5a 	bl	8001014 <_exit>

08006360 <_free_r>:
 8006360:	b538      	push	{r3, r4, r5, lr}
 8006362:	4605      	mov	r5, r0
 8006364:	2900      	cmp	r1, #0
 8006366:	d041      	beq.n	80063ec <_free_r+0x8c>
 8006368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800636c:	1f0c      	subs	r4, r1, #4
 800636e:	2b00      	cmp	r3, #0
 8006370:	bfb8      	it	lt
 8006372:	18e4      	addlt	r4, r4, r3
 8006374:	f000 f8e0 	bl	8006538 <__malloc_lock>
 8006378:	4a1d      	ldr	r2, [pc, #116]	@ (80063f0 <_free_r+0x90>)
 800637a:	6813      	ldr	r3, [r2, #0]
 800637c:	b933      	cbnz	r3, 800638c <_free_r+0x2c>
 800637e:	6063      	str	r3, [r4, #4]
 8006380:	6014      	str	r4, [r2, #0]
 8006382:	4628      	mov	r0, r5
 8006384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006388:	f000 b8dc 	b.w	8006544 <__malloc_unlock>
 800638c:	42a3      	cmp	r3, r4
 800638e:	d908      	bls.n	80063a2 <_free_r+0x42>
 8006390:	6820      	ldr	r0, [r4, #0]
 8006392:	1821      	adds	r1, r4, r0
 8006394:	428b      	cmp	r3, r1
 8006396:	bf01      	itttt	eq
 8006398:	6819      	ldreq	r1, [r3, #0]
 800639a:	685b      	ldreq	r3, [r3, #4]
 800639c:	1809      	addeq	r1, r1, r0
 800639e:	6021      	streq	r1, [r4, #0]
 80063a0:	e7ed      	b.n	800637e <_free_r+0x1e>
 80063a2:	461a      	mov	r2, r3
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	b10b      	cbz	r3, 80063ac <_free_r+0x4c>
 80063a8:	42a3      	cmp	r3, r4
 80063aa:	d9fa      	bls.n	80063a2 <_free_r+0x42>
 80063ac:	6811      	ldr	r1, [r2, #0]
 80063ae:	1850      	adds	r0, r2, r1
 80063b0:	42a0      	cmp	r0, r4
 80063b2:	d10b      	bne.n	80063cc <_free_r+0x6c>
 80063b4:	6820      	ldr	r0, [r4, #0]
 80063b6:	4401      	add	r1, r0
 80063b8:	1850      	adds	r0, r2, r1
 80063ba:	4283      	cmp	r3, r0
 80063bc:	6011      	str	r1, [r2, #0]
 80063be:	d1e0      	bne.n	8006382 <_free_r+0x22>
 80063c0:	6818      	ldr	r0, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	6053      	str	r3, [r2, #4]
 80063c6:	4408      	add	r0, r1
 80063c8:	6010      	str	r0, [r2, #0]
 80063ca:	e7da      	b.n	8006382 <_free_r+0x22>
 80063cc:	d902      	bls.n	80063d4 <_free_r+0x74>
 80063ce:	230c      	movs	r3, #12
 80063d0:	602b      	str	r3, [r5, #0]
 80063d2:	e7d6      	b.n	8006382 <_free_r+0x22>
 80063d4:	6820      	ldr	r0, [r4, #0]
 80063d6:	1821      	adds	r1, r4, r0
 80063d8:	428b      	cmp	r3, r1
 80063da:	bf04      	itt	eq
 80063dc:	6819      	ldreq	r1, [r3, #0]
 80063de:	685b      	ldreq	r3, [r3, #4]
 80063e0:	6063      	str	r3, [r4, #4]
 80063e2:	bf04      	itt	eq
 80063e4:	1809      	addeq	r1, r1, r0
 80063e6:	6021      	streq	r1, [r4, #0]
 80063e8:	6054      	str	r4, [r2, #4]
 80063ea:	e7ca      	b.n	8006382 <_free_r+0x22>
 80063ec:	bd38      	pop	{r3, r4, r5, pc}
 80063ee:	bf00      	nop
 80063f0:	200004dc 	.word	0x200004dc

080063f4 <sbrk_aligned>:
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	4e0f      	ldr	r6, [pc, #60]	@ (8006434 <sbrk_aligned+0x40>)
 80063f8:	460c      	mov	r4, r1
 80063fa:	6831      	ldr	r1, [r6, #0]
 80063fc:	4605      	mov	r5, r0
 80063fe:	b911      	cbnz	r1, 8006406 <sbrk_aligned+0x12>
 8006400:	f000 fe6a 	bl	80070d8 <_sbrk_r>
 8006404:	6030      	str	r0, [r6, #0]
 8006406:	4621      	mov	r1, r4
 8006408:	4628      	mov	r0, r5
 800640a:	f000 fe65 	bl	80070d8 <_sbrk_r>
 800640e:	1c43      	adds	r3, r0, #1
 8006410:	d103      	bne.n	800641a <sbrk_aligned+0x26>
 8006412:	f04f 34ff 	mov.w	r4, #4294967295
 8006416:	4620      	mov	r0, r4
 8006418:	bd70      	pop	{r4, r5, r6, pc}
 800641a:	1cc4      	adds	r4, r0, #3
 800641c:	f024 0403 	bic.w	r4, r4, #3
 8006420:	42a0      	cmp	r0, r4
 8006422:	d0f8      	beq.n	8006416 <sbrk_aligned+0x22>
 8006424:	1a21      	subs	r1, r4, r0
 8006426:	4628      	mov	r0, r5
 8006428:	f000 fe56 	bl	80070d8 <_sbrk_r>
 800642c:	3001      	adds	r0, #1
 800642e:	d1f2      	bne.n	8006416 <sbrk_aligned+0x22>
 8006430:	e7ef      	b.n	8006412 <sbrk_aligned+0x1e>
 8006432:	bf00      	nop
 8006434:	200004d8 	.word	0x200004d8

08006438 <_malloc_r>:
 8006438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800643c:	1ccd      	adds	r5, r1, #3
 800643e:	f025 0503 	bic.w	r5, r5, #3
 8006442:	3508      	adds	r5, #8
 8006444:	2d0c      	cmp	r5, #12
 8006446:	bf38      	it	cc
 8006448:	250c      	movcc	r5, #12
 800644a:	2d00      	cmp	r5, #0
 800644c:	4606      	mov	r6, r0
 800644e:	db01      	blt.n	8006454 <_malloc_r+0x1c>
 8006450:	42a9      	cmp	r1, r5
 8006452:	d904      	bls.n	800645e <_malloc_r+0x26>
 8006454:	230c      	movs	r3, #12
 8006456:	6033      	str	r3, [r6, #0]
 8006458:	2000      	movs	r0, #0
 800645a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800645e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006534 <_malloc_r+0xfc>
 8006462:	f000 f869 	bl	8006538 <__malloc_lock>
 8006466:	f8d8 3000 	ldr.w	r3, [r8]
 800646a:	461c      	mov	r4, r3
 800646c:	bb44      	cbnz	r4, 80064c0 <_malloc_r+0x88>
 800646e:	4629      	mov	r1, r5
 8006470:	4630      	mov	r0, r6
 8006472:	f7ff ffbf 	bl	80063f4 <sbrk_aligned>
 8006476:	1c43      	adds	r3, r0, #1
 8006478:	4604      	mov	r4, r0
 800647a:	d158      	bne.n	800652e <_malloc_r+0xf6>
 800647c:	f8d8 4000 	ldr.w	r4, [r8]
 8006480:	4627      	mov	r7, r4
 8006482:	2f00      	cmp	r7, #0
 8006484:	d143      	bne.n	800650e <_malloc_r+0xd6>
 8006486:	2c00      	cmp	r4, #0
 8006488:	d04b      	beq.n	8006522 <_malloc_r+0xea>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	4639      	mov	r1, r7
 800648e:	4630      	mov	r0, r6
 8006490:	eb04 0903 	add.w	r9, r4, r3
 8006494:	f000 fe20 	bl	80070d8 <_sbrk_r>
 8006498:	4581      	cmp	r9, r0
 800649a:	d142      	bne.n	8006522 <_malloc_r+0xea>
 800649c:	6821      	ldr	r1, [r4, #0]
 800649e:	1a6d      	subs	r5, r5, r1
 80064a0:	4629      	mov	r1, r5
 80064a2:	4630      	mov	r0, r6
 80064a4:	f7ff ffa6 	bl	80063f4 <sbrk_aligned>
 80064a8:	3001      	adds	r0, #1
 80064aa:	d03a      	beq.n	8006522 <_malloc_r+0xea>
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	442b      	add	r3, r5
 80064b0:	6023      	str	r3, [r4, #0]
 80064b2:	f8d8 3000 	ldr.w	r3, [r8]
 80064b6:	685a      	ldr	r2, [r3, #4]
 80064b8:	bb62      	cbnz	r2, 8006514 <_malloc_r+0xdc>
 80064ba:	f8c8 7000 	str.w	r7, [r8]
 80064be:	e00f      	b.n	80064e0 <_malloc_r+0xa8>
 80064c0:	6822      	ldr	r2, [r4, #0]
 80064c2:	1b52      	subs	r2, r2, r5
 80064c4:	d420      	bmi.n	8006508 <_malloc_r+0xd0>
 80064c6:	2a0b      	cmp	r2, #11
 80064c8:	d917      	bls.n	80064fa <_malloc_r+0xc2>
 80064ca:	1961      	adds	r1, r4, r5
 80064cc:	42a3      	cmp	r3, r4
 80064ce:	6025      	str	r5, [r4, #0]
 80064d0:	bf18      	it	ne
 80064d2:	6059      	strne	r1, [r3, #4]
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	bf08      	it	eq
 80064d8:	f8c8 1000 	streq.w	r1, [r8]
 80064dc:	5162      	str	r2, [r4, r5]
 80064de:	604b      	str	r3, [r1, #4]
 80064e0:	4630      	mov	r0, r6
 80064e2:	f000 f82f 	bl	8006544 <__malloc_unlock>
 80064e6:	f104 000b 	add.w	r0, r4, #11
 80064ea:	1d23      	adds	r3, r4, #4
 80064ec:	f020 0007 	bic.w	r0, r0, #7
 80064f0:	1ac2      	subs	r2, r0, r3
 80064f2:	bf1c      	itt	ne
 80064f4:	1a1b      	subne	r3, r3, r0
 80064f6:	50a3      	strne	r3, [r4, r2]
 80064f8:	e7af      	b.n	800645a <_malloc_r+0x22>
 80064fa:	6862      	ldr	r2, [r4, #4]
 80064fc:	42a3      	cmp	r3, r4
 80064fe:	bf0c      	ite	eq
 8006500:	f8c8 2000 	streq.w	r2, [r8]
 8006504:	605a      	strne	r2, [r3, #4]
 8006506:	e7eb      	b.n	80064e0 <_malloc_r+0xa8>
 8006508:	4623      	mov	r3, r4
 800650a:	6864      	ldr	r4, [r4, #4]
 800650c:	e7ae      	b.n	800646c <_malloc_r+0x34>
 800650e:	463c      	mov	r4, r7
 8006510:	687f      	ldr	r7, [r7, #4]
 8006512:	e7b6      	b.n	8006482 <_malloc_r+0x4a>
 8006514:	461a      	mov	r2, r3
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	42a3      	cmp	r3, r4
 800651a:	d1fb      	bne.n	8006514 <_malloc_r+0xdc>
 800651c:	2300      	movs	r3, #0
 800651e:	6053      	str	r3, [r2, #4]
 8006520:	e7de      	b.n	80064e0 <_malloc_r+0xa8>
 8006522:	230c      	movs	r3, #12
 8006524:	6033      	str	r3, [r6, #0]
 8006526:	4630      	mov	r0, r6
 8006528:	f000 f80c 	bl	8006544 <__malloc_unlock>
 800652c:	e794      	b.n	8006458 <_malloc_r+0x20>
 800652e:	6005      	str	r5, [r0, #0]
 8006530:	e7d6      	b.n	80064e0 <_malloc_r+0xa8>
 8006532:	bf00      	nop
 8006534:	200004dc 	.word	0x200004dc

08006538 <__malloc_lock>:
 8006538:	4801      	ldr	r0, [pc, #4]	@ (8006540 <__malloc_lock+0x8>)
 800653a:	f7ff befa 	b.w	8006332 <__retarget_lock_acquire_recursive>
 800653e:	bf00      	nop
 8006540:	200004d4 	.word	0x200004d4

08006544 <__malloc_unlock>:
 8006544:	4801      	ldr	r0, [pc, #4]	@ (800654c <__malloc_unlock+0x8>)
 8006546:	f7ff bef5 	b.w	8006334 <__retarget_lock_release_recursive>
 800654a:	bf00      	nop
 800654c:	200004d4 	.word	0x200004d4

08006550 <__ssputs_r>:
 8006550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006554:	688e      	ldr	r6, [r1, #8]
 8006556:	461f      	mov	r7, r3
 8006558:	42be      	cmp	r6, r7
 800655a:	680b      	ldr	r3, [r1, #0]
 800655c:	4682      	mov	sl, r0
 800655e:	460c      	mov	r4, r1
 8006560:	4690      	mov	r8, r2
 8006562:	d82d      	bhi.n	80065c0 <__ssputs_r+0x70>
 8006564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800656c:	d026      	beq.n	80065bc <__ssputs_r+0x6c>
 800656e:	6965      	ldr	r5, [r4, #20]
 8006570:	6909      	ldr	r1, [r1, #16]
 8006572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006576:	eba3 0901 	sub.w	r9, r3, r1
 800657a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800657e:	1c7b      	adds	r3, r7, #1
 8006580:	444b      	add	r3, r9
 8006582:	106d      	asrs	r5, r5, #1
 8006584:	429d      	cmp	r5, r3
 8006586:	bf38      	it	cc
 8006588:	461d      	movcc	r5, r3
 800658a:	0553      	lsls	r3, r2, #21
 800658c:	d527      	bpl.n	80065de <__ssputs_r+0x8e>
 800658e:	4629      	mov	r1, r5
 8006590:	f7ff ff52 	bl	8006438 <_malloc_r>
 8006594:	4606      	mov	r6, r0
 8006596:	b360      	cbz	r0, 80065f2 <__ssputs_r+0xa2>
 8006598:	6921      	ldr	r1, [r4, #16]
 800659a:	464a      	mov	r2, r9
 800659c:	f7ff fecb 	bl	8006336 <memcpy>
 80065a0:	89a3      	ldrh	r3, [r4, #12]
 80065a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80065a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065aa:	81a3      	strh	r3, [r4, #12]
 80065ac:	6126      	str	r6, [r4, #16]
 80065ae:	6165      	str	r5, [r4, #20]
 80065b0:	444e      	add	r6, r9
 80065b2:	eba5 0509 	sub.w	r5, r5, r9
 80065b6:	6026      	str	r6, [r4, #0]
 80065b8:	60a5      	str	r5, [r4, #8]
 80065ba:	463e      	mov	r6, r7
 80065bc:	42be      	cmp	r6, r7
 80065be:	d900      	bls.n	80065c2 <__ssputs_r+0x72>
 80065c0:	463e      	mov	r6, r7
 80065c2:	6820      	ldr	r0, [r4, #0]
 80065c4:	4632      	mov	r2, r6
 80065c6:	4641      	mov	r1, r8
 80065c8:	f000 fd28 	bl	800701c <memmove>
 80065cc:	68a3      	ldr	r3, [r4, #8]
 80065ce:	1b9b      	subs	r3, r3, r6
 80065d0:	60a3      	str	r3, [r4, #8]
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	4433      	add	r3, r6
 80065d6:	6023      	str	r3, [r4, #0]
 80065d8:	2000      	movs	r0, #0
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065de:	462a      	mov	r2, r5
 80065e0:	f000 fd8a 	bl	80070f8 <_realloc_r>
 80065e4:	4606      	mov	r6, r0
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d1e0      	bne.n	80065ac <__ssputs_r+0x5c>
 80065ea:	6921      	ldr	r1, [r4, #16]
 80065ec:	4650      	mov	r0, sl
 80065ee:	f7ff feb7 	bl	8006360 <_free_r>
 80065f2:	230c      	movs	r3, #12
 80065f4:	f8ca 3000 	str.w	r3, [sl]
 80065f8:	89a3      	ldrh	r3, [r4, #12]
 80065fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065fe:	81a3      	strh	r3, [r4, #12]
 8006600:	f04f 30ff 	mov.w	r0, #4294967295
 8006604:	e7e9      	b.n	80065da <__ssputs_r+0x8a>
	...

08006608 <_svfiprintf_r>:
 8006608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660c:	4698      	mov	r8, r3
 800660e:	898b      	ldrh	r3, [r1, #12]
 8006610:	061b      	lsls	r3, r3, #24
 8006612:	b09d      	sub	sp, #116	@ 0x74
 8006614:	4607      	mov	r7, r0
 8006616:	460d      	mov	r5, r1
 8006618:	4614      	mov	r4, r2
 800661a:	d510      	bpl.n	800663e <_svfiprintf_r+0x36>
 800661c:	690b      	ldr	r3, [r1, #16]
 800661e:	b973      	cbnz	r3, 800663e <_svfiprintf_r+0x36>
 8006620:	2140      	movs	r1, #64	@ 0x40
 8006622:	f7ff ff09 	bl	8006438 <_malloc_r>
 8006626:	6028      	str	r0, [r5, #0]
 8006628:	6128      	str	r0, [r5, #16]
 800662a:	b930      	cbnz	r0, 800663a <_svfiprintf_r+0x32>
 800662c:	230c      	movs	r3, #12
 800662e:	603b      	str	r3, [r7, #0]
 8006630:	f04f 30ff 	mov.w	r0, #4294967295
 8006634:	b01d      	add	sp, #116	@ 0x74
 8006636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800663a:	2340      	movs	r3, #64	@ 0x40
 800663c:	616b      	str	r3, [r5, #20]
 800663e:	2300      	movs	r3, #0
 8006640:	9309      	str	r3, [sp, #36]	@ 0x24
 8006642:	2320      	movs	r3, #32
 8006644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006648:	f8cd 800c 	str.w	r8, [sp, #12]
 800664c:	2330      	movs	r3, #48	@ 0x30
 800664e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80067ec <_svfiprintf_r+0x1e4>
 8006652:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006656:	f04f 0901 	mov.w	r9, #1
 800665a:	4623      	mov	r3, r4
 800665c:	469a      	mov	sl, r3
 800665e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006662:	b10a      	cbz	r2, 8006668 <_svfiprintf_r+0x60>
 8006664:	2a25      	cmp	r2, #37	@ 0x25
 8006666:	d1f9      	bne.n	800665c <_svfiprintf_r+0x54>
 8006668:	ebba 0b04 	subs.w	fp, sl, r4
 800666c:	d00b      	beq.n	8006686 <_svfiprintf_r+0x7e>
 800666e:	465b      	mov	r3, fp
 8006670:	4622      	mov	r2, r4
 8006672:	4629      	mov	r1, r5
 8006674:	4638      	mov	r0, r7
 8006676:	f7ff ff6b 	bl	8006550 <__ssputs_r>
 800667a:	3001      	adds	r0, #1
 800667c:	f000 80a7 	beq.w	80067ce <_svfiprintf_r+0x1c6>
 8006680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006682:	445a      	add	r2, fp
 8006684:	9209      	str	r2, [sp, #36]	@ 0x24
 8006686:	f89a 3000 	ldrb.w	r3, [sl]
 800668a:	2b00      	cmp	r3, #0
 800668c:	f000 809f 	beq.w	80067ce <_svfiprintf_r+0x1c6>
 8006690:	2300      	movs	r3, #0
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800669a:	f10a 0a01 	add.w	sl, sl, #1
 800669e:	9304      	str	r3, [sp, #16]
 80066a0:	9307      	str	r3, [sp, #28]
 80066a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80066a8:	4654      	mov	r4, sl
 80066aa:	2205      	movs	r2, #5
 80066ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b0:	484e      	ldr	r0, [pc, #312]	@ (80067ec <_svfiprintf_r+0x1e4>)
 80066b2:	f7f9 fda5 	bl	8000200 <memchr>
 80066b6:	9a04      	ldr	r2, [sp, #16]
 80066b8:	b9d8      	cbnz	r0, 80066f2 <_svfiprintf_r+0xea>
 80066ba:	06d0      	lsls	r0, r2, #27
 80066bc:	bf44      	itt	mi
 80066be:	2320      	movmi	r3, #32
 80066c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066c4:	0711      	lsls	r1, r2, #28
 80066c6:	bf44      	itt	mi
 80066c8:	232b      	movmi	r3, #43	@ 0x2b
 80066ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066ce:	f89a 3000 	ldrb.w	r3, [sl]
 80066d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80066d4:	d015      	beq.n	8006702 <_svfiprintf_r+0xfa>
 80066d6:	9a07      	ldr	r2, [sp, #28]
 80066d8:	4654      	mov	r4, sl
 80066da:	2000      	movs	r0, #0
 80066dc:	f04f 0c0a 	mov.w	ip, #10
 80066e0:	4621      	mov	r1, r4
 80066e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066e6:	3b30      	subs	r3, #48	@ 0x30
 80066e8:	2b09      	cmp	r3, #9
 80066ea:	d94b      	bls.n	8006784 <_svfiprintf_r+0x17c>
 80066ec:	b1b0      	cbz	r0, 800671c <_svfiprintf_r+0x114>
 80066ee:	9207      	str	r2, [sp, #28]
 80066f0:	e014      	b.n	800671c <_svfiprintf_r+0x114>
 80066f2:	eba0 0308 	sub.w	r3, r0, r8
 80066f6:	fa09 f303 	lsl.w	r3, r9, r3
 80066fa:	4313      	orrs	r3, r2
 80066fc:	9304      	str	r3, [sp, #16]
 80066fe:	46a2      	mov	sl, r4
 8006700:	e7d2      	b.n	80066a8 <_svfiprintf_r+0xa0>
 8006702:	9b03      	ldr	r3, [sp, #12]
 8006704:	1d19      	adds	r1, r3, #4
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	9103      	str	r1, [sp, #12]
 800670a:	2b00      	cmp	r3, #0
 800670c:	bfbb      	ittet	lt
 800670e:	425b      	neglt	r3, r3
 8006710:	f042 0202 	orrlt.w	r2, r2, #2
 8006714:	9307      	strge	r3, [sp, #28]
 8006716:	9307      	strlt	r3, [sp, #28]
 8006718:	bfb8      	it	lt
 800671a:	9204      	strlt	r2, [sp, #16]
 800671c:	7823      	ldrb	r3, [r4, #0]
 800671e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006720:	d10a      	bne.n	8006738 <_svfiprintf_r+0x130>
 8006722:	7863      	ldrb	r3, [r4, #1]
 8006724:	2b2a      	cmp	r3, #42	@ 0x2a
 8006726:	d132      	bne.n	800678e <_svfiprintf_r+0x186>
 8006728:	9b03      	ldr	r3, [sp, #12]
 800672a:	1d1a      	adds	r2, r3, #4
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	9203      	str	r2, [sp, #12]
 8006730:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006734:	3402      	adds	r4, #2
 8006736:	9305      	str	r3, [sp, #20]
 8006738:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80067fc <_svfiprintf_r+0x1f4>
 800673c:	7821      	ldrb	r1, [r4, #0]
 800673e:	2203      	movs	r2, #3
 8006740:	4650      	mov	r0, sl
 8006742:	f7f9 fd5d 	bl	8000200 <memchr>
 8006746:	b138      	cbz	r0, 8006758 <_svfiprintf_r+0x150>
 8006748:	9b04      	ldr	r3, [sp, #16]
 800674a:	eba0 000a 	sub.w	r0, r0, sl
 800674e:	2240      	movs	r2, #64	@ 0x40
 8006750:	4082      	lsls	r2, r0
 8006752:	4313      	orrs	r3, r2
 8006754:	3401      	adds	r4, #1
 8006756:	9304      	str	r3, [sp, #16]
 8006758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800675c:	4824      	ldr	r0, [pc, #144]	@ (80067f0 <_svfiprintf_r+0x1e8>)
 800675e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006762:	2206      	movs	r2, #6
 8006764:	f7f9 fd4c 	bl	8000200 <memchr>
 8006768:	2800      	cmp	r0, #0
 800676a:	d036      	beq.n	80067da <_svfiprintf_r+0x1d2>
 800676c:	4b21      	ldr	r3, [pc, #132]	@ (80067f4 <_svfiprintf_r+0x1ec>)
 800676e:	bb1b      	cbnz	r3, 80067b8 <_svfiprintf_r+0x1b0>
 8006770:	9b03      	ldr	r3, [sp, #12]
 8006772:	3307      	adds	r3, #7
 8006774:	f023 0307 	bic.w	r3, r3, #7
 8006778:	3308      	adds	r3, #8
 800677a:	9303      	str	r3, [sp, #12]
 800677c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800677e:	4433      	add	r3, r6
 8006780:	9309      	str	r3, [sp, #36]	@ 0x24
 8006782:	e76a      	b.n	800665a <_svfiprintf_r+0x52>
 8006784:	fb0c 3202 	mla	r2, ip, r2, r3
 8006788:	460c      	mov	r4, r1
 800678a:	2001      	movs	r0, #1
 800678c:	e7a8      	b.n	80066e0 <_svfiprintf_r+0xd8>
 800678e:	2300      	movs	r3, #0
 8006790:	3401      	adds	r4, #1
 8006792:	9305      	str	r3, [sp, #20]
 8006794:	4619      	mov	r1, r3
 8006796:	f04f 0c0a 	mov.w	ip, #10
 800679a:	4620      	mov	r0, r4
 800679c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067a0:	3a30      	subs	r2, #48	@ 0x30
 80067a2:	2a09      	cmp	r2, #9
 80067a4:	d903      	bls.n	80067ae <_svfiprintf_r+0x1a6>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d0c6      	beq.n	8006738 <_svfiprintf_r+0x130>
 80067aa:	9105      	str	r1, [sp, #20]
 80067ac:	e7c4      	b.n	8006738 <_svfiprintf_r+0x130>
 80067ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80067b2:	4604      	mov	r4, r0
 80067b4:	2301      	movs	r3, #1
 80067b6:	e7f0      	b.n	800679a <_svfiprintf_r+0x192>
 80067b8:	ab03      	add	r3, sp, #12
 80067ba:	9300      	str	r3, [sp, #0]
 80067bc:	462a      	mov	r2, r5
 80067be:	4b0e      	ldr	r3, [pc, #56]	@ (80067f8 <_svfiprintf_r+0x1f0>)
 80067c0:	a904      	add	r1, sp, #16
 80067c2:	4638      	mov	r0, r7
 80067c4:	f3af 8000 	nop.w
 80067c8:	1c42      	adds	r2, r0, #1
 80067ca:	4606      	mov	r6, r0
 80067cc:	d1d6      	bne.n	800677c <_svfiprintf_r+0x174>
 80067ce:	89ab      	ldrh	r3, [r5, #12]
 80067d0:	065b      	lsls	r3, r3, #25
 80067d2:	f53f af2d 	bmi.w	8006630 <_svfiprintf_r+0x28>
 80067d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067d8:	e72c      	b.n	8006634 <_svfiprintf_r+0x2c>
 80067da:	ab03      	add	r3, sp, #12
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	462a      	mov	r2, r5
 80067e0:	4b05      	ldr	r3, [pc, #20]	@ (80067f8 <_svfiprintf_r+0x1f0>)
 80067e2:	a904      	add	r1, sp, #16
 80067e4:	4638      	mov	r0, r7
 80067e6:	f000 f9bb 	bl	8006b60 <_printf_i>
 80067ea:	e7ed      	b.n	80067c8 <_svfiprintf_r+0x1c0>
 80067ec:	080075e3 	.word	0x080075e3
 80067f0:	080075ed 	.word	0x080075ed
 80067f4:	00000000 	.word	0x00000000
 80067f8:	08006551 	.word	0x08006551
 80067fc:	080075e9 	.word	0x080075e9

08006800 <__sfputc_r>:
 8006800:	6893      	ldr	r3, [r2, #8]
 8006802:	3b01      	subs	r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	b410      	push	{r4}
 8006808:	6093      	str	r3, [r2, #8]
 800680a:	da08      	bge.n	800681e <__sfputc_r+0x1e>
 800680c:	6994      	ldr	r4, [r2, #24]
 800680e:	42a3      	cmp	r3, r4
 8006810:	db01      	blt.n	8006816 <__sfputc_r+0x16>
 8006812:	290a      	cmp	r1, #10
 8006814:	d103      	bne.n	800681e <__sfputc_r+0x1e>
 8006816:	f85d 4b04 	ldr.w	r4, [sp], #4
 800681a:	f000 bb6b 	b.w	8006ef4 <__swbuf_r>
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	1c58      	adds	r0, r3, #1
 8006822:	6010      	str	r0, [r2, #0]
 8006824:	7019      	strb	r1, [r3, #0]
 8006826:	4608      	mov	r0, r1
 8006828:	f85d 4b04 	ldr.w	r4, [sp], #4
 800682c:	4770      	bx	lr

0800682e <__sfputs_r>:
 800682e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006830:	4606      	mov	r6, r0
 8006832:	460f      	mov	r7, r1
 8006834:	4614      	mov	r4, r2
 8006836:	18d5      	adds	r5, r2, r3
 8006838:	42ac      	cmp	r4, r5
 800683a:	d101      	bne.n	8006840 <__sfputs_r+0x12>
 800683c:	2000      	movs	r0, #0
 800683e:	e007      	b.n	8006850 <__sfputs_r+0x22>
 8006840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006844:	463a      	mov	r2, r7
 8006846:	4630      	mov	r0, r6
 8006848:	f7ff ffda 	bl	8006800 <__sfputc_r>
 800684c:	1c43      	adds	r3, r0, #1
 800684e:	d1f3      	bne.n	8006838 <__sfputs_r+0xa>
 8006850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006854 <_vfiprintf_r>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	460d      	mov	r5, r1
 800685a:	b09d      	sub	sp, #116	@ 0x74
 800685c:	4614      	mov	r4, r2
 800685e:	4698      	mov	r8, r3
 8006860:	4606      	mov	r6, r0
 8006862:	b118      	cbz	r0, 800686c <_vfiprintf_r+0x18>
 8006864:	6a03      	ldr	r3, [r0, #32]
 8006866:	b90b      	cbnz	r3, 800686c <_vfiprintf_r+0x18>
 8006868:	f7ff fc2c 	bl	80060c4 <__sinit>
 800686c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800686e:	07d9      	lsls	r1, r3, #31
 8006870:	d405      	bmi.n	800687e <_vfiprintf_r+0x2a>
 8006872:	89ab      	ldrh	r3, [r5, #12]
 8006874:	059a      	lsls	r2, r3, #22
 8006876:	d402      	bmi.n	800687e <_vfiprintf_r+0x2a>
 8006878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800687a:	f7ff fd5a 	bl	8006332 <__retarget_lock_acquire_recursive>
 800687e:	89ab      	ldrh	r3, [r5, #12]
 8006880:	071b      	lsls	r3, r3, #28
 8006882:	d501      	bpl.n	8006888 <_vfiprintf_r+0x34>
 8006884:	692b      	ldr	r3, [r5, #16]
 8006886:	b99b      	cbnz	r3, 80068b0 <_vfiprintf_r+0x5c>
 8006888:	4629      	mov	r1, r5
 800688a:	4630      	mov	r0, r6
 800688c:	f000 fb70 	bl	8006f70 <__swsetup_r>
 8006890:	b170      	cbz	r0, 80068b0 <_vfiprintf_r+0x5c>
 8006892:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006894:	07dc      	lsls	r4, r3, #31
 8006896:	d504      	bpl.n	80068a2 <_vfiprintf_r+0x4e>
 8006898:	f04f 30ff 	mov.w	r0, #4294967295
 800689c:	b01d      	add	sp, #116	@ 0x74
 800689e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a2:	89ab      	ldrh	r3, [r5, #12]
 80068a4:	0598      	lsls	r0, r3, #22
 80068a6:	d4f7      	bmi.n	8006898 <_vfiprintf_r+0x44>
 80068a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068aa:	f7ff fd43 	bl	8006334 <__retarget_lock_release_recursive>
 80068ae:	e7f3      	b.n	8006898 <_vfiprintf_r+0x44>
 80068b0:	2300      	movs	r3, #0
 80068b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068b4:	2320      	movs	r3, #32
 80068b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80068be:	2330      	movs	r3, #48	@ 0x30
 80068c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a70 <_vfiprintf_r+0x21c>
 80068c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80068c8:	f04f 0901 	mov.w	r9, #1
 80068cc:	4623      	mov	r3, r4
 80068ce:	469a      	mov	sl, r3
 80068d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068d4:	b10a      	cbz	r2, 80068da <_vfiprintf_r+0x86>
 80068d6:	2a25      	cmp	r2, #37	@ 0x25
 80068d8:	d1f9      	bne.n	80068ce <_vfiprintf_r+0x7a>
 80068da:	ebba 0b04 	subs.w	fp, sl, r4
 80068de:	d00b      	beq.n	80068f8 <_vfiprintf_r+0xa4>
 80068e0:	465b      	mov	r3, fp
 80068e2:	4622      	mov	r2, r4
 80068e4:	4629      	mov	r1, r5
 80068e6:	4630      	mov	r0, r6
 80068e8:	f7ff ffa1 	bl	800682e <__sfputs_r>
 80068ec:	3001      	adds	r0, #1
 80068ee:	f000 80a7 	beq.w	8006a40 <_vfiprintf_r+0x1ec>
 80068f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068f4:	445a      	add	r2, fp
 80068f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80068f8:	f89a 3000 	ldrb.w	r3, [sl]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 809f 	beq.w	8006a40 <_vfiprintf_r+0x1ec>
 8006902:	2300      	movs	r3, #0
 8006904:	f04f 32ff 	mov.w	r2, #4294967295
 8006908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800690c:	f10a 0a01 	add.w	sl, sl, #1
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	9307      	str	r3, [sp, #28]
 8006914:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006918:	931a      	str	r3, [sp, #104]	@ 0x68
 800691a:	4654      	mov	r4, sl
 800691c:	2205      	movs	r2, #5
 800691e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006922:	4853      	ldr	r0, [pc, #332]	@ (8006a70 <_vfiprintf_r+0x21c>)
 8006924:	f7f9 fc6c 	bl	8000200 <memchr>
 8006928:	9a04      	ldr	r2, [sp, #16]
 800692a:	b9d8      	cbnz	r0, 8006964 <_vfiprintf_r+0x110>
 800692c:	06d1      	lsls	r1, r2, #27
 800692e:	bf44      	itt	mi
 8006930:	2320      	movmi	r3, #32
 8006932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006936:	0713      	lsls	r3, r2, #28
 8006938:	bf44      	itt	mi
 800693a:	232b      	movmi	r3, #43	@ 0x2b
 800693c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006940:	f89a 3000 	ldrb.w	r3, [sl]
 8006944:	2b2a      	cmp	r3, #42	@ 0x2a
 8006946:	d015      	beq.n	8006974 <_vfiprintf_r+0x120>
 8006948:	9a07      	ldr	r2, [sp, #28]
 800694a:	4654      	mov	r4, sl
 800694c:	2000      	movs	r0, #0
 800694e:	f04f 0c0a 	mov.w	ip, #10
 8006952:	4621      	mov	r1, r4
 8006954:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006958:	3b30      	subs	r3, #48	@ 0x30
 800695a:	2b09      	cmp	r3, #9
 800695c:	d94b      	bls.n	80069f6 <_vfiprintf_r+0x1a2>
 800695e:	b1b0      	cbz	r0, 800698e <_vfiprintf_r+0x13a>
 8006960:	9207      	str	r2, [sp, #28]
 8006962:	e014      	b.n	800698e <_vfiprintf_r+0x13a>
 8006964:	eba0 0308 	sub.w	r3, r0, r8
 8006968:	fa09 f303 	lsl.w	r3, r9, r3
 800696c:	4313      	orrs	r3, r2
 800696e:	9304      	str	r3, [sp, #16]
 8006970:	46a2      	mov	sl, r4
 8006972:	e7d2      	b.n	800691a <_vfiprintf_r+0xc6>
 8006974:	9b03      	ldr	r3, [sp, #12]
 8006976:	1d19      	adds	r1, r3, #4
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	9103      	str	r1, [sp, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	bfbb      	ittet	lt
 8006980:	425b      	neglt	r3, r3
 8006982:	f042 0202 	orrlt.w	r2, r2, #2
 8006986:	9307      	strge	r3, [sp, #28]
 8006988:	9307      	strlt	r3, [sp, #28]
 800698a:	bfb8      	it	lt
 800698c:	9204      	strlt	r2, [sp, #16]
 800698e:	7823      	ldrb	r3, [r4, #0]
 8006990:	2b2e      	cmp	r3, #46	@ 0x2e
 8006992:	d10a      	bne.n	80069aa <_vfiprintf_r+0x156>
 8006994:	7863      	ldrb	r3, [r4, #1]
 8006996:	2b2a      	cmp	r3, #42	@ 0x2a
 8006998:	d132      	bne.n	8006a00 <_vfiprintf_r+0x1ac>
 800699a:	9b03      	ldr	r3, [sp, #12]
 800699c:	1d1a      	adds	r2, r3, #4
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	9203      	str	r2, [sp, #12]
 80069a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069a6:	3402      	adds	r4, #2
 80069a8:	9305      	str	r3, [sp, #20]
 80069aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a80 <_vfiprintf_r+0x22c>
 80069ae:	7821      	ldrb	r1, [r4, #0]
 80069b0:	2203      	movs	r2, #3
 80069b2:	4650      	mov	r0, sl
 80069b4:	f7f9 fc24 	bl	8000200 <memchr>
 80069b8:	b138      	cbz	r0, 80069ca <_vfiprintf_r+0x176>
 80069ba:	9b04      	ldr	r3, [sp, #16]
 80069bc:	eba0 000a 	sub.w	r0, r0, sl
 80069c0:	2240      	movs	r2, #64	@ 0x40
 80069c2:	4082      	lsls	r2, r0
 80069c4:	4313      	orrs	r3, r2
 80069c6:	3401      	adds	r4, #1
 80069c8:	9304      	str	r3, [sp, #16]
 80069ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ce:	4829      	ldr	r0, [pc, #164]	@ (8006a74 <_vfiprintf_r+0x220>)
 80069d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80069d4:	2206      	movs	r2, #6
 80069d6:	f7f9 fc13 	bl	8000200 <memchr>
 80069da:	2800      	cmp	r0, #0
 80069dc:	d03f      	beq.n	8006a5e <_vfiprintf_r+0x20a>
 80069de:	4b26      	ldr	r3, [pc, #152]	@ (8006a78 <_vfiprintf_r+0x224>)
 80069e0:	bb1b      	cbnz	r3, 8006a2a <_vfiprintf_r+0x1d6>
 80069e2:	9b03      	ldr	r3, [sp, #12]
 80069e4:	3307      	adds	r3, #7
 80069e6:	f023 0307 	bic.w	r3, r3, #7
 80069ea:	3308      	adds	r3, #8
 80069ec:	9303      	str	r3, [sp, #12]
 80069ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f0:	443b      	add	r3, r7
 80069f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80069f4:	e76a      	b.n	80068cc <_vfiprintf_r+0x78>
 80069f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80069fa:	460c      	mov	r4, r1
 80069fc:	2001      	movs	r0, #1
 80069fe:	e7a8      	b.n	8006952 <_vfiprintf_r+0xfe>
 8006a00:	2300      	movs	r3, #0
 8006a02:	3401      	adds	r4, #1
 8006a04:	9305      	str	r3, [sp, #20]
 8006a06:	4619      	mov	r1, r3
 8006a08:	f04f 0c0a 	mov.w	ip, #10
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a12:	3a30      	subs	r2, #48	@ 0x30
 8006a14:	2a09      	cmp	r2, #9
 8006a16:	d903      	bls.n	8006a20 <_vfiprintf_r+0x1cc>
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0c6      	beq.n	80069aa <_vfiprintf_r+0x156>
 8006a1c:	9105      	str	r1, [sp, #20]
 8006a1e:	e7c4      	b.n	80069aa <_vfiprintf_r+0x156>
 8006a20:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a24:	4604      	mov	r4, r0
 8006a26:	2301      	movs	r3, #1
 8006a28:	e7f0      	b.n	8006a0c <_vfiprintf_r+0x1b8>
 8006a2a:	ab03      	add	r3, sp, #12
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	462a      	mov	r2, r5
 8006a30:	4b12      	ldr	r3, [pc, #72]	@ (8006a7c <_vfiprintf_r+0x228>)
 8006a32:	a904      	add	r1, sp, #16
 8006a34:	4630      	mov	r0, r6
 8006a36:	f3af 8000 	nop.w
 8006a3a:	4607      	mov	r7, r0
 8006a3c:	1c78      	adds	r0, r7, #1
 8006a3e:	d1d6      	bne.n	80069ee <_vfiprintf_r+0x19a>
 8006a40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a42:	07d9      	lsls	r1, r3, #31
 8006a44:	d405      	bmi.n	8006a52 <_vfiprintf_r+0x1fe>
 8006a46:	89ab      	ldrh	r3, [r5, #12]
 8006a48:	059a      	lsls	r2, r3, #22
 8006a4a:	d402      	bmi.n	8006a52 <_vfiprintf_r+0x1fe>
 8006a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a4e:	f7ff fc71 	bl	8006334 <__retarget_lock_release_recursive>
 8006a52:	89ab      	ldrh	r3, [r5, #12]
 8006a54:	065b      	lsls	r3, r3, #25
 8006a56:	f53f af1f 	bmi.w	8006898 <_vfiprintf_r+0x44>
 8006a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a5c:	e71e      	b.n	800689c <_vfiprintf_r+0x48>
 8006a5e:	ab03      	add	r3, sp, #12
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	462a      	mov	r2, r5
 8006a64:	4b05      	ldr	r3, [pc, #20]	@ (8006a7c <_vfiprintf_r+0x228>)
 8006a66:	a904      	add	r1, sp, #16
 8006a68:	4630      	mov	r0, r6
 8006a6a:	f000 f879 	bl	8006b60 <_printf_i>
 8006a6e:	e7e4      	b.n	8006a3a <_vfiprintf_r+0x1e6>
 8006a70:	080075e3 	.word	0x080075e3
 8006a74:	080075ed 	.word	0x080075ed
 8006a78:	00000000 	.word	0x00000000
 8006a7c:	0800682f 	.word	0x0800682f
 8006a80:	080075e9 	.word	0x080075e9

08006a84 <_printf_common>:
 8006a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a88:	4616      	mov	r6, r2
 8006a8a:	4698      	mov	r8, r3
 8006a8c:	688a      	ldr	r2, [r1, #8]
 8006a8e:	690b      	ldr	r3, [r1, #16]
 8006a90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a94:	4293      	cmp	r3, r2
 8006a96:	bfb8      	it	lt
 8006a98:	4613      	movlt	r3, r2
 8006a9a:	6033      	str	r3, [r6, #0]
 8006a9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006aa0:	4607      	mov	r7, r0
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	b10a      	cbz	r2, 8006aaa <_printf_common+0x26>
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	6033      	str	r3, [r6, #0]
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	0699      	lsls	r1, r3, #26
 8006aae:	bf42      	ittt	mi
 8006ab0:	6833      	ldrmi	r3, [r6, #0]
 8006ab2:	3302      	addmi	r3, #2
 8006ab4:	6033      	strmi	r3, [r6, #0]
 8006ab6:	6825      	ldr	r5, [r4, #0]
 8006ab8:	f015 0506 	ands.w	r5, r5, #6
 8006abc:	d106      	bne.n	8006acc <_printf_common+0x48>
 8006abe:	f104 0a19 	add.w	sl, r4, #25
 8006ac2:	68e3      	ldr	r3, [r4, #12]
 8006ac4:	6832      	ldr	r2, [r6, #0]
 8006ac6:	1a9b      	subs	r3, r3, r2
 8006ac8:	42ab      	cmp	r3, r5
 8006aca:	dc26      	bgt.n	8006b1a <_printf_common+0x96>
 8006acc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ad0:	6822      	ldr	r2, [r4, #0]
 8006ad2:	3b00      	subs	r3, #0
 8006ad4:	bf18      	it	ne
 8006ad6:	2301      	movne	r3, #1
 8006ad8:	0692      	lsls	r2, r2, #26
 8006ada:	d42b      	bmi.n	8006b34 <_printf_common+0xb0>
 8006adc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ae0:	4641      	mov	r1, r8
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	47c8      	blx	r9
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d01e      	beq.n	8006b28 <_printf_common+0xa4>
 8006aea:	6823      	ldr	r3, [r4, #0]
 8006aec:	6922      	ldr	r2, [r4, #16]
 8006aee:	f003 0306 	and.w	r3, r3, #6
 8006af2:	2b04      	cmp	r3, #4
 8006af4:	bf02      	ittt	eq
 8006af6:	68e5      	ldreq	r5, [r4, #12]
 8006af8:	6833      	ldreq	r3, [r6, #0]
 8006afa:	1aed      	subeq	r5, r5, r3
 8006afc:	68a3      	ldr	r3, [r4, #8]
 8006afe:	bf0c      	ite	eq
 8006b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b04:	2500      	movne	r5, #0
 8006b06:	4293      	cmp	r3, r2
 8006b08:	bfc4      	itt	gt
 8006b0a:	1a9b      	subgt	r3, r3, r2
 8006b0c:	18ed      	addgt	r5, r5, r3
 8006b0e:	2600      	movs	r6, #0
 8006b10:	341a      	adds	r4, #26
 8006b12:	42b5      	cmp	r5, r6
 8006b14:	d11a      	bne.n	8006b4c <_printf_common+0xc8>
 8006b16:	2000      	movs	r0, #0
 8006b18:	e008      	b.n	8006b2c <_printf_common+0xa8>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	4652      	mov	r2, sl
 8006b1e:	4641      	mov	r1, r8
 8006b20:	4638      	mov	r0, r7
 8006b22:	47c8      	blx	r9
 8006b24:	3001      	adds	r0, #1
 8006b26:	d103      	bne.n	8006b30 <_printf_common+0xac>
 8006b28:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b30:	3501      	adds	r5, #1
 8006b32:	e7c6      	b.n	8006ac2 <_printf_common+0x3e>
 8006b34:	18e1      	adds	r1, r4, r3
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	2030      	movs	r0, #48	@ 0x30
 8006b3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b3e:	4422      	add	r2, r4
 8006b40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b48:	3302      	adds	r3, #2
 8006b4a:	e7c7      	b.n	8006adc <_printf_common+0x58>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	4622      	mov	r2, r4
 8006b50:	4641      	mov	r1, r8
 8006b52:	4638      	mov	r0, r7
 8006b54:	47c8      	blx	r9
 8006b56:	3001      	adds	r0, #1
 8006b58:	d0e6      	beq.n	8006b28 <_printf_common+0xa4>
 8006b5a:	3601      	adds	r6, #1
 8006b5c:	e7d9      	b.n	8006b12 <_printf_common+0x8e>
	...

08006b60 <_printf_i>:
 8006b60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b64:	7e0f      	ldrb	r7, [r1, #24]
 8006b66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b68:	2f78      	cmp	r7, #120	@ 0x78
 8006b6a:	4691      	mov	r9, r2
 8006b6c:	4680      	mov	r8, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	469a      	mov	sl, r3
 8006b72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b76:	d807      	bhi.n	8006b88 <_printf_i+0x28>
 8006b78:	2f62      	cmp	r7, #98	@ 0x62
 8006b7a:	d80a      	bhi.n	8006b92 <_printf_i+0x32>
 8006b7c:	2f00      	cmp	r7, #0
 8006b7e:	f000 80d1 	beq.w	8006d24 <_printf_i+0x1c4>
 8006b82:	2f58      	cmp	r7, #88	@ 0x58
 8006b84:	f000 80b8 	beq.w	8006cf8 <_printf_i+0x198>
 8006b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b90:	e03a      	b.n	8006c08 <_printf_i+0xa8>
 8006b92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b96:	2b15      	cmp	r3, #21
 8006b98:	d8f6      	bhi.n	8006b88 <_printf_i+0x28>
 8006b9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006ba0 <_printf_i+0x40>)
 8006b9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ba0:	08006bf9 	.word	0x08006bf9
 8006ba4:	08006c0d 	.word	0x08006c0d
 8006ba8:	08006b89 	.word	0x08006b89
 8006bac:	08006b89 	.word	0x08006b89
 8006bb0:	08006b89 	.word	0x08006b89
 8006bb4:	08006b89 	.word	0x08006b89
 8006bb8:	08006c0d 	.word	0x08006c0d
 8006bbc:	08006b89 	.word	0x08006b89
 8006bc0:	08006b89 	.word	0x08006b89
 8006bc4:	08006b89 	.word	0x08006b89
 8006bc8:	08006b89 	.word	0x08006b89
 8006bcc:	08006d0b 	.word	0x08006d0b
 8006bd0:	08006c37 	.word	0x08006c37
 8006bd4:	08006cc5 	.word	0x08006cc5
 8006bd8:	08006b89 	.word	0x08006b89
 8006bdc:	08006b89 	.word	0x08006b89
 8006be0:	08006d2d 	.word	0x08006d2d
 8006be4:	08006b89 	.word	0x08006b89
 8006be8:	08006c37 	.word	0x08006c37
 8006bec:	08006b89 	.word	0x08006b89
 8006bf0:	08006b89 	.word	0x08006b89
 8006bf4:	08006ccd 	.word	0x08006ccd
 8006bf8:	6833      	ldr	r3, [r6, #0]
 8006bfa:	1d1a      	adds	r2, r3, #4
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6032      	str	r2, [r6, #0]
 8006c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e09c      	b.n	8006d46 <_printf_i+0x1e6>
 8006c0c:	6833      	ldr	r3, [r6, #0]
 8006c0e:	6820      	ldr	r0, [r4, #0]
 8006c10:	1d19      	adds	r1, r3, #4
 8006c12:	6031      	str	r1, [r6, #0]
 8006c14:	0606      	lsls	r6, r0, #24
 8006c16:	d501      	bpl.n	8006c1c <_printf_i+0xbc>
 8006c18:	681d      	ldr	r5, [r3, #0]
 8006c1a:	e003      	b.n	8006c24 <_printf_i+0xc4>
 8006c1c:	0645      	lsls	r5, r0, #25
 8006c1e:	d5fb      	bpl.n	8006c18 <_printf_i+0xb8>
 8006c20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c24:	2d00      	cmp	r5, #0
 8006c26:	da03      	bge.n	8006c30 <_printf_i+0xd0>
 8006c28:	232d      	movs	r3, #45	@ 0x2d
 8006c2a:	426d      	negs	r5, r5
 8006c2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c30:	4858      	ldr	r0, [pc, #352]	@ (8006d94 <_printf_i+0x234>)
 8006c32:	230a      	movs	r3, #10
 8006c34:	e011      	b.n	8006c5a <_printf_i+0xfa>
 8006c36:	6821      	ldr	r1, [r4, #0]
 8006c38:	6833      	ldr	r3, [r6, #0]
 8006c3a:	0608      	lsls	r0, r1, #24
 8006c3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c40:	d402      	bmi.n	8006c48 <_printf_i+0xe8>
 8006c42:	0649      	lsls	r1, r1, #25
 8006c44:	bf48      	it	mi
 8006c46:	b2ad      	uxthmi	r5, r5
 8006c48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c4a:	4852      	ldr	r0, [pc, #328]	@ (8006d94 <_printf_i+0x234>)
 8006c4c:	6033      	str	r3, [r6, #0]
 8006c4e:	bf14      	ite	ne
 8006c50:	230a      	movne	r3, #10
 8006c52:	2308      	moveq	r3, #8
 8006c54:	2100      	movs	r1, #0
 8006c56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c5a:	6866      	ldr	r6, [r4, #4]
 8006c5c:	60a6      	str	r6, [r4, #8]
 8006c5e:	2e00      	cmp	r6, #0
 8006c60:	db05      	blt.n	8006c6e <_printf_i+0x10e>
 8006c62:	6821      	ldr	r1, [r4, #0]
 8006c64:	432e      	orrs	r6, r5
 8006c66:	f021 0104 	bic.w	r1, r1, #4
 8006c6a:	6021      	str	r1, [r4, #0]
 8006c6c:	d04b      	beq.n	8006d06 <_printf_i+0x1a6>
 8006c6e:	4616      	mov	r6, r2
 8006c70:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c74:	fb03 5711 	mls	r7, r3, r1, r5
 8006c78:	5dc7      	ldrb	r7, [r0, r7]
 8006c7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c7e:	462f      	mov	r7, r5
 8006c80:	42bb      	cmp	r3, r7
 8006c82:	460d      	mov	r5, r1
 8006c84:	d9f4      	bls.n	8006c70 <_printf_i+0x110>
 8006c86:	2b08      	cmp	r3, #8
 8006c88:	d10b      	bne.n	8006ca2 <_printf_i+0x142>
 8006c8a:	6823      	ldr	r3, [r4, #0]
 8006c8c:	07df      	lsls	r7, r3, #31
 8006c8e:	d508      	bpl.n	8006ca2 <_printf_i+0x142>
 8006c90:	6923      	ldr	r3, [r4, #16]
 8006c92:	6861      	ldr	r1, [r4, #4]
 8006c94:	4299      	cmp	r1, r3
 8006c96:	bfde      	ittt	le
 8006c98:	2330      	movle	r3, #48	@ 0x30
 8006c9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ca2:	1b92      	subs	r2, r2, r6
 8006ca4:	6122      	str	r2, [r4, #16]
 8006ca6:	f8cd a000 	str.w	sl, [sp]
 8006caa:	464b      	mov	r3, r9
 8006cac:	aa03      	add	r2, sp, #12
 8006cae:	4621      	mov	r1, r4
 8006cb0:	4640      	mov	r0, r8
 8006cb2:	f7ff fee7 	bl	8006a84 <_printf_common>
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	d14a      	bne.n	8006d50 <_printf_i+0x1f0>
 8006cba:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbe:	b004      	add	sp, #16
 8006cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	f043 0320 	orr.w	r3, r3, #32
 8006cca:	6023      	str	r3, [r4, #0]
 8006ccc:	4832      	ldr	r0, [pc, #200]	@ (8006d98 <_printf_i+0x238>)
 8006cce:	2778      	movs	r7, #120	@ 0x78
 8006cd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	6831      	ldr	r1, [r6, #0]
 8006cd8:	061f      	lsls	r7, r3, #24
 8006cda:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cde:	d402      	bmi.n	8006ce6 <_printf_i+0x186>
 8006ce0:	065f      	lsls	r7, r3, #25
 8006ce2:	bf48      	it	mi
 8006ce4:	b2ad      	uxthmi	r5, r5
 8006ce6:	6031      	str	r1, [r6, #0]
 8006ce8:	07d9      	lsls	r1, r3, #31
 8006cea:	bf44      	itt	mi
 8006cec:	f043 0320 	orrmi.w	r3, r3, #32
 8006cf0:	6023      	strmi	r3, [r4, #0]
 8006cf2:	b11d      	cbz	r5, 8006cfc <_printf_i+0x19c>
 8006cf4:	2310      	movs	r3, #16
 8006cf6:	e7ad      	b.n	8006c54 <_printf_i+0xf4>
 8006cf8:	4826      	ldr	r0, [pc, #152]	@ (8006d94 <_printf_i+0x234>)
 8006cfa:	e7e9      	b.n	8006cd0 <_printf_i+0x170>
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	f023 0320 	bic.w	r3, r3, #32
 8006d02:	6023      	str	r3, [r4, #0]
 8006d04:	e7f6      	b.n	8006cf4 <_printf_i+0x194>
 8006d06:	4616      	mov	r6, r2
 8006d08:	e7bd      	b.n	8006c86 <_printf_i+0x126>
 8006d0a:	6833      	ldr	r3, [r6, #0]
 8006d0c:	6825      	ldr	r5, [r4, #0]
 8006d0e:	6961      	ldr	r1, [r4, #20]
 8006d10:	1d18      	adds	r0, r3, #4
 8006d12:	6030      	str	r0, [r6, #0]
 8006d14:	062e      	lsls	r6, r5, #24
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	d501      	bpl.n	8006d1e <_printf_i+0x1be>
 8006d1a:	6019      	str	r1, [r3, #0]
 8006d1c:	e002      	b.n	8006d24 <_printf_i+0x1c4>
 8006d1e:	0668      	lsls	r0, r5, #25
 8006d20:	d5fb      	bpl.n	8006d1a <_printf_i+0x1ba>
 8006d22:	8019      	strh	r1, [r3, #0]
 8006d24:	2300      	movs	r3, #0
 8006d26:	6123      	str	r3, [r4, #16]
 8006d28:	4616      	mov	r6, r2
 8006d2a:	e7bc      	b.n	8006ca6 <_printf_i+0x146>
 8006d2c:	6833      	ldr	r3, [r6, #0]
 8006d2e:	1d1a      	adds	r2, r3, #4
 8006d30:	6032      	str	r2, [r6, #0]
 8006d32:	681e      	ldr	r6, [r3, #0]
 8006d34:	6862      	ldr	r2, [r4, #4]
 8006d36:	2100      	movs	r1, #0
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7f9 fa61 	bl	8000200 <memchr>
 8006d3e:	b108      	cbz	r0, 8006d44 <_printf_i+0x1e4>
 8006d40:	1b80      	subs	r0, r0, r6
 8006d42:	6060      	str	r0, [r4, #4]
 8006d44:	6863      	ldr	r3, [r4, #4]
 8006d46:	6123      	str	r3, [r4, #16]
 8006d48:	2300      	movs	r3, #0
 8006d4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d4e:	e7aa      	b.n	8006ca6 <_printf_i+0x146>
 8006d50:	6923      	ldr	r3, [r4, #16]
 8006d52:	4632      	mov	r2, r6
 8006d54:	4649      	mov	r1, r9
 8006d56:	4640      	mov	r0, r8
 8006d58:	47d0      	blx	sl
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	d0ad      	beq.n	8006cba <_printf_i+0x15a>
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	079b      	lsls	r3, r3, #30
 8006d62:	d413      	bmi.n	8006d8c <_printf_i+0x22c>
 8006d64:	68e0      	ldr	r0, [r4, #12]
 8006d66:	9b03      	ldr	r3, [sp, #12]
 8006d68:	4298      	cmp	r0, r3
 8006d6a:	bfb8      	it	lt
 8006d6c:	4618      	movlt	r0, r3
 8006d6e:	e7a6      	b.n	8006cbe <_printf_i+0x15e>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4632      	mov	r2, r6
 8006d74:	4649      	mov	r1, r9
 8006d76:	4640      	mov	r0, r8
 8006d78:	47d0      	blx	sl
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d09d      	beq.n	8006cba <_printf_i+0x15a>
 8006d7e:	3501      	adds	r5, #1
 8006d80:	68e3      	ldr	r3, [r4, #12]
 8006d82:	9903      	ldr	r1, [sp, #12]
 8006d84:	1a5b      	subs	r3, r3, r1
 8006d86:	42ab      	cmp	r3, r5
 8006d88:	dcf2      	bgt.n	8006d70 <_printf_i+0x210>
 8006d8a:	e7eb      	b.n	8006d64 <_printf_i+0x204>
 8006d8c:	2500      	movs	r5, #0
 8006d8e:	f104 0619 	add.w	r6, r4, #25
 8006d92:	e7f5      	b.n	8006d80 <_printf_i+0x220>
 8006d94:	080075f4 	.word	0x080075f4
 8006d98:	08007605 	.word	0x08007605

08006d9c <__sflush_r>:
 8006d9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da4:	0716      	lsls	r6, r2, #28
 8006da6:	4605      	mov	r5, r0
 8006da8:	460c      	mov	r4, r1
 8006daa:	d454      	bmi.n	8006e56 <__sflush_r+0xba>
 8006dac:	684b      	ldr	r3, [r1, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	dc02      	bgt.n	8006db8 <__sflush_r+0x1c>
 8006db2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	dd48      	ble.n	8006e4a <__sflush_r+0xae>
 8006db8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dba:	2e00      	cmp	r6, #0
 8006dbc:	d045      	beq.n	8006e4a <__sflush_r+0xae>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dc4:	682f      	ldr	r7, [r5, #0]
 8006dc6:	6a21      	ldr	r1, [r4, #32]
 8006dc8:	602b      	str	r3, [r5, #0]
 8006dca:	d030      	beq.n	8006e2e <__sflush_r+0x92>
 8006dcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dce:	89a3      	ldrh	r3, [r4, #12]
 8006dd0:	0759      	lsls	r1, r3, #29
 8006dd2:	d505      	bpl.n	8006de0 <__sflush_r+0x44>
 8006dd4:	6863      	ldr	r3, [r4, #4]
 8006dd6:	1ad2      	subs	r2, r2, r3
 8006dd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dda:	b10b      	cbz	r3, 8006de0 <__sflush_r+0x44>
 8006ddc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dde:	1ad2      	subs	r2, r2, r3
 8006de0:	2300      	movs	r3, #0
 8006de2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006de4:	6a21      	ldr	r1, [r4, #32]
 8006de6:	4628      	mov	r0, r5
 8006de8:	47b0      	blx	r6
 8006dea:	1c43      	adds	r3, r0, #1
 8006dec:	89a3      	ldrh	r3, [r4, #12]
 8006dee:	d106      	bne.n	8006dfe <__sflush_r+0x62>
 8006df0:	6829      	ldr	r1, [r5, #0]
 8006df2:	291d      	cmp	r1, #29
 8006df4:	d82b      	bhi.n	8006e4e <__sflush_r+0xb2>
 8006df6:	4a2a      	ldr	r2, [pc, #168]	@ (8006ea0 <__sflush_r+0x104>)
 8006df8:	40ca      	lsrs	r2, r1
 8006dfa:	07d6      	lsls	r6, r2, #31
 8006dfc:	d527      	bpl.n	8006e4e <__sflush_r+0xb2>
 8006dfe:	2200      	movs	r2, #0
 8006e00:	6062      	str	r2, [r4, #4]
 8006e02:	04d9      	lsls	r1, r3, #19
 8006e04:	6922      	ldr	r2, [r4, #16]
 8006e06:	6022      	str	r2, [r4, #0]
 8006e08:	d504      	bpl.n	8006e14 <__sflush_r+0x78>
 8006e0a:	1c42      	adds	r2, r0, #1
 8006e0c:	d101      	bne.n	8006e12 <__sflush_r+0x76>
 8006e0e:	682b      	ldr	r3, [r5, #0]
 8006e10:	b903      	cbnz	r3, 8006e14 <__sflush_r+0x78>
 8006e12:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e16:	602f      	str	r7, [r5, #0]
 8006e18:	b1b9      	cbz	r1, 8006e4a <__sflush_r+0xae>
 8006e1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e1e:	4299      	cmp	r1, r3
 8006e20:	d002      	beq.n	8006e28 <__sflush_r+0x8c>
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7ff fa9c 	bl	8006360 <_free_r>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e2c:	e00d      	b.n	8006e4a <__sflush_r+0xae>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b0      	blx	r6
 8006e34:	4602      	mov	r2, r0
 8006e36:	1c50      	adds	r0, r2, #1
 8006e38:	d1c9      	bne.n	8006dce <__sflush_r+0x32>
 8006e3a:	682b      	ldr	r3, [r5, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d0c6      	beq.n	8006dce <__sflush_r+0x32>
 8006e40:	2b1d      	cmp	r3, #29
 8006e42:	d001      	beq.n	8006e48 <__sflush_r+0xac>
 8006e44:	2b16      	cmp	r3, #22
 8006e46:	d11e      	bne.n	8006e86 <__sflush_r+0xea>
 8006e48:	602f      	str	r7, [r5, #0]
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	e022      	b.n	8006e94 <__sflush_r+0xf8>
 8006e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e52:	b21b      	sxth	r3, r3
 8006e54:	e01b      	b.n	8006e8e <__sflush_r+0xf2>
 8006e56:	690f      	ldr	r7, [r1, #16]
 8006e58:	2f00      	cmp	r7, #0
 8006e5a:	d0f6      	beq.n	8006e4a <__sflush_r+0xae>
 8006e5c:	0793      	lsls	r3, r2, #30
 8006e5e:	680e      	ldr	r6, [r1, #0]
 8006e60:	bf08      	it	eq
 8006e62:	694b      	ldreq	r3, [r1, #20]
 8006e64:	600f      	str	r7, [r1, #0]
 8006e66:	bf18      	it	ne
 8006e68:	2300      	movne	r3, #0
 8006e6a:	eba6 0807 	sub.w	r8, r6, r7
 8006e6e:	608b      	str	r3, [r1, #8]
 8006e70:	f1b8 0f00 	cmp.w	r8, #0
 8006e74:	dde9      	ble.n	8006e4a <__sflush_r+0xae>
 8006e76:	6a21      	ldr	r1, [r4, #32]
 8006e78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e7a:	4643      	mov	r3, r8
 8006e7c:	463a      	mov	r2, r7
 8006e7e:	4628      	mov	r0, r5
 8006e80:	47b0      	blx	r6
 8006e82:	2800      	cmp	r0, #0
 8006e84:	dc08      	bgt.n	8006e98 <__sflush_r+0xfc>
 8006e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e8e:	81a3      	strh	r3, [r4, #12]
 8006e90:	f04f 30ff 	mov.w	r0, #4294967295
 8006e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e98:	4407      	add	r7, r0
 8006e9a:	eba8 0800 	sub.w	r8, r8, r0
 8006e9e:	e7e7      	b.n	8006e70 <__sflush_r+0xd4>
 8006ea0:	20400001 	.word	0x20400001

08006ea4 <_fflush_r>:
 8006ea4:	b538      	push	{r3, r4, r5, lr}
 8006ea6:	690b      	ldr	r3, [r1, #16]
 8006ea8:	4605      	mov	r5, r0
 8006eaa:	460c      	mov	r4, r1
 8006eac:	b913      	cbnz	r3, 8006eb4 <_fflush_r+0x10>
 8006eae:	2500      	movs	r5, #0
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	bd38      	pop	{r3, r4, r5, pc}
 8006eb4:	b118      	cbz	r0, 8006ebe <_fflush_r+0x1a>
 8006eb6:	6a03      	ldr	r3, [r0, #32]
 8006eb8:	b90b      	cbnz	r3, 8006ebe <_fflush_r+0x1a>
 8006eba:	f7ff f903 	bl	80060c4 <__sinit>
 8006ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d0f3      	beq.n	8006eae <_fflush_r+0xa>
 8006ec6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ec8:	07d0      	lsls	r0, r2, #31
 8006eca:	d404      	bmi.n	8006ed6 <_fflush_r+0x32>
 8006ecc:	0599      	lsls	r1, r3, #22
 8006ece:	d402      	bmi.n	8006ed6 <_fflush_r+0x32>
 8006ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ed2:	f7ff fa2e 	bl	8006332 <__retarget_lock_acquire_recursive>
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	4621      	mov	r1, r4
 8006eda:	f7ff ff5f 	bl	8006d9c <__sflush_r>
 8006ede:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ee0:	07da      	lsls	r2, r3, #31
 8006ee2:	4605      	mov	r5, r0
 8006ee4:	d4e4      	bmi.n	8006eb0 <_fflush_r+0xc>
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	059b      	lsls	r3, r3, #22
 8006eea:	d4e1      	bmi.n	8006eb0 <_fflush_r+0xc>
 8006eec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eee:	f7ff fa21 	bl	8006334 <__retarget_lock_release_recursive>
 8006ef2:	e7dd      	b.n	8006eb0 <_fflush_r+0xc>

08006ef4 <__swbuf_r>:
 8006ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef6:	460e      	mov	r6, r1
 8006ef8:	4614      	mov	r4, r2
 8006efa:	4605      	mov	r5, r0
 8006efc:	b118      	cbz	r0, 8006f06 <__swbuf_r+0x12>
 8006efe:	6a03      	ldr	r3, [r0, #32]
 8006f00:	b90b      	cbnz	r3, 8006f06 <__swbuf_r+0x12>
 8006f02:	f7ff f8df 	bl	80060c4 <__sinit>
 8006f06:	69a3      	ldr	r3, [r4, #24]
 8006f08:	60a3      	str	r3, [r4, #8]
 8006f0a:	89a3      	ldrh	r3, [r4, #12]
 8006f0c:	071a      	lsls	r2, r3, #28
 8006f0e:	d501      	bpl.n	8006f14 <__swbuf_r+0x20>
 8006f10:	6923      	ldr	r3, [r4, #16]
 8006f12:	b943      	cbnz	r3, 8006f26 <__swbuf_r+0x32>
 8006f14:	4621      	mov	r1, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 f82a 	bl	8006f70 <__swsetup_r>
 8006f1c:	b118      	cbz	r0, 8006f26 <__swbuf_r+0x32>
 8006f1e:	f04f 37ff 	mov.w	r7, #4294967295
 8006f22:	4638      	mov	r0, r7
 8006f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	6922      	ldr	r2, [r4, #16]
 8006f2a:	1a98      	subs	r0, r3, r2
 8006f2c:	6963      	ldr	r3, [r4, #20]
 8006f2e:	b2f6      	uxtb	r6, r6
 8006f30:	4283      	cmp	r3, r0
 8006f32:	4637      	mov	r7, r6
 8006f34:	dc05      	bgt.n	8006f42 <__swbuf_r+0x4e>
 8006f36:	4621      	mov	r1, r4
 8006f38:	4628      	mov	r0, r5
 8006f3a:	f7ff ffb3 	bl	8006ea4 <_fflush_r>
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	d1ed      	bne.n	8006f1e <__swbuf_r+0x2a>
 8006f42:	68a3      	ldr	r3, [r4, #8]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	60a3      	str	r3, [r4, #8]
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	1c5a      	adds	r2, r3, #1
 8006f4c:	6022      	str	r2, [r4, #0]
 8006f4e:	701e      	strb	r6, [r3, #0]
 8006f50:	6962      	ldr	r2, [r4, #20]
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d004      	beq.n	8006f62 <__swbuf_r+0x6e>
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	07db      	lsls	r3, r3, #31
 8006f5c:	d5e1      	bpl.n	8006f22 <__swbuf_r+0x2e>
 8006f5e:	2e0a      	cmp	r6, #10
 8006f60:	d1df      	bne.n	8006f22 <__swbuf_r+0x2e>
 8006f62:	4621      	mov	r1, r4
 8006f64:	4628      	mov	r0, r5
 8006f66:	f7ff ff9d 	bl	8006ea4 <_fflush_r>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	d0d9      	beq.n	8006f22 <__swbuf_r+0x2e>
 8006f6e:	e7d6      	b.n	8006f1e <__swbuf_r+0x2a>

08006f70 <__swsetup_r>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4b29      	ldr	r3, [pc, #164]	@ (8007018 <__swsetup_r+0xa8>)
 8006f74:	4605      	mov	r5, r0
 8006f76:	6818      	ldr	r0, [r3, #0]
 8006f78:	460c      	mov	r4, r1
 8006f7a:	b118      	cbz	r0, 8006f84 <__swsetup_r+0x14>
 8006f7c:	6a03      	ldr	r3, [r0, #32]
 8006f7e:	b90b      	cbnz	r3, 8006f84 <__swsetup_r+0x14>
 8006f80:	f7ff f8a0 	bl	80060c4 <__sinit>
 8006f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f88:	0719      	lsls	r1, r3, #28
 8006f8a:	d422      	bmi.n	8006fd2 <__swsetup_r+0x62>
 8006f8c:	06da      	lsls	r2, r3, #27
 8006f8e:	d407      	bmi.n	8006fa0 <__swsetup_r+0x30>
 8006f90:	2209      	movs	r2, #9
 8006f92:	602a      	str	r2, [r5, #0]
 8006f94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f98:	81a3      	strh	r3, [r4, #12]
 8006f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f9e:	e033      	b.n	8007008 <__swsetup_r+0x98>
 8006fa0:	0758      	lsls	r0, r3, #29
 8006fa2:	d512      	bpl.n	8006fca <__swsetup_r+0x5a>
 8006fa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fa6:	b141      	cbz	r1, 8006fba <__swsetup_r+0x4a>
 8006fa8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fac:	4299      	cmp	r1, r3
 8006fae:	d002      	beq.n	8006fb6 <__swsetup_r+0x46>
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	f7ff f9d5 	bl	8006360 <_free_r>
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fc0:	81a3      	strh	r3, [r4, #12]
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	6063      	str	r3, [r4, #4]
 8006fc6:	6923      	ldr	r3, [r4, #16]
 8006fc8:	6023      	str	r3, [r4, #0]
 8006fca:	89a3      	ldrh	r3, [r4, #12]
 8006fcc:	f043 0308 	orr.w	r3, r3, #8
 8006fd0:	81a3      	strh	r3, [r4, #12]
 8006fd2:	6923      	ldr	r3, [r4, #16]
 8006fd4:	b94b      	cbnz	r3, 8006fea <__swsetup_r+0x7a>
 8006fd6:	89a3      	ldrh	r3, [r4, #12]
 8006fd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fe0:	d003      	beq.n	8006fea <__swsetup_r+0x7a>
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f000 f8db 	bl	80071a0 <__smakebuf_r>
 8006fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fee:	f013 0201 	ands.w	r2, r3, #1
 8006ff2:	d00a      	beq.n	800700a <__swsetup_r+0x9a>
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	60a2      	str	r2, [r4, #8]
 8006ff8:	6962      	ldr	r2, [r4, #20]
 8006ffa:	4252      	negs	r2, r2
 8006ffc:	61a2      	str	r2, [r4, #24]
 8006ffe:	6922      	ldr	r2, [r4, #16]
 8007000:	b942      	cbnz	r2, 8007014 <__swsetup_r+0xa4>
 8007002:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007006:	d1c5      	bne.n	8006f94 <__swsetup_r+0x24>
 8007008:	bd38      	pop	{r3, r4, r5, pc}
 800700a:	0799      	lsls	r1, r3, #30
 800700c:	bf58      	it	pl
 800700e:	6962      	ldrpl	r2, [r4, #20]
 8007010:	60a2      	str	r2, [r4, #8]
 8007012:	e7f4      	b.n	8006ffe <__swsetup_r+0x8e>
 8007014:	2000      	movs	r0, #0
 8007016:	e7f7      	b.n	8007008 <__swsetup_r+0x98>
 8007018:	200001d0 	.word	0x200001d0

0800701c <memmove>:
 800701c:	4288      	cmp	r0, r1
 800701e:	b510      	push	{r4, lr}
 8007020:	eb01 0402 	add.w	r4, r1, r2
 8007024:	d902      	bls.n	800702c <memmove+0x10>
 8007026:	4284      	cmp	r4, r0
 8007028:	4623      	mov	r3, r4
 800702a:	d807      	bhi.n	800703c <memmove+0x20>
 800702c:	1e43      	subs	r3, r0, #1
 800702e:	42a1      	cmp	r1, r4
 8007030:	d008      	beq.n	8007044 <memmove+0x28>
 8007032:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800703a:	e7f8      	b.n	800702e <memmove+0x12>
 800703c:	4402      	add	r2, r0
 800703e:	4601      	mov	r1, r0
 8007040:	428a      	cmp	r2, r1
 8007042:	d100      	bne.n	8007046 <memmove+0x2a>
 8007044:	bd10      	pop	{r4, pc}
 8007046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800704a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800704e:	e7f7      	b.n	8007040 <memmove+0x24>

08007050 <_raise_r>:
 8007050:	291f      	cmp	r1, #31
 8007052:	b538      	push	{r3, r4, r5, lr}
 8007054:	4605      	mov	r5, r0
 8007056:	460c      	mov	r4, r1
 8007058:	d904      	bls.n	8007064 <_raise_r+0x14>
 800705a:	2316      	movs	r3, #22
 800705c:	6003      	str	r3, [r0, #0]
 800705e:	f04f 30ff 	mov.w	r0, #4294967295
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007066:	b112      	cbz	r2, 800706e <_raise_r+0x1e>
 8007068:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800706c:	b94b      	cbnz	r3, 8007082 <_raise_r+0x32>
 800706e:	4628      	mov	r0, r5
 8007070:	f000 f830 	bl	80070d4 <_getpid_r>
 8007074:	4622      	mov	r2, r4
 8007076:	4601      	mov	r1, r0
 8007078:	4628      	mov	r0, r5
 800707a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800707e:	f000 b817 	b.w	80070b0 <_kill_r>
 8007082:	2b01      	cmp	r3, #1
 8007084:	d00a      	beq.n	800709c <_raise_r+0x4c>
 8007086:	1c59      	adds	r1, r3, #1
 8007088:	d103      	bne.n	8007092 <_raise_r+0x42>
 800708a:	2316      	movs	r3, #22
 800708c:	6003      	str	r3, [r0, #0]
 800708e:	2001      	movs	r0, #1
 8007090:	e7e7      	b.n	8007062 <_raise_r+0x12>
 8007092:	2100      	movs	r1, #0
 8007094:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007098:	4620      	mov	r0, r4
 800709a:	4798      	blx	r3
 800709c:	2000      	movs	r0, #0
 800709e:	e7e0      	b.n	8007062 <_raise_r+0x12>

080070a0 <raise>:
 80070a0:	4b02      	ldr	r3, [pc, #8]	@ (80070ac <raise+0xc>)
 80070a2:	4601      	mov	r1, r0
 80070a4:	6818      	ldr	r0, [r3, #0]
 80070a6:	f7ff bfd3 	b.w	8007050 <_raise_r>
 80070aa:	bf00      	nop
 80070ac:	200001d0 	.word	0x200001d0

080070b0 <_kill_r>:
 80070b0:	b538      	push	{r3, r4, r5, lr}
 80070b2:	4d07      	ldr	r5, [pc, #28]	@ (80070d0 <_kill_r+0x20>)
 80070b4:	2300      	movs	r3, #0
 80070b6:	4604      	mov	r4, r0
 80070b8:	4608      	mov	r0, r1
 80070ba:	4611      	mov	r1, r2
 80070bc:	602b      	str	r3, [r5, #0]
 80070be:	f7f9 ff99 	bl	8000ff4 <_kill>
 80070c2:	1c43      	adds	r3, r0, #1
 80070c4:	d102      	bne.n	80070cc <_kill_r+0x1c>
 80070c6:	682b      	ldr	r3, [r5, #0]
 80070c8:	b103      	cbz	r3, 80070cc <_kill_r+0x1c>
 80070ca:	6023      	str	r3, [r4, #0]
 80070cc:	bd38      	pop	{r3, r4, r5, pc}
 80070ce:	bf00      	nop
 80070d0:	200004d0 	.word	0x200004d0

080070d4 <_getpid_r>:
 80070d4:	f7f9 bf86 	b.w	8000fe4 <_getpid>

080070d8 <_sbrk_r>:
 80070d8:	b538      	push	{r3, r4, r5, lr}
 80070da:	4d06      	ldr	r5, [pc, #24]	@ (80070f4 <_sbrk_r+0x1c>)
 80070dc:	2300      	movs	r3, #0
 80070de:	4604      	mov	r4, r0
 80070e0:	4608      	mov	r0, r1
 80070e2:	602b      	str	r3, [r5, #0]
 80070e4:	f7fa f80e 	bl	8001104 <_sbrk>
 80070e8:	1c43      	adds	r3, r0, #1
 80070ea:	d102      	bne.n	80070f2 <_sbrk_r+0x1a>
 80070ec:	682b      	ldr	r3, [r5, #0]
 80070ee:	b103      	cbz	r3, 80070f2 <_sbrk_r+0x1a>
 80070f0:	6023      	str	r3, [r4, #0]
 80070f2:	bd38      	pop	{r3, r4, r5, pc}
 80070f4:	200004d0 	.word	0x200004d0

080070f8 <_realloc_r>:
 80070f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fc:	4607      	mov	r7, r0
 80070fe:	4614      	mov	r4, r2
 8007100:	460d      	mov	r5, r1
 8007102:	b921      	cbnz	r1, 800710e <_realloc_r+0x16>
 8007104:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007108:	4611      	mov	r1, r2
 800710a:	f7ff b995 	b.w	8006438 <_malloc_r>
 800710e:	b92a      	cbnz	r2, 800711c <_realloc_r+0x24>
 8007110:	f7ff f926 	bl	8006360 <_free_r>
 8007114:	4625      	mov	r5, r4
 8007116:	4628      	mov	r0, r5
 8007118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800711c:	f000 f89e 	bl	800725c <_malloc_usable_size_r>
 8007120:	4284      	cmp	r4, r0
 8007122:	4606      	mov	r6, r0
 8007124:	d802      	bhi.n	800712c <_realloc_r+0x34>
 8007126:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800712a:	d8f4      	bhi.n	8007116 <_realloc_r+0x1e>
 800712c:	4621      	mov	r1, r4
 800712e:	4638      	mov	r0, r7
 8007130:	f7ff f982 	bl	8006438 <_malloc_r>
 8007134:	4680      	mov	r8, r0
 8007136:	b908      	cbnz	r0, 800713c <_realloc_r+0x44>
 8007138:	4645      	mov	r5, r8
 800713a:	e7ec      	b.n	8007116 <_realloc_r+0x1e>
 800713c:	42b4      	cmp	r4, r6
 800713e:	4622      	mov	r2, r4
 8007140:	4629      	mov	r1, r5
 8007142:	bf28      	it	cs
 8007144:	4632      	movcs	r2, r6
 8007146:	f7ff f8f6 	bl	8006336 <memcpy>
 800714a:	4629      	mov	r1, r5
 800714c:	4638      	mov	r0, r7
 800714e:	f7ff f907 	bl	8006360 <_free_r>
 8007152:	e7f1      	b.n	8007138 <_realloc_r+0x40>

08007154 <__swhatbuf_r>:
 8007154:	b570      	push	{r4, r5, r6, lr}
 8007156:	460c      	mov	r4, r1
 8007158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800715c:	2900      	cmp	r1, #0
 800715e:	b096      	sub	sp, #88	@ 0x58
 8007160:	4615      	mov	r5, r2
 8007162:	461e      	mov	r6, r3
 8007164:	da0d      	bge.n	8007182 <__swhatbuf_r+0x2e>
 8007166:	89a3      	ldrh	r3, [r4, #12]
 8007168:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800716c:	f04f 0100 	mov.w	r1, #0
 8007170:	bf14      	ite	ne
 8007172:	2340      	movne	r3, #64	@ 0x40
 8007174:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007178:	2000      	movs	r0, #0
 800717a:	6031      	str	r1, [r6, #0]
 800717c:	602b      	str	r3, [r5, #0]
 800717e:	b016      	add	sp, #88	@ 0x58
 8007180:	bd70      	pop	{r4, r5, r6, pc}
 8007182:	466a      	mov	r2, sp
 8007184:	f000 f848 	bl	8007218 <_fstat_r>
 8007188:	2800      	cmp	r0, #0
 800718a:	dbec      	blt.n	8007166 <__swhatbuf_r+0x12>
 800718c:	9901      	ldr	r1, [sp, #4]
 800718e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007192:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007196:	4259      	negs	r1, r3
 8007198:	4159      	adcs	r1, r3
 800719a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800719e:	e7eb      	b.n	8007178 <__swhatbuf_r+0x24>

080071a0 <__smakebuf_r>:
 80071a0:	898b      	ldrh	r3, [r1, #12]
 80071a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071a4:	079d      	lsls	r5, r3, #30
 80071a6:	4606      	mov	r6, r0
 80071a8:	460c      	mov	r4, r1
 80071aa:	d507      	bpl.n	80071bc <__smakebuf_r+0x1c>
 80071ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	6123      	str	r3, [r4, #16]
 80071b4:	2301      	movs	r3, #1
 80071b6:	6163      	str	r3, [r4, #20]
 80071b8:	b003      	add	sp, #12
 80071ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071bc:	ab01      	add	r3, sp, #4
 80071be:	466a      	mov	r2, sp
 80071c0:	f7ff ffc8 	bl	8007154 <__swhatbuf_r>
 80071c4:	9f00      	ldr	r7, [sp, #0]
 80071c6:	4605      	mov	r5, r0
 80071c8:	4639      	mov	r1, r7
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7ff f934 	bl	8006438 <_malloc_r>
 80071d0:	b948      	cbnz	r0, 80071e6 <__smakebuf_r+0x46>
 80071d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071d6:	059a      	lsls	r2, r3, #22
 80071d8:	d4ee      	bmi.n	80071b8 <__smakebuf_r+0x18>
 80071da:	f023 0303 	bic.w	r3, r3, #3
 80071de:	f043 0302 	orr.w	r3, r3, #2
 80071e2:	81a3      	strh	r3, [r4, #12]
 80071e4:	e7e2      	b.n	80071ac <__smakebuf_r+0xc>
 80071e6:	89a3      	ldrh	r3, [r4, #12]
 80071e8:	6020      	str	r0, [r4, #0]
 80071ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ee:	81a3      	strh	r3, [r4, #12]
 80071f0:	9b01      	ldr	r3, [sp, #4]
 80071f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80071f6:	b15b      	cbz	r3, 8007210 <__smakebuf_r+0x70>
 80071f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071fc:	4630      	mov	r0, r6
 80071fe:	f000 f81d 	bl	800723c <_isatty_r>
 8007202:	b128      	cbz	r0, 8007210 <__smakebuf_r+0x70>
 8007204:	89a3      	ldrh	r3, [r4, #12]
 8007206:	f023 0303 	bic.w	r3, r3, #3
 800720a:	f043 0301 	orr.w	r3, r3, #1
 800720e:	81a3      	strh	r3, [r4, #12]
 8007210:	89a3      	ldrh	r3, [r4, #12]
 8007212:	431d      	orrs	r5, r3
 8007214:	81a5      	strh	r5, [r4, #12]
 8007216:	e7cf      	b.n	80071b8 <__smakebuf_r+0x18>

08007218 <_fstat_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4d07      	ldr	r5, [pc, #28]	@ (8007238 <_fstat_r+0x20>)
 800721c:	2300      	movs	r3, #0
 800721e:	4604      	mov	r4, r0
 8007220:	4608      	mov	r0, r1
 8007222:	4611      	mov	r1, r2
 8007224:	602b      	str	r3, [r5, #0]
 8007226:	f7f9 ff45 	bl	80010b4 <_fstat>
 800722a:	1c43      	adds	r3, r0, #1
 800722c:	d102      	bne.n	8007234 <_fstat_r+0x1c>
 800722e:	682b      	ldr	r3, [r5, #0]
 8007230:	b103      	cbz	r3, 8007234 <_fstat_r+0x1c>
 8007232:	6023      	str	r3, [r4, #0]
 8007234:	bd38      	pop	{r3, r4, r5, pc}
 8007236:	bf00      	nop
 8007238:	200004d0 	.word	0x200004d0

0800723c <_isatty_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d06      	ldr	r5, [pc, #24]	@ (8007258 <_isatty_r+0x1c>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	f7f9 ff44 	bl	80010d4 <_isatty>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_isatty_r+0x1a>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_isatty_r+0x1a>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	200004d0 	.word	0x200004d0

0800725c <_malloc_usable_size_r>:
 800725c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007260:	1f18      	subs	r0, r3, #4
 8007262:	2b00      	cmp	r3, #0
 8007264:	bfbc      	itt	lt
 8007266:	580b      	ldrlt	r3, [r1, r0]
 8007268:	18c0      	addlt	r0, r0, r3
 800726a:	4770      	bx	lr

0800726c <_init>:
 800726c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726e:	bf00      	nop
 8007270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007272:	bc08      	pop	{r3}
 8007274:	469e      	mov	lr, r3
 8007276:	4770      	bx	lr

08007278 <_fini>:
 8007278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727a:	bf00      	nop
 800727c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727e:	bc08      	pop	{r3}
 8007280:	469e      	mov	lr, r3
 8007282:	4770      	bx	lr
