// Seed: 1349981847
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  assign id_2[1] = id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3
    , id_11,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    output supply0 id_8,
    output supply1 id_9
);
  assign id_11[-1] = 1 == id_0;
  assign id_7 = id_1 ? id_11 : id_5;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
