P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  512 B
associativity 		4-way
n_set 			32
n_cache_line 	128
tag: 18, index: 5, offset: 9
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		96546
0.n_misses 		153455
0.hit_rate 		38.62
0.miss_rate 		61.38
0.n_upgrade_miss 	1211
0.n_bus_snoops 	14897
0.n_snoop_hits 	2474
0.n_writebacks 	4507
Memory Traffic:
0.B_written_bus_to_cache 	77948928
0.B_written_cache_to_bus_wb 	2307584
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	80256512
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		137158
1.n_misses 		112841
1.hit_rate 		54.86
1.miss_rate 		45.14
1.n_upgrade_miss 	1992
1.n_bus_snoops 	14582
1.n_snoop_hits 	1858
1.n_writebacks 	5192
Memory Traffic:
1.B_written_bus_to_cache 	56754688
1.B_written_cache_to_bus_wb 	2658304
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	59412992
1.B_total_traffic_wt 	0
