module testbench();
    reg clk;
    reg rst;
    wire [31:0] WriteData, DataAdr;

    wire MemWrite;

    top toptop(clk, rst, WriteData, DataAdr, MemWrite);

    initial begin
        rst <= 1; 
        # 29;
        rst <= 0;
    end

    always begin
        clk <= 1; # 5;
        clk <= 0; # 5;
    end



    always @(negedge clk) begin
        if(MemWrite) begin
            if(DataAdr === 132 & WriteData === 32'hABCDE02E) begin
                $display("Simulation succeeded");
                $stop;
            end
        end
    end
endmodule
