#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Mon Jul 13 13:28:34 2020
# Process ID: 96672
# Current directory: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx
# Command line: xsim -source {xsim.dir/top_tb_sim/xsim_script.tcl}
# Log file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.log
# Journal file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/top_tb_sim/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8574.707 ; gain = 130.016 ; free physical = 1072 ; free virtual = 5312
# xsim {top_tb_sim} -autoloadwcfg
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/top_tb_sim.wcfg
WARNING: Simulation object /top_tb/dut/fifo_asyncfifo_dout was not found in the design.
WARNING: Simulation object /top_tb/dut/fifo_asyncfifo_dtout was not found in the design.
WARNING: Simulation object /top_tb/dut/clockdomainsrenamer0_state was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_din was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_dout was not found in the design.
WARNING: Simulation object /top_tb/dut/fifo_asyncfifo_we was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_re was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_we was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_re was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_dout was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_we was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_din was not found in the design.
WARNING: Simulation object /top_tb/dut/fsm_state0 was not found in the design.
WARNING: Simulation object /top_tb/dut/rx_syncfifo_din was not found in the design.
WARNING: Simulation object /top_tb/dut/fifo_asyncfifo_dtin was not found in the design.
WARNING: Simulation object /top_tb/dut/clockdomainsrenamer2_state was not found in the design.
WARNING: Simulation object /top_tb/dut/fsm_state1 was not found in the design.
run 1 ms
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_tb.dut.PLLE2_BASE_1.plle2_adv_1 are not same.
Warning: [Unisim PLLE2_ADV-21] Input CLKIN1 is stopped at time            773209250. Reset is required when input clock returns. Instance top_tb.dut.PLLE2_BASE_1.plle2_adv_1 
Warning: [Unisim PLLE2_ADV-21] Input CLKIN1 is stopped at time            879464352. Reset is required when input clock returns. Instance top_tb.dut.PLLE2_BASE_1.plle2_adv_1 
run: Time (s): cpu = 00:05:16 ; elapsed = 00:59:39 . Memory (MB): peak = 8622.281 ; gain = 0.980 ; free physical = 660 ; free virtual = 5075
run 1 ms
Warning: [Unisim PLLE2_ADV-21] Input CLKIN1 is stopped at time           1616707352. Reset is required when input clock returns. Instance top_tb.dut.PLLE2_BASE_1.plle2_adv_1 
run: Time (s): cpu = 00:04:21 ; elapsed = 00:45:00 . Memory (MB): peak = 8624.281 ; gain = 0.000 ; free physical = 506 ; free virtual = 5060
save_wave_config {/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/top_tb_sim.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 01:44:35 ; elapsed = 00:00:11 . Memory (MB): peak = 8747.559 ; gain = 0.000 ; free physical = 865 ; free virtual = 5146
exit
INFO: [Common 17-206] Exiting xsim at Mon Jul 13 15:47:36 2020...
