# YAML file to specify a regression testlist
---
# Header
name: cv32_interrupt
description: Directed and random interrupt tests for CV32E40P

# List of builds
builds:
  corev-dv:
    # required: Make the corev-dv infrastructure    
    cmd: make comp_corev-dv
    dir: cv32/sim/uvmt_cv32
    cov: 0
  uvmt_cv32:
    # required: the make command to create the build
    cmd: make comp
    dir: cv32/sim/uvmt_cv32    
    iss: 1

# List of tests
tests:
  debug_test:
    build: uvmt_cv32
    description: Debug directed test  
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=debug_test
    num: 20

  debug_test_reset:
    build: uvmt_cv32
    description: Debug reset test  
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=debug_test_reset

  debug_test_boot_set:
    build: uvmt_cv32
    description: Debug reset test with random boot set
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=debug_test_boot_set
    num: 50

  corev_rand_debug:
    build: uvmt_cv32
    description: debug random test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_rand_debug
    num: 50

  corev_rand_debug_single_step:
    build: uvmt_cv32
    description: debug random test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_rand_debug_single_step
    num: 50

  corev_rand_debug_ebreak:
    build: uvmt_cv32
    description: debug random test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_rand_debug_ebreak
    num: 50

