Classic Timing Analyzer report for Mercury
Sun Nov 11 22:03:05 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'FPGA_CLK6IN'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'FPGA_CLK6IN'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack    ; Required Time                    ; Actual Time                                    ; From                                                                                                                                            ; To                                                                                                                                                ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A      ; None                             ; 8.528 ns                                       ; FLAGC                                                                                                                                           ; address[8]                                                                                                                                        ; --          ; IFCLK       ; 0            ;
; Worst-case tco               ; N/A      ; None                             ; 10.948 ns                                      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]                         ; FX2_FD[11]                                                                                                                                        ; IFCLK       ; --          ; 0            ;
; Worst-case th                ; N/A      ; None                             ; -5.770 ns                                      ; FLAGC                                                                                                                                           ; state_FX[0]                                                                                                                                       ; --          ; IFCLK       ; 0            ;
; Clock Setup: 'FPGA_CLK6IN'   ; 4.744 ns ; 125.00 MHz ( period = 8.000 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Clock Setup: 'IFCLK'         ; 6.559 ns ; 48.00 MHz ( period = 20.833 ns ) ; 129.60 MHz ( period = 7.716 ns )               ; address[5]                                                                                                                                      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; SLWR~reg0                                                                                                                                       ; SLWR~reg0                                                                                                                                         ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'FPGA_CLK6IN'    ; 2.943 ns ; 125.00 MHz ( period = 8.000 ns ) ; N/A                                            ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Total number of failed paths ;          ;                                  ;                                                ;                                                                                                                                                 ;                                                                                                                                                   ;             ;             ; 0            ;
+------------------------------+----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                ; Setting            ; From ; To    ; Entity Name ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;      ;       ;             ;
; Timing Models                                         ; Final              ;      ;       ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;       ;             ;
; fmax Requirement                                      ; 125 MHz            ;      ;       ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;       ;             ;
; Enable Clock Latency                                  ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;       ;             ;
; Number of paths to report                             ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                ; Off                ;      ;       ;             ;
; Report IO Paths Separately                            ; Off                ;      ;       ;             ;
; Clock Settings                                        ; IFCLK              ;      ; IFCLK ;             ;
+-------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; IFCLK              ; User Pin ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_CLK6IN     ;                    ; User Pin ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From        ; To                                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.559 ns                                ; 129.60 MHz ( period = 7.716 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.163 ns                 ; 3.604 ns                ;
; 6.563 ns                                ; 129.74 MHz ( period = 7.708 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.135 ns                 ; 3.572 ns                ;
; 6.567 ns                                ; 129.87 MHz ( period = 7.700 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.128 ns                 ; 3.561 ns                ;
; 6.569 ns                                ; 129.94 MHz ( period = 7.696 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.147 ns                 ; 3.578 ns                ;
; 6.588 ns                                ; 130.58 MHz ( period = 7.658 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.154 ns                 ; 3.566 ns                ;
; 6.594 ns                                ; 130.79 MHz ( period = 7.646 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.156 ns                 ; 3.562 ns                ;
; 6.610 ns                                ; 131.34 MHz ( period = 7.614 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 3.575 ns                ;
; 6.619 ns                                ; 131.65 MHz ( period = 7.596 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.176 ns                 ; 3.557 ns                ;
; 6.620 ns                                ; 131.68 MHz ( period = 7.594 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 3.560 ns                ;
; 6.623 ns                                ; 131.79 MHz ( period = 7.588 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.163 ns                 ; 3.540 ns                ;
; 6.654 ns                                ; 132.87 MHz ( period = 7.526 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.184 ns                 ; 3.530 ns                ;
; 6.657 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.178 ns                 ; 3.521 ns                ;
; 6.659 ns                                ; 133.05 MHz ( period = 7.516 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 3.518 ns                ;
; 6.841 ns                                ; 139.82 MHz ( period = 7.152 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 3.299 ns                ;
; 6.884 ns                                ; 141.52 MHz ( period = 7.066 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 3.305 ns                ;
; 6.891 ns                                ; 141.80 MHz ( period = 7.052 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 3.249 ns                ;
; 6.898 ns                                ; 142.09 MHz ( period = 7.038 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 3.277 ns                ;
; 6.903 ns                                ; 142.29 MHz ( period = 7.028 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 3.237 ns                ;
; 6.914 ns                                ; 142.73 MHz ( period = 7.006 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 3.275 ns                ;
; 6.921 ns                                ; 143.02 MHz ( period = 6.992 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 3.267 ns                ;
; 6.928 ns                                ; 143.31 MHz ( period = 6.978 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 3.231 ns                ;
; 6.928 ns                                ; 143.31 MHz ( period = 6.978 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 3.257 ns                ;
; 6.931 ns                                ; 143.43 MHz ( period = 6.972 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 3.209 ns                ;
; 6.938 ns                                ; 143.72 MHz ( period = 6.958 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 3.221 ns                ;
; 6.941 ns                                ; 143.84 MHz ( period = 6.952 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.153 ns                 ; 3.212 ns                ;
; 6.953 ns                                ; 144.34 MHz ( period = 6.928 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.138 ns                 ; 3.185 ns                ;
; 6.956 ns                                ; 144.47 MHz ( period = 6.922 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 3.231 ns                ;
; 6.957 ns                                ; 144.51 MHz ( period = 6.920 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 3.210 ns                ;
; 6.961 ns                                ; 144.68 MHz ( period = 6.912 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.145 ns                 ; 3.184 ns                ;
; 6.962 ns                                ; 144.72 MHz ( period = 6.910 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.157 ns                 ; 3.195 ns                ;
; 6.962 ns                                ; 144.72 MHz ( period = 6.910 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 3.226 ns                ;
; 6.969 ns                                ; 145.01 MHz ( period = 6.896 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.164 ns                 ; 3.195 ns                ;
; 6.971 ns                                ; 145.10 MHz ( period = 6.892 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.166 ns                 ; 3.195 ns                ;
; 6.971 ns                                ; 145.10 MHz ( period = 6.892 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 3.212 ns                ;
; 6.974 ns                                ; 145.22 MHz ( period = 6.886 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 3.166 ns                ;
; 6.976 ns                                ; 145.31 MHz ( period = 6.882 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 3.199 ns                ;
; 6.982 ns                                ; 145.56 MHz ( period = 6.870 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.172 ns                 ; 3.190 ns                ;
; 6.985 ns                                ; 145.69 MHz ( period = 6.864 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 3.195 ns                ;
; 6.986 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.194 ns                 ; 3.208 ns                ;
; 6.989 ns                                ; 145.86 MHz ( period = 6.856 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.164 ns                 ; 3.175 ns                ;
; 6.990 ns                                ; 145.90 MHz ( period = 6.854 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 3.203 ns                ;
; 6.990 ns                                ; 145.90 MHz ( period = 6.854 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 3.177 ns                ;
; 6.997 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 3.193 ns                ;
; 6.997 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 3.188 ns                ;
; 6.998 ns                                ; 146.24 MHz ( period = 6.838 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.172 ns                 ; 3.174 ns                ;
; 7.013 ns                                ; 146.89 MHz ( period = 6.808 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 3.179 ns                ;
; 7.014 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.202 ns                 ; 3.188 ns                ;
; 7.015 ns                                ; 146.97 MHz ( period = 6.804 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.172 ns                 ; 3.157 ns                ;
; 7.017 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.194 ns                 ; 3.177 ns                ;
; 7.019 ns                                ; 147.15 MHz ( period = 6.796 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.201 ns                 ; 3.182 ns                ;
; 7.023 ns                                ; 147.32 MHz ( period = 6.788 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.169 ns                 ; 3.146 ns                ;
; 7.025 ns                                ; 147.41 MHz ( period = 6.784 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 3.168 ns                ;
; 7.026 ns                                ; 147.45 MHz ( period = 6.782 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.193 ns                 ; 3.167 ns                ;
; 7.037 ns                                ; 147.93 MHz ( period = 6.760 ns )                    ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 3.133 ns                ;
; 7.044 ns                                ; 148.24 MHz ( period = 6.746 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.173 ns                 ; 3.129 ns                ;
; 7.192 ns                                ; 155.04 MHz ( period = 6.450 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.950 ns                ;
; 7.216 ns                                ; 156.20 MHz ( period = 6.402 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.945 ns                ;
; 7.223 ns                                ; 156.54 MHz ( period = 6.388 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.947 ns                ;
; 7.224 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.140 ns                 ; 2.916 ns                ;
; 7.225 ns                                ; 156.64 MHz ( period = 6.384 ns )                    ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.126 ns                 ; 2.901 ns                ;
; 7.228 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 2.931 ns                ;
; 7.236 ns                                ; 157.18 MHz ( period = 6.362 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.925 ns                ;
; 7.236 ns                                ; 157.18 MHz ( period = 6.362 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.906 ns                ;
; 7.245 ns                                ; 157.63 MHz ( period = 6.344 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.932 ns                ;
; 7.247 ns                                ; 157.73 MHz ( period = 6.340 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.930 ns                ;
; 7.249 ns                                ; 157.83 MHz ( period = 6.336 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 2.910 ns                ;
; 7.255 ns                                ; 158.13 MHz ( period = 6.324 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.928 ns                ;
; 7.260 ns                                ; 158.38 MHz ( period = 6.314 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.915 ns                ;
; 7.260 ns                                ; 158.38 MHz ( period = 6.314 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.901 ns                ;
; 7.261 ns                                ; 158.43 MHz ( period = 6.312 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.881 ns                ;
; 7.269 ns                                ; 158.83 MHz ( period = 6.296 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.901 ns                ;
; 7.272 ns                                ; 158.98 MHz ( period = 6.290 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.870 ns                ;
; 7.272 ns                                ; 158.98 MHz ( period = 6.290 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 2.895 ns                ;
; 7.274 ns                                ; 159.08 MHz ( period = 6.286 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.147 ns                 ; 2.873 ns                ;
; 7.277 ns                                ; 159.24 MHz ( period = 6.280 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.865 ns                ;
; 7.279 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.142 ns                 ; 2.863 ns                ;
; 7.286 ns                                ; 159.69 MHz ( period = 6.262 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.875 ns                ;
; 7.286 ns                                ; 159.69 MHz ( period = 6.262 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.905 ns                ;
; 7.289 ns                                ; 159.85 MHz ( period = 6.256 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.145 ns                 ; 2.856 ns                ;
; 7.293 ns                                ; 160.05 MHz ( period = 6.248 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 2.903 ns                ;
; 7.296 ns                                ; 160.21 MHz ( period = 6.242 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.895 ns                ;
; 7.298 ns                                ; 160.31 MHz ( period = 6.238 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.894 ns                ;
; 7.299 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.862 ns                ;
; 7.301 ns                                ; 160.46 MHz ( period = 6.232 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.147 ns                 ; 2.846 ns                ;
; 7.304 ns                                ; 160.62 MHz ( period = 6.226 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.866 ns                ;
; 7.304 ns                                ; 160.62 MHz ( period = 6.226 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.866 ns                ;
; 7.305 ns                                ; 160.67 MHz ( period = 6.224 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 2.862 ns                ;
; 7.305 ns                                ; 160.67 MHz ( period = 6.224 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.887 ns                ;
; 7.312 ns                                ; 161.03 MHz ( period = 6.210 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.858 ns                ;
; 7.312 ns                                ; 161.03 MHz ( period = 6.210 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.849 ns                ;
; 7.312 ns                                ; 161.03 MHz ( period = 6.210 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.876 ns                ;
; 7.315 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.170 ns                 ; 2.855 ns                ;
; 7.315 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.166 ns                 ; 2.851 ns                ;
; 7.317 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.866 ns                ;
; 7.317 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.870 ns                ;
; 7.319 ns                                ; 161.39 MHz ( period = 6.196 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.858 ns                ;
; 7.320 ns                                ; 161.45 MHz ( period = 6.194 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 2.839 ns                ;
; 7.320 ns                                ; 161.45 MHz ( period = 6.194 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.867 ns                ;
; 7.323 ns                                ; 161.60 MHz ( period = 6.188 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.155 ns                 ; 2.832 ns                ;
; 7.323 ns                                ; 161.60 MHz ( period = 6.188 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.864 ns                ;
; 7.325 ns                                ; 161.71 MHz ( period = 6.184 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.866 ns                ;
; 7.326 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.866 ns                ;
; 7.327 ns                                ; 161.81 MHz ( period = 6.180 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.155 ns                 ; 2.828 ns                ;
; 7.330 ns                                ; 161.97 MHz ( period = 6.174 ns )                    ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.136 ns                 ; 2.806 ns                ;
; 7.331 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.856 ns                ;
; 7.333 ns                                ; 162.13 MHz ( period = 6.168 ns )                    ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.159 ns                 ; 2.826 ns                ;
; 7.333 ns                                ; 162.13 MHz ( period = 6.168 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 2.856 ns                ;
; 7.334 ns                                ; 162.18 MHz ( period = 6.166 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.843 ns                ;
; 7.338 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.839 ns                ;
; 7.338 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 2.829 ns                ;
; 7.341 ns                                ; 162.55 MHz ( period = 6.152 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.851 ns                ;
; 7.342 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.833 ns                ;
; 7.342 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.849 ns                ;
; 7.343 ns                                ; 162.65 MHz ( period = 6.148 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.197 ns                 ; 2.854 ns                ;
; 7.344 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.847 ns                ;
; 7.344 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.848 ns                ;
; 7.347 ns                                ; 162.87 MHz ( period = 6.140 ns )                    ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 2.842 ns                ;
; 7.347 ns                                ; 162.87 MHz ( period = 6.140 ns )                    ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 2.849 ns                ;
; 7.348 ns                                ; 162.92 MHz ( period = 6.138 ns )                    ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.844 ns                ;
; 7.349 ns                                ; 162.97 MHz ( period = 6.136 ns )                    ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.174 ns                 ; 2.825 ns                ;
; 7.349 ns                                ; 162.97 MHz ( period = 6.136 ns )                    ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.839 ns                ;
; 7.350 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.825 ns                ;
; 7.350 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.838 ns                ;
; 7.350 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.197 ns                 ; 2.847 ns                ;
; 7.351 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.166 ns                 ; 2.815 ns                ;
; 7.351 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.200 ns                 ; 2.849 ns                ;
; 7.352 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.835 ns                ;
; 7.352 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.191 ns                 ; 2.839 ns                ;
; 7.353 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 2.836 ns                ;
; 7.354 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.834 ns                ;
; 7.354 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.167 ns                 ; 2.813 ns                ;
; 7.355 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.833 ns                ;
; 7.357 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.196 ns                 ; 2.839 ns                ;
; 7.359 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.198 ns                 ; 2.839 ns                ;
; 7.360 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.828 ns                ;
; 7.360 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.192 ns                 ; 2.832 ns                ;
; 7.362 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.163 ns                 ; 2.801 ns                ;
; 7.363 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.825 ns                ;
; 7.363 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.204 ns                 ; 2.841 ns                ;
; 7.366 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.184 ns                 ; 2.818 ns                ;
; 7.367 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.189 ns                 ; 2.822 ns                ;
; 7.368 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.817 ns                ;
; 7.369 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.806 ns                ;
; 7.369 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.806 ns                ;
; 7.373 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 2.817 ns                ;
; 7.373 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.812 ns                ;
; 7.375 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.800 ns                ;
; 7.375 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.810 ns                ;
; 7.380 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.190 ns                 ; 2.810 ns                ;
; 7.385 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.800 ns                ;
; 7.386 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.179 ns                 ; 2.793 ns                ;
; 7.387 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.173 ns                 ; 2.786 ns                ;
; 7.389 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.796 ns                ;
; 7.391 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.205 ns                 ; 2.814 ns                ;
; 7.394 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.789 ns                ;
; 7.396 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.181 ns                 ; 2.785 ns                ;
; 7.403 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.182 ns                 ; 2.779 ns                ;
; 7.407 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.776 ns                ;
; 7.424 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.756 ns                ;
; 7.427 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.756 ns                ;
; 7.427 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.753 ns                ;
; 7.429 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[9]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.188 ns                 ; 2.759 ns                ;
; 7.642 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.133 ns                 ; 2.491 ns                ;
; 7.662 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.152 ns                 ; 2.490 ns                ;
; 7.675 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.153 ns                 ; 2.478 ns                ;
; 7.687 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.145 ns                 ; 2.458 ns                ;
; 7.694 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.181 ns                 ; 2.487 ns                ;
; 7.695 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.161 ns                 ; 2.466 ns                ;
; 7.698 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.160 ns                 ; 2.462 ns                ;
; 7.702 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.478 ns                ;
; 7.705 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.178 ns                 ; 2.473 ns                ;
; 7.706 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.182 ns                 ; 2.476 ns                ;
; 7.710 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[1]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.473 ns                ;
; 7.712 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[10] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.468 ns                ;
; 7.715 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.173 ns                 ; 2.458 ns                ;
; 7.715 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.166 ns                 ; 2.451 ns                ;
; 7.724 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.175 ns                 ; 2.451 ns                ;
; 7.726 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[2]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.177 ns                 ; 2.451 ns                ;
; 7.737 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.174 ns                 ; 2.437 ns                ;
; 7.739 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.183 ns                 ; 2.444 ns                ;
; 7.746 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[6]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.434 ns                ;
; 7.753 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.187 ns                 ; 2.434 ns                ;
; 7.754 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.426 ns                ;
; 7.757 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.171 ns                 ; 2.414 ns                ;
; 7.766 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[7]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.182 ns                 ; 2.416 ns                ;
; 7.766 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[3]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.414 ns                ;
; 7.781 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[0]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.404 ns                ;
; 7.781 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.180 ns                 ; 2.399 ns                ;
; 7.783 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[11] ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.185 ns                 ; 2.402 ns                ;
; 7.785 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[4]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.176 ns                 ; 2.391 ns                ;
; 8.130 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[8]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.168 ns                 ; 2.038 ns                ;
; 8.142 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; address[5]  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.171 ns                 ; 2.029 ns                ;
; 15.265 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; address[4]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.307 ns                ;
; 15.419 ns                               ; 184.71 MHz ( period = 5.414 ns )                    ; address[5]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 5.143 ns                ;
; 15.619 ns                               ; 191.79 MHz ( period = 5.214 ns )                    ; address[0]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.957 ns                ;
; 15.622 ns                               ; 191.90 MHz ( period = 5.211 ns )                    ; address[8]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.947 ns                ;
; 15.695 ns                               ; 194.63 MHz ( period = 5.138 ns )                    ; address[4]  ; address[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.579 ns                 ; 4.884 ns                ;
; 15.757 ns                               ; 197.01 MHz ( period = 5.076 ns )                    ; address[1]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.819 ns                ;
; 15.766 ns                               ; 197.36 MHz ( period = 5.067 ns )                    ; address[2]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.576 ns                 ; 4.810 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; address[7]  ; address[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.581 ns                 ; 4.736 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;             ;                                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                                                                                                                             ; To                                                                                                                                               ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
; 4.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.657 ns                  ; 2.913 ns                ;
+----------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                               ; To                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SLWR~reg0                                                                                                                                          ; SLWR~reg0                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                        ; state_FX[0]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                        ; state_FX[1]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; address[0]                                                                                                                                         ; address[0]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.755 ns                                ; state_FX[0]                                                                                                                                        ; state_FX[1]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.757 ns                                ; state_FX[0]                                                                                                                                        ; SLWR~reg0                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 1.104 ns                                ; state_FX[1]                                                                                                                                        ; state_FX[0]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.106 ns                 ;
; 1.224 ns                                ; state_FX[1]                                                                                                                                        ; SLWR~reg0                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[1]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.870 ns                                ; state_FX[0]                                                                                                                                        ; address[0]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 2.238 ns                                ; address[3]                                                                                                                                         ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.240 ns                 ;
; 2.241 ns                                ; address[1]                                                                                                                                         ; address[1]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.243 ns                 ;
; 2.311 ns                                ; state_FX[0]                                                                                                                                        ; address[9]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.011 ns                  ; 2.300 ns                 ;
; 2.369 ns                                ; address[2]                                                                                                                                         ; address[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.371 ns                 ;
; 2.389 ns                                ; address[0]                                                                                                                                         ; address[1]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.391 ns                 ;
; 2.431 ns                                ; address[10]                                                                                                                                        ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.433 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[1]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.475 ns                                ; state_FX[1]                                                                                                                                        ; address[0]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.477 ns                 ;
; 2.545 ns                                ; address[6]                                                                                                                                         ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.547 ns                 ;
; 2.626 ns                                ; state_FX[0]                                                                                                                                        ; address[5]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.016 ns                   ; 2.642 ns                 ;
; 2.648 ns                                ; state_FX[0]                                                                                                                                        ; address[4]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 2.654 ns                 ;
; 2.652 ns                                ; state_FX[0]                                                                                                                                        ; address[11]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 2.649 ns                 ;
; 2.652 ns                                ; state_FX[0]                                                                                                                                        ; address[7]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 2.649 ns                 ;
; 2.764 ns                                ; address[2]                                                                                                                                         ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.770 ns                                ; address[1]                                                                                                                                         ; address[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.772 ns                 ;
; 2.773 ns                                ; address[1]                                                                                                                                         ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.775 ns                 ;
; 2.908 ns                                ; address[0]                                                                                                                                         ; address[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.910 ns                 ;
; 2.911 ns                                ; address[0]                                                                                                                                         ; address[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.913 ns                 ;
; 2.916 ns                                ; state_FX[1]                                                                                                                                        ; address[9]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.011 ns                  ; 2.905 ns                 ;
; 2.991 ns                                ; state_FX[0]                                                                                                                                        ; address[8]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.000 ns                 ;
; 3.103 ns                                ; address[6]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.105 ns                 ;
; 3.190 ns                                ; address[11]                                                                                                                                        ; address[11]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.192 ns                 ;
; 3.231 ns                                ; state_FX[1]                                                                                                                                        ; address[5]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.016 ns                   ; 3.247 ns                 ;
; 3.253 ns                                ; state_FX[1]                                                                                                                                        ; address[4]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 3.259 ns                 ;
; 3.257 ns                                ; state_FX[1]                                                                                                                                        ; address[11]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 3.254 ns                 ;
; 3.257 ns                                ; state_FX[1]                                                                                                                                        ; address[7]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 3.254 ns                 ;
; 3.282 ns                                ; address[9]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.015 ns                   ; 3.297 ns                 ;
; 3.302 ns                                ; address[3]                                                                                                                                         ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.304 ns                 ;
; 3.317 ns                                ; address[10]                                                                                                                                        ; address[11]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 3.314 ns                 ;
; 3.361 ns                                ; address[9]                                                                                                                                         ; address[9]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.363 ns                 ;
; 3.367 ns                                ; address[7]                                                                                                                                         ; address[7]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.369 ns                 ;
; 3.383 ns                                ; address[2]                                                                                                                                         ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.385 ns                 ;
; 3.392 ns                                ; address[1]                                                                                                                                         ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.394 ns                 ;
; 3.435 ns                                ; address[6]                                                                                                                                         ; address[7]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 3.432 ns                 ;
; 3.468 ns                                ; address[3]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.470 ns                 ;
; 3.470 ns                                ; address[7]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.007 ns                   ; 3.477 ns                 ;
; 3.530 ns                                ; address[0]                                                                                                                                         ; address[6]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.532 ns                 ;
; 3.549 ns                                ; address[2]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.551 ns                 ;
; 3.558 ns                                ; address[1]                                                                                                                                         ; address[10]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 3.560 ns                 ;
; 3.596 ns                                ; state_FX[1]                                                                                                                                        ; address[8]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 3.605 ns                 ;
; 3.599 ns                                ; address[6]                                                                                                                                         ; address[11]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 3.596 ns                 ;
; 3.617 ns                                ; address[6]                                                                                                                                         ; address[9]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.011 ns                  ; 3.606 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg11  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg10  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg9   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg8   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg7   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg6   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg5   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg4   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg3   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg2   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg1   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~porta_address_reg0   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg3  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg2  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg1  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg11 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg10 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg9  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg8  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg7  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg6  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg5  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~porta_address_reg4  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                ;                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                                             ; To                                                                                                                                               ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a6~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a5~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a4~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a3~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a2~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a1~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a0~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a15~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a14~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a12~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a11~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_datain_reg0 ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a10~portb_memory_reg0 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a9~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
; 2.943 ns      ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_datain_reg0  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a8~portb_memory_reg0  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; -0.030 ns                  ; 2.913 ns                 ;
+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 8.528 ns   ; FLAGC ; address[8]  ; IFCLK    ;
; N/A   ; None         ; 8.189 ns   ; FLAGC ; address[7]  ; IFCLK    ;
; N/A   ; None         ; 8.189 ns   ; FLAGC ; address[11] ; IFCLK    ;
; N/A   ; None         ; 8.185 ns   ; FLAGC ; address[4]  ; IFCLK    ;
; N/A   ; None         ; 8.163 ns   ; FLAGC ; address[5]  ; IFCLK    ;
; N/A   ; None         ; 7.848 ns   ; FLAGC ; address[9]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[0]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[1]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[2]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[3]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[6]  ; IFCLK    ;
; N/A   ; None         ; 7.407 ns   ; FLAGC ; address[10] ; IFCLK    ;
; N/A   ; None         ; 6.045 ns   ; FLAGC ; SLWR~reg0   ; IFCLK    ;
; N/A   ; None         ; 6.036 ns   ; FLAGC ; state_FX[0] ; IFCLK    ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                     ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 10.948 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.858 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.575 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.548 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.027 ns  ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 9.923 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 9.314 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 9.245 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.141 ns   ; SLWR~reg0                                                                                                                ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 9.018 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.809 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.807 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.573 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.523 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.498 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.456 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.191 ns   ; RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.702 ns   ; SLRD~reg0                                                                                                                ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.687 ns   ; SLRD~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.203 ns   ; SLRD~reg0                                                                                                                ; SLRD        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -5.770 ns ; FLAGC ; state_FX[0] ; IFCLK    ;
; N/A           ; None        ; -5.779 ns ; FLAGC ; SLWR~reg0   ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[0]  ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[1]  ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[2]  ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[3]  ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[6]  ; IFCLK    ;
; N/A           ; None        ; -7.141 ns ; FLAGC ; address[10] ; IFCLK    ;
; N/A           ; None        ; -7.582 ns ; FLAGC ; address[9]  ; IFCLK    ;
; N/A           ; None        ; -7.897 ns ; FLAGC ; address[5]  ; IFCLK    ;
; N/A           ; None        ; -7.919 ns ; FLAGC ; address[4]  ; IFCLK    ;
; N/A           ; None        ; -7.923 ns ; FLAGC ; address[7]  ; IFCLK    ;
; N/A           ; None        ; -7.923 ns ; FLAGC ; address[11] ; IFCLK    ;
; N/A           ; None        ; -8.262 ns ; FLAGC ; address[8]  ; IFCLK    ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sun Nov 11 22:03:04 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FPGA_CLK6IN" is an undefined clock
Info: Slack time is 6.559 ns for clock "IFCLK" between source register "address[5]" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5"
    Info: Fmax is 129.6 MHz (period= 7.716 ns)
    Info: + Largest register to memory requirement is 10.163 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.096 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.835 ns) = 2.942 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5'
                Info: Total cell delay = 1.965 ns ( 66.79 % )
                Info: Total interconnect delay = 0.977 ns ( 33.21 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.846 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.846 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 3; REG Node = 'address[5]'
                Info: Total cell delay = 1.796 ns ( 63.11 % )
                Info: Total interconnect delay = 1.050 ns ( 36.89 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 3; REG Node = 'address[5]'
        Info: 2: + IC(0.429 ns) + CELL(0.202 ns) = 0.631 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 16; COMB Node = 'address[5]~_wirecell'
        Info: 3: + IC(2.797 ns) + CELL(0.176 ns) = 3.604 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a13~porta_address_reg5'
        Info: Total cell delay = 0.378 ns ( 10.49 % )
        Info: Total interconnect delay = 3.226 ns ( 89.51 % )
Info: Slack time is 4.744 ns for clock "FPGA_CLK6IN" between source memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest memory to memory requirement is 7.657 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "FPGA_CLK6IN" to destination memory is 2.944 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.834 ns) + CELL(0.821 ns) = 2.944 ns; Loc. = M4K_X11_Y7; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0'
                Info: Total cell delay = 1.971 ns ( 66.95 % )
                Info: Total interconnect delay = 0.973 ns ( 33.05 % )
            Info: - Longest clock path from clock "FPGA_CLK6IN" to source memory is 2.981 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.834 ns) + CELL(0.858 ns) = 2.981 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0'
                Info: Total cell delay = 2.008 ns ( 67.36 % )
                Info: Total interconnect delay = 0.973 ns ( 32.64 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X11_Y7; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "SLWR~reg0" and destination register "SLWR~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 1; COMB Node = 'Mux2~88'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.832 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'SLWR~reg0'
                Info: Total cell delay = 1.796 ns ( 63.42 % )
                Info: Total interconnect delay = 1.036 ns ( 36.58 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.832 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'SLWR~reg0'
                Info: Total cell delay = 1.796 ns ( 63.42 % )
                Info: Total interconnect delay = 1.036 ns ( 36.58 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 2.943 ns for clock "FPGA_CLK6IN" between source memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0" and destination memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X11_Y7; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is -0.030 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.037 ns
            Info: + Longest clock path from clock "FPGA_CLK6IN" to destination memory is 2.944 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.834 ns) + CELL(0.821 ns) = 2.944 ns; Loc. = M4K_X11_Y7; Fanout = 0; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_memory_reg0'
                Info: Total cell delay = 1.971 ns ( 66.95 % )
                Info: Total interconnect delay = 0.973 ns ( 33.05 % )
            Info: - Shortest clock path from clock "FPGA_CLK6IN" to source memory is 2.981 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 224; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.834 ns) + CELL(0.858 ns) = 2.981 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|ram_block2a7~portb_datain_reg0'
                Info: Total cell delay = 2.008 ns ( 67.36 % )
                Info: Total interconnect delay = 0.973 ns ( 32.64 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: tsu for register "address[8]" (data pin = "FLAGC", clock pin = "IFCLK") is 8.528 ns
    Info: + Longest pin to register delay is 11.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'FLAGC'
        Info: 2: + IC(7.180 ns) + CELL(0.615 ns) = 8.800 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 13; COMB Node = 'address[0]~428'
        Info: 3: + IC(1.752 ns) + CELL(0.855 ns) = 11.407 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 3; REG Node = 'address[8]'
        Info: Total cell delay = 2.475 ns ( 21.70 % )
        Info: Total interconnect delay = 8.932 ns ( 78.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.839 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 3; REG Node = 'address[8]'
        Info: Total cell delay = 1.796 ns ( 63.26 % )
        Info: Total interconnect delay = 1.043 ns ( 36.74 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[11]" through memory "RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]" is 10.948 ns
    Info: + Longest clock path from clock "IFCLK" to source memory is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.839 ns) + CELL(0.815 ns) = 2.920 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]'
        Info: Total cell delay = 1.945 ns ( 66.61 % )
        Info: Total interconnect delay = 0.975 ns ( 33.39 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 7.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'RAM_4096_dualport:RAM|altsyncram:altsyncram_component|altsyncram_rkr1:auto_generated|altsyncram_nsu1:altsyncram1|q_a[3]'
        Info: 2: + IC(4.383 ns) + CELL(3.276 ns) = 7.768 ns; Loc. = PIN_205; Fanout = 0; PIN Node = 'FX2_FD[11]'
        Info: Total cell delay = 3.385 ns ( 43.58 % )
        Info: Total interconnect delay = 4.383 ns ( 56.42 % )
Info: th for register "state_FX[0]" (data pin = "FLAGC", clock pin = "IFCLK") is -5.770 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X19_Y5_N27; Fanout = 3; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.796 ns ( 63.42 % )
        Info: Total interconnect delay = 1.036 ns ( 36.58 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.908 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'FLAGC'
        Info: 2: + IC(7.180 ns) + CELL(0.615 ns) = 8.800 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 13; COMB Node = 'address[0]~428'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.908 ns; Loc. = LCFF_X19_Y5_N27; Fanout = 3; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.728 ns ( 19.40 % )
        Info: Total interconnect delay = 7.180 ns ( 80.60 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 100 megabytes of memory during processing
    Info: Processing ended: Sun Nov 11 22:03:04 2007
    Info: Elapsed time: 00:00:00


