CLK_BUS_PERIPHERAL_2,VAR_0
DRV_SPI_INDEX_0,VAR_1
DRV_SPI_SYS_QUEUE_CreateQueue,FUNC_0
DRV_SPI_SYS_QUEUE_Initialize,FUNC_1
DRV_SPI_SYS_QUEUE_SUCCESS,VAR_2
PLIB_SPI_AudioProtocolDisable,FUNC_2
PLIB_SPI_BaudRateSet,FUNC_3
PLIB_SPI_BufferClear,FUNC_4
PLIB_SPI_ClockPolaritySelect,FUNC_5
PLIB_SPI_CommunicationWidthSelect,FUNC_6
PLIB_SPI_Disable,FUNC_7
PLIB_SPI_Enable,FUNC_8
PLIB_SPI_ExistsAudioProtocolControl,FUNC_9
PLIB_SPI_ExistsFIFOControl,FUNC_10
PLIB_SPI_FIFODisable,FUNC_11
PLIB_SPI_FramedCommunicationDisable,FUNC_12
PLIB_SPI_InputSamplePhaseSelect,FUNC_13
PLIB_SPI_MasterEnable,FUNC_14
PLIB_SPI_OutputDataPhaseSelect,FUNC_15
PLIB_SPI_PinDisable,FUNC_16
PLIB_SPI_ReceiverOverflowClear,FUNC_17
PLIB_SPI_StopInIdleEnable,FUNC_18
SPI_CLOCK_POLARITY_IDLE_LOW,VAR_3
SPI_COMMUNICATION_WIDTH_8BITS,VAR_4
SPI_ID_1,VAR_5
SPI_INPUT_SAMPLING_PHASE_IN_MIDDLE,VAR_6
SPI_OUTPUT_DATA_PHASE_ON_IDLE_TO_ACTIVE_CLOCK,VAR_7
SPI_PIN_SLAVE_SELECT,VAR_8
SYS_ASSERT,FUNC_19
SYS_CLK_PeripheralFrequencyGet,FUNC_20
SYS_MODULE_OBJ_INVALID,VAR_9
gDrvSPI0Obj,VAR_10
hQueueManager,VAR_11
qInitData,VAR_12
qmInitData,VAR_13
DRV_SPI0_Initialize,FUNC_21
dObj,VAR_14
