# Common SVD errors for dual core stm32h7x5/7x7

# Rename in accordance with other devices and reference manual.
_modify:
  Flash:
    name: FLASH

AXI:
  _strip: AXI_

_delete:
  - RAMECC? # RAMECC definitions are so terrible

Ethernet_DMA:
  DMAMR:
    _modify:
      INTM:
        bitWidth: 2
      PR:
        access: read-write
      TXPR:
        access: read-write
      DA:
        access: read-write
  DMASBMR:
    _modify:
      RB:
        access: read-write
      MB:
        access: read-write

HRTIM_Common:
  _delete:
    - BDMADR
  _add:
    BDMADR:
      description: Burst DMA Data register
      addressOffset: 0x70
      size: 0x20
      resetValue: 0x00000000
      access: read-write
      fields:
        BDMADR:
          description: Burst DMA Data register
          bitOffset: 0
          bitWidth: 32

Ethernet_MAC:
  MACLETR:
    _modify:
      LPIET:
        bitOffset: 3

CEC:
  _strip: CEC_

CRS:
  _strip: CRS_

DAC:
  _strip: DAC_

DMA2D:
  _strip: DMA2D_

FMC:
  _strip: FMC_

JPEG:
  _strip: JPEG_

HSEM:
  _strip: HSEM_

MDMA:
  _strip: MDMA_

LPTIM?:
  _strip: LPTIM_

MDIOS:
  _strip: MDIOS_

PWR:
  _strip: PWR_
  CR3:
    _add:
      SDEXTRDY:
        description: SMPS step-down converter external supply ready
        bitOffset: 16
        bitWidth: 1
      SDLEVEL:
        description: Step-down converter voltage output level selection
        bitOffset: 4
        bitWidth: 2
      SDEXTHP:
        description: Step-down converter forced ON and in High Power MR mode
        bitOffset: 3
        bitWidth: 1

RTC:
  _strip: RTC_

RNG:
  _strip: RNG_

I2C1:
  _strip: I2C_

OTG?_HS_*:
  _strip: OTG_HS_

FDCAN?:
  _strip: FDCAN_

WWDG1,WWDG2:
  _strip: WWDG_
IWDG1,IWDG2:
  _strip: IWDG_
