
lab04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002910  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002a1c  08002a1c  00003a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a40  08002a40  00004054  2**0
                  CONTENTS
  4 .ARM          00000000  08002a40  08002a40  00004054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a40  08002a40  00004054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a40  08002a40  00003a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a44  08002a44  00003a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08002a48  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000054  08002a9c  00004054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08002a9c  0000448c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008673  00000000  00000000  0000407d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd5  00000000  00000000  0000c6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  0000e3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d9  00000000  00000000  0000ee28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f3c  00000000  00000000  0000f601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca0a  00000000  00000000  0002653d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825c6  00000000  00000000  00032f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b550d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028d8  00000000  00000000  000b5550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000b7e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a04 	.word	0x08002a04

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08002a04 	.word	0x08002a04

0800014c <display7SEG>:
 */
#include "LED7SEG.h"
int index_led = 0;
int led_buffer[4];

void display7SEG(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	switch (num) {
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	d87f      	bhi.n	800025a <display7SEG+0x10e>
 800015a:	a201      	add	r2, pc, #4	@ (adr r2, 8000160 <display7SEG+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000189 	.word	0x08000189
 8000164:	0800019f 	.word	0x0800019f
 8000168:	080001b5 	.word	0x080001b5
 800016c:	080001cb 	.word	0x080001cb
 8000170:	080001e1 	.word	0x080001e1
 8000174:	080001f7 	.word	0x080001f7
 8000178:	0800020d 	.word	0x0800020d
 800017c:	08000223 	.word	0x08000223
 8000180:	08000239 	.word	0x08000239
 8000184:	08000245 	.word	0x08000245
	case 0:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | c_Pin | d_Pin | e_Pin | f_Pin, 0);
 8000188:	2200      	movs	r2, #0
 800018a:	213f      	movs	r1, #63	@ 0x3f
 800018c:	4835      	ldr	r0, [pc, #212]	@ (8000264 <display7SEG+0x118>)
 800018e:	f001 fc22 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, g_Pin, 1);
 8000192:	2201      	movs	r2, #1
 8000194:	2140      	movs	r1, #64	@ 0x40
 8000196:	4833      	ldr	r0, [pc, #204]	@ (8000264 <display7SEG+0x118>)
 8000198:	f001 fc1d 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 800019c:	e05d      	b.n	800025a <display7SEG+0x10e>
	case 1:
		HAL_GPIO_WritePin(GPIOB, b_Pin | c_Pin, 0);
 800019e:	2200      	movs	r2, #0
 80001a0:	2106      	movs	r1, #6
 80001a2:	4830      	ldr	r0, [pc, #192]	@ (8000264 <display7SEG+0x118>)
 80001a4:	f001 fc17 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, a_Pin | d_Pin | e_Pin | f_Pin | g_Pin, 1);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2179      	movs	r1, #121	@ 0x79
 80001ac:	482d      	ldr	r0, [pc, #180]	@ (8000264 <display7SEG+0x118>)
 80001ae:	f001 fc12 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80001b2:	e052      	b.n	800025a <display7SEG+0x10e>
	case 2:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | d_Pin | e_Pin | g_Pin, 0);
 80001b4:	2200      	movs	r2, #0
 80001b6:	215b      	movs	r1, #91	@ 0x5b
 80001b8:	482a      	ldr	r0, [pc, #168]	@ (8000264 <display7SEG+0x118>)
 80001ba:	f001 fc0c 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, c_Pin | f_Pin, 1);
 80001be:	2201      	movs	r2, #1
 80001c0:	2124      	movs	r1, #36	@ 0x24
 80001c2:	4828      	ldr	r0, [pc, #160]	@ (8000264 <display7SEG+0x118>)
 80001c4:	f001 fc07 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80001c8:	e047      	b.n	800025a <display7SEG+0x10e>
	case 3:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | c_Pin | d_Pin | g_Pin, 0);
 80001ca:	2200      	movs	r2, #0
 80001cc:	214f      	movs	r1, #79	@ 0x4f
 80001ce:	4825      	ldr	r0, [pc, #148]	@ (8000264 <display7SEG+0x118>)
 80001d0:	f001 fc01 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, e_Pin | f_Pin, 1);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2130      	movs	r1, #48	@ 0x30
 80001d8:	4822      	ldr	r0, [pc, #136]	@ (8000264 <display7SEG+0x118>)
 80001da:	f001 fbfc 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80001de:	e03c      	b.n	800025a <display7SEG+0x10e>
	case 4:
		HAL_GPIO_WritePin(GPIOB, b_Pin | c_Pin | f_Pin | g_Pin, 0);
 80001e0:	2200      	movs	r2, #0
 80001e2:	2166      	movs	r1, #102	@ 0x66
 80001e4:	481f      	ldr	r0, [pc, #124]	@ (8000264 <display7SEG+0x118>)
 80001e6:	f001 fbf6 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, a_Pin | d_Pin | e_Pin, 1);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2119      	movs	r1, #25
 80001ee:	481d      	ldr	r0, [pc, #116]	@ (8000264 <display7SEG+0x118>)
 80001f0:	f001 fbf1 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80001f4:	e031      	b.n	800025a <display7SEG+0x10e>
	case 5:
		HAL_GPIO_WritePin(GPIOB, a_Pin | c_Pin | d_Pin | f_Pin | g_Pin, 0);
 80001f6:	2200      	movs	r2, #0
 80001f8:	216d      	movs	r1, #109	@ 0x6d
 80001fa:	481a      	ldr	r0, [pc, #104]	@ (8000264 <display7SEG+0x118>)
 80001fc:	f001 fbeb 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b_Pin | e_Pin, 1);
 8000200:	2201      	movs	r2, #1
 8000202:	2112      	movs	r1, #18
 8000204:	4817      	ldr	r0, [pc, #92]	@ (8000264 <display7SEG+0x118>)
 8000206:	f001 fbe6 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 800020a:	e026      	b.n	800025a <display7SEG+0x10e>
	case 6:
		HAL_GPIO_WritePin(GPIOB, a_Pin | c_Pin | d_Pin | e_Pin | f_Pin | g_Pin, 0);
 800020c:	2200      	movs	r2, #0
 800020e:	217d      	movs	r1, #125	@ 0x7d
 8000210:	4814      	ldr	r0, [pc, #80]	@ (8000264 <display7SEG+0x118>)
 8000212:	f001 fbe0 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b_Pin, 1);
 8000216:	2201      	movs	r2, #1
 8000218:	2102      	movs	r1, #2
 800021a:	4812      	ldr	r0, [pc, #72]	@ (8000264 <display7SEG+0x118>)
 800021c:	f001 fbdb 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000220:	e01b      	b.n	800025a <display7SEG+0x10e>
	case 7:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | c_Pin, 0);
 8000222:	2200      	movs	r2, #0
 8000224:	2107      	movs	r1, #7
 8000226:	480f      	ldr	r0, [pc, #60]	@ (8000264 <display7SEG+0x118>)
 8000228:	f001 fbd5 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, d_Pin | e_Pin | f_Pin | g_Pin, 1);
 800022c:	2201      	movs	r2, #1
 800022e:	2178      	movs	r1, #120	@ 0x78
 8000230:	480c      	ldr	r0, [pc, #48]	@ (8000264 <display7SEG+0x118>)
 8000232:	f001 fbd0 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000236:	e010      	b.n	800025a <display7SEG+0x10e>
	case 8:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | c_Pin | d_Pin | e_Pin | f_Pin | g_Pin, 0);
 8000238:	2200      	movs	r2, #0
 800023a:	217f      	movs	r1, #127	@ 0x7f
 800023c:	4809      	ldr	r0, [pc, #36]	@ (8000264 <display7SEG+0x118>)
 800023e:	f001 fbca 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000242:	e00a      	b.n	800025a <display7SEG+0x10e>
	case 9:
		HAL_GPIO_WritePin(GPIOB, a_Pin | b_Pin | c_Pin | d_Pin | f_Pin | g_Pin, 0);
 8000244:	2200      	movs	r2, #0
 8000246:	216f      	movs	r1, #111	@ 0x6f
 8000248:	4806      	ldr	r0, [pc, #24]	@ (8000264 <display7SEG+0x118>)
 800024a:	f001 fbc4 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, e_Pin, 1);
 800024e:	2201      	movs	r2, #1
 8000250:	2110      	movs	r1, #16
 8000252:	4804      	ldr	r0, [pc, #16]	@ (8000264 <display7SEG+0x118>)
 8000254:	f001 fbbf 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000258:	bf00      	nop
	}
}
 800025a:	bf00      	nop
 800025c:	3708      	adds	r7, #8
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40010c00 	.word	0x40010c00

08000268 <display7SEG_2>:

void display7SEG_2(int num) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	switch (num) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	2b09      	cmp	r3, #9
 8000274:	f200 8094 	bhi.w	80003a0 <display7SEG_2+0x138>
 8000278:	a201      	add	r2, pc, #4	@ (adr r2, 8000280 <display7SEG_2+0x18>)
 800027a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800027e:	bf00      	nop
 8000280:	080002a9 	.word	0x080002a9
 8000284:	080002c3 	.word	0x080002c3
 8000288:	080002dd 	.word	0x080002dd
 800028c:	080002f7 	.word	0x080002f7
 8000290:	08000311 	.word	0x08000311
 8000294:	0800032b 	.word	0x0800032b
 8000298:	08000345 	.word	0x08000345
 800029c:	0800035f 	.word	0x0800035f
 80002a0:	08000379 	.word	0x08000379
 80002a4:	08000387 	.word	0x08000387
	case 0:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | c2_Pin | d2_Pin | e2_Pin | f2_Pin, 0);
 80002a8:	2200      	movs	r2, #0
 80002aa:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 80002ae:	483e      	ldr	r0, [pc, #248]	@ (80003a8 <display7SEG_2+0x140>)
 80002b0:	f001 fb91 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, g2_Pin, 1);
 80002b4:	2201      	movs	r2, #1
 80002b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ba:	483b      	ldr	r0, [pc, #236]	@ (80003a8 <display7SEG_2+0x140>)
 80002bc:	f001 fb8b 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80002c0:	e06e      	b.n	80003a0 <display7SEG_2+0x138>
	case 1:
		HAL_GPIO_WritePin(GPIOB, b2_Pin | c2_Pin, 0);
 80002c2:	2200      	movs	r2, #0
 80002c4:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80002c8:	4837      	ldr	r0, [pc, #220]	@ (80003a8 <display7SEG_2+0x140>)
 80002ca:	f001 fb84 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, a2_Pin | d2_Pin | e2_Pin | f2_Pin | g2_Pin, 1);
 80002ce:	2201      	movs	r2, #1
 80002d0:	f44f 5172 	mov.w	r1, #15488	@ 0x3c80
 80002d4:	4834      	ldr	r0, [pc, #208]	@ (80003a8 <display7SEG_2+0x140>)
 80002d6:	f001 fb7e 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80002da:	e061      	b.n	80003a0 <display7SEG_2+0x138>
	case 2:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | d2_Pin | e2_Pin | g2_Pin, 0);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 5136 	mov.w	r1, #11648	@ 0x2d80
 80002e2:	4831      	ldr	r0, [pc, #196]	@ (80003a8 <display7SEG_2+0x140>)
 80002e4:	f001 fb77 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, c2_Pin | f2_Pin, 1);
 80002e8:	2201      	movs	r2, #1
 80002ea:	f44f 5190 	mov.w	r1, #4608	@ 0x1200
 80002ee:	482e      	ldr	r0, [pc, #184]	@ (80003a8 <display7SEG_2+0x140>)
 80002f0:	f001 fb71 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 80002f4:	e054      	b.n	80003a0 <display7SEG_2+0x138>
	case 3:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | c2_Pin | d2_Pin | g2_Pin, 0);
 80002f6:	2200      	movs	r2, #0
 80002f8:	f44f 511e 	mov.w	r1, #10112	@ 0x2780
 80002fc:	482a      	ldr	r0, [pc, #168]	@ (80003a8 <display7SEG_2+0x140>)
 80002fe:	f001 fb6a 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, e2_Pin | f2_Pin, 1);
 8000302:	2201      	movs	r2, #1
 8000304:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8000308:	4827      	ldr	r0, [pc, #156]	@ (80003a8 <display7SEG_2+0x140>)
 800030a:	f001 fb64 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 800030e:	e047      	b.n	80003a0 <display7SEG_2+0x138>
	case 4:
		HAL_GPIO_WritePin(GPIOB, b2_Pin | c2_Pin | f2_Pin | g2_Pin, 0);
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 514c 	mov.w	r1, #13056	@ 0x3300
 8000316:	4824      	ldr	r0, [pc, #144]	@ (80003a8 <display7SEG_2+0x140>)
 8000318:	f001 fb5d 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, a2_Pin | d2_Pin | e2_Pin, 1);
 800031c:	2201      	movs	r2, #1
 800031e:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8000322:	4821      	ldr	r0, [pc, #132]	@ (80003a8 <display7SEG_2+0x140>)
 8000324:	f001 fb57 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000328:	e03a      	b.n	80003a0 <display7SEG_2+0x138>
	case 5:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | c2_Pin | d2_Pin | f2_Pin | g2_Pin, 0);
 800032a:	2200      	movs	r2, #0
 800032c:	f44f 515a 	mov.w	r1, #13952	@ 0x3680
 8000330:	481d      	ldr	r0, [pc, #116]	@ (80003a8 <display7SEG_2+0x140>)
 8000332:	f001 fb50 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b2_Pin | e2_Pin, 1);
 8000336:	2201      	movs	r2, #1
 8000338:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 800033c:	481a      	ldr	r0, [pc, #104]	@ (80003a8 <display7SEG_2+0x140>)
 800033e:	f001 fb4a 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000342:	e02d      	b.n	80003a0 <display7SEG_2+0x138>
	case 6:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | c2_Pin | d2_Pin | e2_Pin | f2_Pin | g2_Pin, 0);
 8000344:	2200      	movs	r2, #0
 8000346:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 800034a:	4817      	ldr	r0, [pc, #92]	@ (80003a8 <display7SEG_2+0x140>)
 800034c:	f001 fb43 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b2_Pin, 1);
 8000350:	2201      	movs	r2, #1
 8000352:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000356:	4814      	ldr	r0, [pc, #80]	@ (80003a8 <display7SEG_2+0x140>)
 8000358:	f001 fb3d 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 800035c:	e020      	b.n	80003a0 <display7SEG_2+0x138>
	case 7:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | c2_Pin, 0);
 800035e:	2200      	movs	r2, #0
 8000360:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8000364:	4810      	ldr	r0, [pc, #64]	@ (80003a8 <display7SEG_2+0x140>)
 8000366:	f001 fb36 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, d2_Pin | e2_Pin | f2_Pin | g2_Pin, 1);
 800036a:	2201      	movs	r2, #1
 800036c:	f44f 5170 	mov.w	r1, #15360	@ 0x3c00
 8000370:	480d      	ldr	r0, [pc, #52]	@ (80003a8 <display7SEG_2+0x140>)
 8000372:	f001 fb30 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000376:	e013      	b.n	80003a0 <display7SEG_2+0x138>
	case 8:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | c2_Pin | d2_Pin | e2_Pin | f2_Pin | g2_Pin, 0);
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 517e 	mov.w	r1, #16256	@ 0x3f80
 800037e:	480a      	ldr	r0, [pc, #40]	@ (80003a8 <display7SEG_2+0x140>)
 8000380:	f001 fb29 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 8000384:	e00c      	b.n	80003a0 <display7SEG_2+0x138>
	case 9:
		HAL_GPIO_WritePin(GPIOB, a2_Pin | b2_Pin | c2_Pin | d2_Pin | f2_Pin | g2_Pin, 0);
 8000386:	2200      	movs	r2, #0
 8000388:	f44f 515e 	mov.w	r1, #14208	@ 0x3780
 800038c:	4806      	ldr	r0, [pc, #24]	@ (80003a8 <display7SEG_2+0x140>)
 800038e:	f001 fb22 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, e2_Pin, 1);
 8000392:	2201      	movs	r2, #1
 8000394:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <display7SEG_2+0x140>)
 800039a:	f001 fb1c 	bl	80019d6 <HAL_GPIO_WritePin>
		break;
 800039e:	bf00      	nop
	}
}
 80003a0:	bf00      	nop
 80003a2:	3708      	adds	r7, #8
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	40010c00 	.word	0x40010c00

080003ac <update7SEG>:

void update7SEG(int index){
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
    switch (index){
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d003      	beq.n	80003c2 <update7SEG+0x16>
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	2b01      	cmp	r3, #1
 80003be:	d017      	beq.n	80003f0 <update7SEG+0x44>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
			display7SEG(led_buffer[1]);
			display7SEG_2(led_buffer[3]);
            break;
        default:
            break;
 80003c0:	e02d      	b.n	800041e <update7SEG+0x72>
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80003c2:	2201      	movs	r2, #1
 80003c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003c8:	4817      	ldr	r0, [pc, #92]	@ (8000428 <update7SEG+0x7c>)
 80003ca:	f001 fb04 	bl	80019d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003d4:	4814      	ldr	r0, [pc, #80]	@ (8000428 <update7SEG+0x7c>)
 80003d6:	f001 fafe 	bl	80019d6 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[0]);
 80003da:	4b14      	ldr	r3, [pc, #80]	@ (800042c <update7SEG+0x80>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4618      	mov	r0, r3
 80003e0:	f7ff feb4 	bl	800014c <display7SEG>
            display7SEG_2(led_buffer[2]);
 80003e4:	4b11      	ldr	r3, [pc, #68]	@ (800042c <update7SEG+0x80>)
 80003e6:	689b      	ldr	r3, [r3, #8]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff3d 	bl	8000268 <display7SEG_2>
            break;
 80003ee:	e016      	b.n	800041e <update7SEG+0x72>
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 80003f0:	2201      	movs	r2, #1
 80003f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003f6:	480c      	ldr	r0, [pc, #48]	@ (8000428 <update7SEG+0x7c>)
 80003f8:	f001 faed 	bl	80019d6 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 80003fc:	2200      	movs	r2, #0
 80003fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000402:	4809      	ldr	r0, [pc, #36]	@ (8000428 <update7SEG+0x7c>)
 8000404:	f001 fae7 	bl	80019d6 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 8000408:	4b08      	ldr	r3, [pc, #32]	@ (800042c <update7SEG+0x80>)
 800040a:	685b      	ldr	r3, [r3, #4]
 800040c:	4618      	mov	r0, r3
 800040e:	f7ff fe9d 	bl	800014c <display7SEG>
			display7SEG_2(led_buffer[3]);
 8000412:	4b06      	ldr	r3, [pc, #24]	@ (800042c <update7SEG+0x80>)
 8000414:	68db      	ldr	r3, [r3, #12]
 8000416:	4618      	mov	r0, r3
 8000418:	f7ff ff26 	bl	8000268 <display7SEG_2>
            break;
 800041c:	bf00      	nop
    }
}
 800041e:	bf00      	nop
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	40010800 	.word	0x40010800
 800042c:	20000074 	.word	0x20000074

08000430 <updateClockBuffer>:

void updateClockBuffer() {
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
    led_buffer[0] = value / 1000;
 8000434:	4b20      	ldr	r3, [pc, #128]	@ (80004b8 <updateClockBuffer+0x88>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a20      	ldr	r2, [pc, #128]	@ (80004bc <updateClockBuffer+0x8c>)
 800043a:	fb82 1203 	smull	r1, r2, r2, r3
 800043e:	1192      	asrs	r2, r2, #6
 8000440:	17db      	asrs	r3, r3, #31
 8000442:	1ad3      	subs	r3, r2, r3
 8000444:	4a1e      	ldr	r2, [pc, #120]	@ (80004c0 <updateClockBuffer+0x90>)
 8000446:	6013      	str	r3, [r2, #0]
    led_buffer[1] = (value / 100) % 10;
 8000448:	4b1b      	ldr	r3, [pc, #108]	@ (80004b8 <updateClockBuffer+0x88>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a1d      	ldr	r2, [pc, #116]	@ (80004c4 <updateClockBuffer+0x94>)
 800044e:	fb82 1203 	smull	r1, r2, r2, r3
 8000452:	1152      	asrs	r2, r2, #5
 8000454:	17db      	asrs	r3, r3, #31
 8000456:	1ad1      	subs	r1, r2, r3
 8000458:	4b1b      	ldr	r3, [pc, #108]	@ (80004c8 <updateClockBuffer+0x98>)
 800045a:	fb83 2301 	smull	r2, r3, r3, r1
 800045e:	109a      	asrs	r2, r3, #2
 8000460:	17cb      	asrs	r3, r1, #31
 8000462:	1ad2      	subs	r2, r2, r3
 8000464:	4613      	mov	r3, r2
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	4413      	add	r3, r2
 800046a:	005b      	lsls	r3, r3, #1
 800046c:	1aca      	subs	r2, r1, r3
 800046e:	4b14      	ldr	r3, [pc, #80]	@ (80004c0 <updateClockBuffer+0x90>)
 8000470:	605a      	str	r2, [r3, #4]
    led_buffer[2] = value1 / 1000;
 8000472:	4b16      	ldr	r3, [pc, #88]	@ (80004cc <updateClockBuffer+0x9c>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a11      	ldr	r2, [pc, #68]	@ (80004bc <updateClockBuffer+0x8c>)
 8000478:	fb82 1203 	smull	r1, r2, r2, r3
 800047c:	1192      	asrs	r2, r2, #6
 800047e:	17db      	asrs	r3, r3, #31
 8000480:	1ad3      	subs	r3, r2, r3
 8000482:	4a0f      	ldr	r2, [pc, #60]	@ (80004c0 <updateClockBuffer+0x90>)
 8000484:	6093      	str	r3, [r2, #8]
    led_buffer[3] = (value1 / 100) % 10;
 8000486:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <updateClockBuffer+0x9c>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a0e      	ldr	r2, [pc, #56]	@ (80004c4 <updateClockBuffer+0x94>)
 800048c:	fb82 1203 	smull	r1, r2, r2, r3
 8000490:	1152      	asrs	r2, r2, #5
 8000492:	17db      	asrs	r3, r3, #31
 8000494:	1ad1      	subs	r1, r2, r3
 8000496:	4b0c      	ldr	r3, [pc, #48]	@ (80004c8 <updateClockBuffer+0x98>)
 8000498:	fb83 2301 	smull	r2, r3, r3, r1
 800049c:	109a      	asrs	r2, r3, #2
 800049e:	17cb      	asrs	r3, r1, #31
 80004a0:	1ad2      	subs	r2, r2, r3
 80004a2:	4613      	mov	r3, r2
 80004a4:	009b      	lsls	r3, r3, #2
 80004a6:	4413      	add	r3, r2
 80004a8:	005b      	lsls	r3, r3, #1
 80004aa:	1aca      	subs	r2, r1, r3
 80004ac:	4b04      	ldr	r3, [pc, #16]	@ (80004c0 <updateClockBuffer+0x90>)
 80004ae:	60da      	str	r2, [r3, #12]
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr
 80004b8:	200000bc 	.word	0x200000bc
 80004bc:	10624dd3 	.word	0x10624dd3
 80004c0:	20000074 	.word	0x20000074
 80004c4:	51eb851f 	.word	0x51eb851f
 80004c8:	66666667 	.word	0x66666667
 80004cc:	200000c0 	.word	0x200000c0

080004d0 <clearAllClock>:

void clearAllClock() {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_All, 1);
 80004d4:	2201      	movs	r2, #1
 80004d6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80004da:	4805      	ldr	r0, [pc, #20]	@ (80004f0 <clearAllClock+0x20>)
 80004dc:	f001 fa7b 	bl	80019d6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_All, 1);
 80004e0:	2201      	movs	r2, #1
 80004e2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80004e6:	4803      	ldr	r0, [pc, #12]	@ (80004f4 <clearAllClock+0x24>)
 80004e8:	f001 fa75 	bl	80019d6 <HAL_GPIO_WritePin>
}
 80004ec:	bf00      	nop
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	40010800 	.word	0x40010800
 80004f4:	40010c00 	.word	0x40010c00

080004f8 <isButtonPressed>:

int TimeOutForKeyPress[NUM_BUTTON] = {100, 100, 100};
int button_long_pressed[10];
int button_flag[10];

int isButtonPressed(int index){
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000500:	4a09      	ldr	r2, [pc, #36]	@ (8000528 <isButtonPressed+0x30>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000508:	2b01      	cmp	r3, #1
 800050a:	d106      	bne.n	800051a <isButtonPressed+0x22>
		button_flag[index] = 0;
 800050c:	4a06      	ldr	r2, [pc, #24]	@ (8000528 <isButtonPressed+0x30>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2100      	movs	r1, #0
 8000512:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000516:	2301      	movs	r3, #1
 8000518:	e000      	b.n	800051c <isButtonPressed+0x24>
	}
	return 0;
 800051a:	2300      	movs	r3, #0
}
 800051c:	4618      	mov	r0, r3
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	bc80      	pop	{r7}
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	20000084 	.word	0x20000084

0800052c <getKeyInput>:
void subKeyProcess(){
	//TODO
//	button1_flag = 1;
}

void getKeyInput(){
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTON; ++i) {
 8000532:	2300      	movs	r3, #0
 8000534:	607b      	str	r3, [r7, #4]
 8000536:	e090      	b.n	800065a <getKeyInput+0x12e>
		KeyReg0[i] = KeyReg1[i];
 8000538:	4a4c      	ldr	r2, [pc, #304]	@ (800066c <getKeyInput+0x140>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000540:	494b      	ldr	r1, [pc, #300]	@ (8000670 <getKeyInput+0x144>)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 8000548:	4a4a      	ldr	r2, [pc, #296]	@ (8000674 <getKeyInput+0x148>)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000550:	4946      	ldr	r1, [pc, #280]	@ (800066c <getKeyInput+0x140>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		switch (i) {
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	2b02      	cmp	r3, #2
 800055c:	d01b      	beq.n	8000596 <getKeyInput+0x6a>
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2b02      	cmp	r3, #2
 8000562:	dc21      	bgt.n	80005a8 <getKeyInput+0x7c>
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d003      	beq.n	8000572 <getKeyInput+0x46>
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	2b01      	cmp	r3, #1
 800056e:	d009      	beq.n	8000584 <getKeyInput+0x58>
 8000570:	e01a      	b.n	80005a8 <getKeyInput+0x7c>
		case 0:
			KeyReg2[0] = HAL_GPIO_ReadPin(MODULE_GPIO_Port, MODULE_Pin);
 8000572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000576:	4840      	ldr	r0, [pc, #256]	@ (8000678 <getKeyInput+0x14c>)
 8000578:	f001 fa16 	bl	80019a8 <HAL_GPIO_ReadPin>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b3c      	ldr	r3, [pc, #240]	@ (8000674 <getKeyInput+0x148>)
 8000582:	601a      	str	r2, [r3, #0]
		case 1:
			KeyReg2[1] = HAL_GPIO_ReadPin(TIME_GPIO_Port, TIME_Pin);
 8000584:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000588:	483c      	ldr	r0, [pc, #240]	@ (800067c <getKeyInput+0x150>)
 800058a:	f001 fa0d 	bl	80019a8 <HAL_GPIO_ReadPin>
 800058e:	4603      	mov	r3, r0
 8000590:	461a      	mov	r2, r3
 8000592:	4b38      	ldr	r3, [pc, #224]	@ (8000674 <getKeyInput+0x148>)
 8000594:	605a      	str	r2, [r3, #4]
		case 2:
			KeyReg2[2] = HAL_GPIO_ReadPin(VALUE_GPIO_Port, VALUE_Pin);
 8000596:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800059a:	4838      	ldr	r0, [pc, #224]	@ (800067c <getKeyInput+0x150>)
 800059c:	f001 fa04 	bl	80019a8 <HAL_GPIO_ReadPin>
 80005a0:	4603      	mov	r3, r0
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b33      	ldr	r3, [pc, #204]	@ (8000674 <getKeyInput+0x148>)
 80005a6:	609a      	str	r2, [r3, #8]
		}

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80005a8:	4a31      	ldr	r2, [pc, #196]	@ (8000670 <getKeyInput+0x144>)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005b0:	492e      	ldr	r1, [pc, #184]	@ (800066c <getKeyInput+0x140>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d14b      	bne.n	8000654 <getKeyInput+0x128>
 80005bc:	4a2b      	ldr	r2, [pc, #172]	@ (800066c <getKeyInput+0x140>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005c4:	492b      	ldr	r1, [pc, #172]	@ (8000674 <getKeyInput+0x148>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d141      	bne.n	8000654 <getKeyInput+0x128>
			if (KeyReg3[i] != KeyReg2[i]) {
 80005d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000680 <getKeyInput+0x154>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005d8:	4926      	ldr	r1, [pc, #152]	@ (8000674 <getKeyInput+0x148>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d018      	beq.n	8000616 <getKeyInput+0xea>
				KeyReg3[i] = KeyReg2[i];
 80005e4:	4a23      	ldr	r2, [pc, #140]	@ (8000674 <getKeyInput+0x148>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005ec:	4924      	ldr	r1, [pc, #144]	@ (8000680 <getKeyInput+0x154>)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE) {
 80005f4:	4a1f      	ldr	r2, [pc, #124]	@ (8000674 <getKeyInput+0x148>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d129      	bne.n	8000654 <getKeyInput+0x128>
					TimeOutForKeyPress[i] = 100;
 8000600:	4a20      	ldr	r2, [pc, #128]	@ (8000684 <getKeyInput+0x158>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2164      	movs	r1, #100	@ 0x64
 8000606:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_flag[i] = 1;
 800060a:	4a1f      	ldr	r2, [pc, #124]	@ (8000688 <getKeyInput+0x15c>)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2101      	movs	r1, #1
 8000610:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000614:	e01e      	b.n	8000654 <getKeyInput+0x128>
				}
			}
			else {
				--TimeOutForKeyPress[i];
 8000616:	4a1b      	ldr	r2, [pc, #108]	@ (8000684 <getKeyInput+0x158>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800061e:	1e5a      	subs	r2, r3, #1
 8000620:	4918      	ldr	r1, [pc, #96]	@ (8000684 <getKeyInput+0x158>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0) {
 8000628:	4a16      	ldr	r2, [pc, #88]	@ (8000684 <getKeyInput+0x158>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d10f      	bne.n	8000654 <getKeyInput+0x128>
					if (KeyReg2[i] == PRESSED_STATE) {
 8000634:	4a0f      	ldr	r2, [pc, #60]	@ (8000674 <getKeyInput+0x148>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d104      	bne.n	800064a <getKeyInput+0x11e>
						button_flag[i] = 1;
 8000640:	4a11      	ldr	r2, [pc, #68]	@ (8000688 <getKeyInput+0x15c>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2101      	movs	r1, #1
 8000646:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					}
					TimeOutForKeyPress[i] = 25;
 800064a:	4a0e      	ldr	r2, [pc, #56]	@ (8000684 <getKeyInput+0x158>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2119      	movs	r1, #25
 8000650:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTON; ++i) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3301      	adds	r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b02      	cmp	r3, #2
 800065e:	f77f af6b 	ble.w	8000538 <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000662:	bf00      	nop
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	2000000c 	.word	0x2000000c
 8000670:	20000000 	.word	0x20000000
 8000674:	20000018 	.word	0x20000018
 8000678:	40011000 	.word	0x40011000
 800067c:	40010c00 	.word	0x40010c00
 8000680:	20000024 	.word	0x20000024
 8000684:	20000030 	.word	0x20000030
 8000688:	20000084 	.word	0x20000084

0800068c <fsm_traffic_light_run>:

int TIME_RED_tmp = 0;
int TIME_AMBER_tmp = 0;
int TIME_GREEN_tmp = 0;

void fsm_traffic_light_run() {
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	switch (status) {
 8000690:	4bae      	ldr	r3, [pc, #696]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	3b01      	subs	r3, #1
 8000696:	2b07      	cmp	r3, #7
 8000698:	f200 8268 	bhi.w	8000b6c <fsm_traffic_light_run+0x4e0>
 800069c:	a201      	add	r2, pc, #4	@ (adr r2, 80006a4 <fsm_traffic_light_run+0x18>)
 800069e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a2:	bf00      	nop
 80006a4:	080006c5 	.word	0x080006c5
 80006a8:	080006d9 	.word	0x080006d9
 80006ac:	0800077f 	.word	0x0800077f
 80006b0:	08000813 	.word	0x08000813
 80006b4:	080008b9 	.word	0x080008b9
 80006b8:	08000971 	.word	0x08000971
 80006bc:	08000a0d 	.word	0x08000a0d
 80006c0:	08000aa9 	.word	0x08000aa9
	case INIT:
		status = RED_GREEN;
 80006c4:	4ba1      	ldr	r3, [pc, #644]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 80006c6:	2202      	movs	r2, #2
 80006c8:	601a      	str	r2, [r3, #0]
		setTimer(0, TIME_GREEN);
 80006ca:	4ba1      	ldr	r3, [pc, #644]	@ (8000950 <fsm_traffic_light_run+0x2c4>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4619      	mov	r1, r3
 80006d0:	2000      	movs	r0, #0
 80006d2:	f000 fd5b 	bl	800118c <setTimer>
		break;
 80006d6:	e258      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
	case RED_GREEN:
		value = timer_counter[0] + TIME_YELLOW / 10;
 80006d8:	4b9e      	ldr	r3, [pc, #632]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	4b9e      	ldr	r3, [pc, #632]	@ (8000958 <fsm_traffic_light_run+0x2cc>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	499e      	ldr	r1, [pc, #632]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 80006e2:	fb81 0103 	smull	r0, r1, r1, r3
 80006e6:	1089      	asrs	r1, r1, #2
 80006e8:	17db      	asrs	r3, r3, #31
 80006ea:	1acb      	subs	r3, r1, r3
 80006ec:	4413      	add	r3, r2
 80006ee:	4a9c      	ldr	r2, [pc, #624]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 80006f0:	6013      	str	r3, [r2, #0]
		value1 = timer_counter[0];
 80006f2:	4b98      	ldr	r3, [pc, #608]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a9b      	ldr	r2, [pc, #620]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 80006f8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, LED_YELLOW_Pin | LED_GREEN_Pin | LED_RED_OP_Pin | LED_YELLOW_OP_Pin, 1);
 80006fa:	2201      	movs	r2, #1
 80006fc:	21cc      	movs	r1, #204	@ 0xcc
 80006fe:	489a      	ldr	r0, [pc, #616]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 8000700:	f001 f969 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LED_RED_Pin | LED_GREEN_OP_Pin, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2130      	movs	r1, #48	@ 0x30
 8000708:	4897      	ldr	r0, [pc, #604]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 800070a:	f001 f964 	bl	80019d6 <HAL_GPIO_WritePin>
		if (isTimerExpired(0) == 1) {
 800070e:	2000      	movs	r0, #0
 8000710:	f000 fd5c 	bl	80011cc <isTimerExpired>
 8000714:	4603      	mov	r3, r0
 8000716:	2b01      	cmp	r3, #1
 8000718:	d108      	bne.n	800072c <fsm_traffic_light_run+0xa0>
			status = RED_YELLOW;
 800071a:	4b8c      	ldr	r3, [pc, #560]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 800071c:	2203      	movs	r2, #3
 800071e:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_YELLOW);
 8000720:	4b8d      	ldr	r3, [pc, #564]	@ (8000958 <fsm_traffic_light_run+0x2cc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4619      	mov	r1, r3
 8000726:	2000      	movs	r0, #0
 8000728:	f000 fd30 	bl	800118c <setTimer>
		}
		if (isButtonPressed(0) == 1) {
 800072c:	2000      	movs	r0, #0
 800072e:	f7ff fee3 	bl	80004f8 <isButtonPressed>
 8000732:	4603      	mov	r3, r0
 8000734:	2b01      	cmp	r3, #1
 8000736:	d117      	bne.n	8000768 <fsm_traffic_light_run+0xdc>
			status = MOD_RED;
 8000738:	4b84      	ldr	r3, [pc, #528]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 800073a:	2206      	movs	r2, #6
 800073c:	601a      	str	r2, [r3, #0]
			clearAllClock();
 800073e:	f7ff fec7 	bl	80004d0 <clearAllClock>
			value = TIME_RED / 10;
 8000742:	4b8a      	ldr	r3, [pc, #552]	@ (800096c <fsm_traffic_light_run+0x2e0>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a85      	ldr	r2, [pc, #532]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 8000748:	fb82 1203 	smull	r1, r2, r2, r3
 800074c:	1092      	asrs	r2, r2, #2
 800074e:	17db      	asrs	r3, r3, #31
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	4a83      	ldr	r2, [pc, #524]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 8000754:	6013      	str	r3, [r2, #0]
			value1 = 200;
 8000756:	4b83      	ldr	r3, [pc, #524]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 8000758:	22c8      	movs	r2, #200	@ 0xc8
 800075a:	601a      	str	r2, [r3, #0]
			setTimer(0, 500);
 800075c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000760:	2000      	movs	r0, #0
 8000762:	f000 fd13 	bl	800118c <setTimer>
		}
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
		break;
 8000766:	e203      	b.n	8000b70 <fsm_traffic_light_run+0x4e4>
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff fec5 	bl	80004f8 <isButtonPressed>
 800076e:	4603      	mov	r3, r0
 8000770:	2b01      	cmp	r3, #1
 8000772:	f000 81fd 	beq.w	8000b70 <fsm_traffic_light_run+0x4e4>
 8000776:	2002      	movs	r0, #2
 8000778:	f7ff febe 	bl	80004f8 <isButtonPressed>
		break;
 800077c:	e1f8      	b.n	8000b70 <fsm_traffic_light_run+0x4e4>
	case RED_YELLOW:
		value = timer_counter[0];
 800077e:	4b75      	ldr	r3, [pc, #468]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a77      	ldr	r2, [pc, #476]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 8000784:	6013      	str	r3, [r2, #0]
		value1 = timer_counter[0];
 8000786:	4b73      	ldr	r3, [pc, #460]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a76      	ldr	r2, [pc, #472]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 800078c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, LED_YELLOW_Pin | LED_GREEN_Pin | LED_RED_OP_Pin | LED_GREEN_OP_Pin, 1);
 800078e:	2201      	movs	r2, #1
 8000790:	21d4      	movs	r1, #212	@ 0xd4
 8000792:	4875      	ldr	r0, [pc, #468]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 8000794:	f001 f91f 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LED_RED_Pin | LED_YELLOW_OP_Pin, 0);
 8000798:	2200      	movs	r2, #0
 800079a:	2128      	movs	r1, #40	@ 0x28
 800079c:	4872      	ldr	r0, [pc, #456]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 800079e:	f001 f91a 	bl	80019d6 <HAL_GPIO_WritePin>
		if (isTimerExpired(0) == 1) {
 80007a2:	2000      	movs	r0, #0
 80007a4:	f000 fd12 	bl	80011cc <isTimerExpired>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d108      	bne.n	80007c0 <fsm_traffic_light_run+0x134>
			status = GREEN_RED;
 80007ae:	4b67      	ldr	r3, [pc, #412]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 80007b0:	2204      	movs	r2, #4
 80007b2:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_GREEN);
 80007b4:	4b66      	ldr	r3, [pc, #408]	@ (8000950 <fsm_traffic_light_run+0x2c4>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4619      	mov	r1, r3
 80007ba:	2000      	movs	r0, #0
 80007bc:	f000 fce6 	bl	800118c <setTimer>
		}
		if (isButtonPressed(0) == 1) {
 80007c0:	2000      	movs	r0, #0
 80007c2:	f7ff fe99 	bl	80004f8 <isButtonPressed>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d117      	bne.n	80007fc <fsm_traffic_light_run+0x170>
			status = MOD_RED;
 80007cc:	4b5f      	ldr	r3, [pc, #380]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 80007ce:	2206      	movs	r2, #6
 80007d0:	601a      	str	r2, [r3, #0]
			clearAllClock();
 80007d2:	f7ff fe7d 	bl	80004d0 <clearAllClock>
			value = TIME_RED / 10;
 80007d6:	4b65      	ldr	r3, [pc, #404]	@ (800096c <fsm_traffic_light_run+0x2e0>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a60      	ldr	r2, [pc, #384]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 80007dc:	fb82 1203 	smull	r1, r2, r2, r3
 80007e0:	1092      	asrs	r2, r2, #2
 80007e2:	17db      	asrs	r3, r3, #31
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	4a5e      	ldr	r2, [pc, #376]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 80007e8:	6013      	str	r3, [r2, #0]
			value1 = 200;
 80007ea:	4b5e      	ldr	r3, [pc, #376]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 80007ec:	22c8      	movs	r2, #200	@ 0xc8
 80007ee:	601a      	str	r2, [r3, #0]
			setTimer(0, 500);
 80007f0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80007f4:	2000      	movs	r0, #0
 80007f6:	f000 fcc9 	bl	800118c <setTimer>
		}
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
		break;
 80007fa:	e1bb      	b.n	8000b74 <fsm_traffic_light_run+0x4e8>
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
 80007fc:	2001      	movs	r0, #1
 80007fe:	f7ff fe7b 	bl	80004f8 <isButtonPressed>
 8000802:	4603      	mov	r3, r0
 8000804:	2b01      	cmp	r3, #1
 8000806:	f000 81b5 	beq.w	8000b74 <fsm_traffic_light_run+0x4e8>
 800080a:	2002      	movs	r0, #2
 800080c:	f7ff fe74 	bl	80004f8 <isButtonPressed>
		break;
 8000810:	e1b0      	b.n	8000b74 <fsm_traffic_light_run+0x4e8>
	case GREEN_RED:
		value = timer_counter[0];
 8000812:	4b50      	ldr	r3, [pc, #320]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a52      	ldr	r2, [pc, #328]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 8000818:	6013      	str	r3, [r2, #0]
		value1 = timer_counter[0] + TIME_YELLOW / 10;
 800081a:	4b4e      	ldr	r3, [pc, #312]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	4b4e      	ldr	r3, [pc, #312]	@ (8000958 <fsm_traffic_light_run+0x2cc>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	494e      	ldr	r1, [pc, #312]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 8000824:	fb81 0103 	smull	r0, r1, r1, r3
 8000828:	1089      	asrs	r1, r1, #2
 800082a:	17db      	asrs	r3, r3, #31
 800082c:	1acb      	subs	r3, r1, r3
 800082e:	4413      	add	r3, r2
 8000830:	4a4c      	ldr	r2, [pc, #304]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 8000832:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, LED_RED_Pin | LED_YELLOW_Pin | LED_YELLOW_OP_Pin | LED_GREEN_OP_Pin, 1);
 8000834:	2201      	movs	r2, #1
 8000836:	2178      	movs	r1, #120	@ 0x78
 8000838:	484b      	ldr	r0, [pc, #300]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 800083a:	f001 f8cc 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin | LED_RED_OP_Pin, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2184      	movs	r1, #132	@ 0x84
 8000842:	4849      	ldr	r0, [pc, #292]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 8000844:	f001 f8c7 	bl	80019d6 <HAL_GPIO_WritePin>
		if (isTimerExpired(0) == 1) {
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fcbf 	bl	80011cc <isTimerExpired>
 800084e:	4603      	mov	r3, r0
 8000850:	2b01      	cmp	r3, #1
 8000852:	d108      	bne.n	8000866 <fsm_traffic_light_run+0x1da>
			status = YELLOW_RED;
 8000854:	4b3d      	ldr	r3, [pc, #244]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 8000856:	2205      	movs	r2, #5
 8000858:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_YELLOW);
 800085a:	4b3f      	ldr	r3, [pc, #252]	@ (8000958 <fsm_traffic_light_run+0x2cc>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4619      	mov	r1, r3
 8000860:	2000      	movs	r0, #0
 8000862:	f000 fc93 	bl	800118c <setTimer>
		}
		if (isButtonPressed(0) == 1) {
 8000866:	2000      	movs	r0, #0
 8000868:	f7ff fe46 	bl	80004f8 <isButtonPressed>
 800086c:	4603      	mov	r3, r0
 800086e:	2b01      	cmp	r3, #1
 8000870:	d117      	bne.n	80008a2 <fsm_traffic_light_run+0x216>
			value = TIME_RED / 10;
 8000872:	4b3e      	ldr	r3, [pc, #248]	@ (800096c <fsm_traffic_light_run+0x2e0>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a39      	ldr	r2, [pc, #228]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 8000878:	fb82 1203 	smull	r1, r2, r2, r3
 800087c:	1092      	asrs	r2, r2, #2
 800087e:	17db      	asrs	r3, r3, #31
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	4a37      	ldr	r2, [pc, #220]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 8000884:	6013      	str	r3, [r2, #0]
			value1 = 200;
 8000886:	4b37      	ldr	r3, [pc, #220]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 8000888:	22c8      	movs	r2, #200	@ 0xc8
 800088a:	601a      	str	r2, [r3, #0]
			status = MOD_RED;
 800088c:	4b2f      	ldr	r3, [pc, #188]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 800088e:	2206      	movs	r2, #6
 8000890:	601a      	str	r2, [r3, #0]
			clearAllClock();
 8000892:	f7ff fe1d 	bl	80004d0 <clearAllClock>
			setTimer(0, 500);
 8000896:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800089a:	2000      	movs	r0, #0
 800089c:	f000 fc76 	bl	800118c <setTimer>
		}
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
		break;
 80008a0:	e16a      	b.n	8000b78 <fsm_traffic_light_run+0x4ec>
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
 80008a2:	2001      	movs	r0, #1
 80008a4:	f7ff fe28 	bl	80004f8 <isButtonPressed>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	f000 8164 	beq.w	8000b78 <fsm_traffic_light_run+0x4ec>
 80008b0:	2002      	movs	r0, #2
 80008b2:	f7ff fe21 	bl	80004f8 <isButtonPressed>
		break;
 80008b6:	e15f      	b.n	8000b78 <fsm_traffic_light_run+0x4ec>
	case YELLOW_RED:
		value = timer_counter[0];
 80008b8:	4b26      	ldr	r3, [pc, #152]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a28      	ldr	r2, [pc, #160]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 80008be:	6013      	str	r3, [r2, #0]
		value1 = timer_counter[0];
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <fsm_traffic_light_run+0x2c8>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a27      	ldr	r2, [pc, #156]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 80008c6:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, LED_RED_Pin | LED_GREEN_Pin | LED_YELLOW_OP_Pin | LED_GREEN_OP_Pin, 1);
 80008c8:	2201      	movs	r2, #1
 80008ca:	21b8      	movs	r1, #184	@ 0xb8
 80008cc:	4826      	ldr	r0, [pc, #152]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 80008ce:	f001 f882 	bl	80019d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LED_YELLOW_Pin | LED_RED_OP_Pin, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2144      	movs	r1, #68	@ 0x44
 80008d6:	4824      	ldr	r0, [pc, #144]	@ (8000968 <fsm_traffic_light_run+0x2dc>)
 80008d8:	f001 f87d 	bl	80019d6 <HAL_GPIO_WritePin>
		if (isTimerExpired(0) == 1) {
 80008dc:	2000      	movs	r0, #0
 80008de:	f000 fc75 	bl	80011cc <isTimerExpired>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d108      	bne.n	80008fa <fsm_traffic_light_run+0x26e>
			status = RED_GREEN;
 80008e8:	4b18      	ldr	r3, [pc, #96]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 80008ea:	2202      	movs	r2, #2
 80008ec:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_GREEN);
 80008ee:	4b18      	ldr	r3, [pc, #96]	@ (8000950 <fsm_traffic_light_run+0x2c4>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	2000      	movs	r0, #0
 80008f6:	f000 fc49 	bl	800118c <setTimer>
		}
		if (isButtonPressed(0) == 1) {
 80008fa:	2000      	movs	r0, #0
 80008fc:	f7ff fdfc 	bl	80004f8 <isButtonPressed>
 8000900:	4603      	mov	r3, r0
 8000902:	2b01      	cmp	r3, #1
 8000904:	d117      	bne.n	8000936 <fsm_traffic_light_run+0x2aa>
			value = TIME_RED / 10;
 8000906:	4b19      	ldr	r3, [pc, #100]	@ (800096c <fsm_traffic_light_run+0x2e0>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a14      	ldr	r2, [pc, #80]	@ (800095c <fsm_traffic_light_run+0x2d0>)
 800090c:	fb82 1203 	smull	r1, r2, r2, r3
 8000910:	1092      	asrs	r2, r2, #2
 8000912:	17db      	asrs	r3, r3, #31
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	4a12      	ldr	r2, [pc, #72]	@ (8000960 <fsm_traffic_light_run+0x2d4>)
 8000918:	6013      	str	r3, [r2, #0]
			value1 = 200;
 800091a:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <fsm_traffic_light_run+0x2d8>)
 800091c:	22c8      	movs	r2, #200	@ 0xc8
 800091e:	601a      	str	r2, [r3, #0]
			status = MOD_RED;
 8000920:	4b0a      	ldr	r3, [pc, #40]	@ (800094c <fsm_traffic_light_run+0x2c0>)
 8000922:	2206      	movs	r2, #6
 8000924:	601a      	str	r2, [r3, #0]
			clearAllClock();
 8000926:	f7ff fdd3 	bl	80004d0 <clearAllClock>
			setTimer(0, 500);
 800092a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800092e:	2000      	movs	r0, #0
 8000930:	f000 fc2c 	bl	800118c <setTimer>
		}
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
		break;
 8000934:	e122      	b.n	8000b7c <fsm_traffic_light_run+0x4f0>
		else if (isButtonPressed(1) == 1 || isButtonPressed(2) == 1) {}
 8000936:	2001      	movs	r0, #1
 8000938:	f7ff fdde 	bl	80004f8 <isButtonPressed>
 800093c:	4603      	mov	r3, r0
 800093e:	2b01      	cmp	r3, #1
 8000940:	f000 811c 	beq.w	8000b7c <fsm_traffic_light_run+0x4f0>
 8000944:	2002      	movs	r0, #2
 8000946:	f7ff fdd7 	bl	80004f8 <isButtonPressed>
		break;
 800094a:	e117      	b.n	8000b7c <fsm_traffic_light_run+0x4f0>
 800094c:	200000b8 	.word	0x200000b8
 8000950:	20000044 	.word	0x20000044
 8000954:	20000430 	.word	0x20000430
 8000958:	20000040 	.word	0x20000040
 800095c:	66666667 	.word	0x66666667
 8000960:	200000bc 	.word	0x200000bc
 8000964:	200000c0 	.word	0x200000c0
 8000968:	40010800 	.word	0x40010800
 800096c:	2000003c 	.word	0x2000003c
	case MOD_RED:
		if (isTimerExpired(0) == 1) {
 8000970:	2000      	movs	r0, #0
 8000972:	f000 fc2b 	bl	80011cc <isTimerExpired>
 8000976:	4603      	mov	r3, r0
 8000978:	2b01      	cmp	r3, #1
 800097a:	d108      	bne.n	800098e <fsm_traffic_light_run+0x302>
			HAL_GPIO_TogglePin(GPIOA, LED_RED_Pin | LED_RED_OP_Pin);
 800097c:	2124      	movs	r1, #36	@ 0x24
 800097e:	4884      	ldr	r0, [pc, #528]	@ (8000b90 <fsm_traffic_light_run+0x504>)
 8000980:	f001 f841 	bl	8001a06 <HAL_GPIO_TogglePin>
			setTimer(0, 500);
 8000984:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000988:	2000      	movs	r0, #0
 800098a:	f000 fbff 	bl	800118c <setTimer>
		}
		if (isButtonPressed(1) == 1) {
 800098e:	2001      	movs	r0, #1
 8000990:	f7ff fdb2 	bl	80004f8 <isButtonPressed>
 8000994:	4603      	mov	r3, r0
 8000996:	2b01      	cmp	r3, #1
 8000998:	d10d      	bne.n	80009b6 <fsm_traffic_light_run+0x32a>
			value = (value >= 9900) ? 100 : value + 100;
 800099a:	4b7e      	ldr	r3, [pc, #504]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f242 62ab 	movw	r2, #9899	@ 0x26ab
 80009a2:	4293      	cmp	r3, r2
 80009a4:	dc03      	bgt.n	80009ae <fsm_traffic_light_run+0x322>
 80009a6:	4b7b      	ldr	r3, [pc, #492]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	3364      	adds	r3, #100	@ 0x64
 80009ac:	e000      	b.n	80009b0 <fsm_traffic_light_run+0x324>
 80009ae:	2364      	movs	r3, #100	@ 0x64
 80009b0:	4a78      	ldr	r2, [pc, #480]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 80009b2:	6013      	str	r3, [r2, #0]
			clearAllClock();
			value = TIME_YELLOW / 10;
			value1 = 300;
			setTimer(0, 500);
		}
		break;
 80009b4:	e0e4      	b.n	8000b80 <fsm_traffic_light_run+0x4f4>
		else if (isButtonPressed(2) == 1) {
 80009b6:	2002      	movs	r0, #2
 80009b8:	f7ff fd9e 	bl	80004f8 <isButtonPressed>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b01      	cmp	r3, #1
 80009c0:	d104      	bne.n	80009cc <fsm_traffic_light_run+0x340>
			TIME_RED_tmp = value;
 80009c2:	4b74      	ldr	r3, [pc, #464]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a74      	ldr	r2, [pc, #464]	@ (8000b98 <fsm_traffic_light_run+0x50c>)
 80009c8:	6013      	str	r3, [r2, #0]
		break;
 80009ca:	e0d9      	b.n	8000b80 <fsm_traffic_light_run+0x4f4>
		else if (isButtonPressed(0) == 1) {
 80009cc:	2000      	movs	r0, #0
 80009ce:	f7ff fd93 	bl	80004f8 <isButtonPressed>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	f040 80d3 	bne.w	8000b80 <fsm_traffic_light_run+0x4f4>
			status = MOD_AMBER;
 80009da:	4b70      	ldr	r3, [pc, #448]	@ (8000b9c <fsm_traffic_light_run+0x510>)
 80009dc:	2207      	movs	r2, #7
 80009de:	601a      	str	r2, [r3, #0]
			clearAllClock();
 80009e0:	f7ff fd76 	bl	80004d0 <clearAllClock>
			value = TIME_YELLOW / 10;
 80009e4:	4b6e      	ldr	r3, [pc, #440]	@ (8000ba0 <fsm_traffic_light_run+0x514>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a6e      	ldr	r2, [pc, #440]	@ (8000ba4 <fsm_traffic_light_run+0x518>)
 80009ea:	fb82 1203 	smull	r1, r2, r2, r3
 80009ee:	1092      	asrs	r2, r2, #2
 80009f0:	17db      	asrs	r3, r3, #31
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	4a67      	ldr	r2, [pc, #412]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 80009f6:	6013      	str	r3, [r2, #0]
			value1 = 300;
 80009f8:	4b6b      	ldr	r3, [pc, #428]	@ (8000ba8 <fsm_traffic_light_run+0x51c>)
 80009fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80009fe:	601a      	str	r2, [r3, #0]
			setTimer(0, 500);
 8000a00:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a04:	2000      	movs	r0, #0
 8000a06:	f000 fbc1 	bl	800118c <setTimer>
		break;
 8000a0a:	e0b9      	b.n	8000b80 <fsm_traffic_light_run+0x4f4>
	case MOD_AMBER:
		if (isTimerExpired(0) == 1) {
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f000 fbdd 	bl	80011cc <isTimerExpired>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d108      	bne.n	8000a2a <fsm_traffic_light_run+0x39e>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW_Pin | LED_YELLOW_OP_Pin);
 8000a18:	2148      	movs	r1, #72	@ 0x48
 8000a1a:	485d      	ldr	r0, [pc, #372]	@ (8000b90 <fsm_traffic_light_run+0x504>)
 8000a1c:	f000 fff3 	bl	8001a06 <HAL_GPIO_TogglePin>
			setTimer(0, 500);
 8000a20:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a24:	2000      	movs	r0, #0
 8000a26:	f000 fbb1 	bl	800118c <setTimer>
		}

		if (isButtonPressed(1) == 1) {
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	f7ff fd64 	bl	80004f8 <isButtonPressed>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d10d      	bne.n	8000a52 <fsm_traffic_light_run+0x3c6>
			value = (value >= 9900) ? 100 : value + 100;
 8000a36:	4b57      	ldr	r3, [pc, #348]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f242 62ab 	movw	r2, #9899	@ 0x26ab
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	dc03      	bgt.n	8000a4a <fsm_traffic_light_run+0x3be>
 8000a42:	4b54      	ldr	r3, [pc, #336]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	3364      	adds	r3, #100	@ 0x64
 8000a48:	e000      	b.n	8000a4c <fsm_traffic_light_run+0x3c0>
 8000a4a:	2364      	movs	r3, #100	@ 0x64
 8000a4c:	4a51      	ldr	r2, [pc, #324]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000a4e:	6013      	str	r3, [r2, #0]
			clearAllClock();
			value = TIME_GREEN / 10;
			value1 = 400;
			setTimer(0, 500);
		}
		break;
 8000a50:	e098      	b.n	8000b84 <fsm_traffic_light_run+0x4f8>
		else if (isButtonPressed(2) == 1) {
 8000a52:	2002      	movs	r0, #2
 8000a54:	f7ff fd50 	bl	80004f8 <isButtonPressed>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d104      	bne.n	8000a68 <fsm_traffic_light_run+0x3dc>
			TIME_AMBER_tmp = value;
 8000a5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a52      	ldr	r2, [pc, #328]	@ (8000bac <fsm_traffic_light_run+0x520>)
 8000a64:	6013      	str	r3, [r2, #0]
		break;
 8000a66:	e08d      	b.n	8000b84 <fsm_traffic_light_run+0x4f8>
		else if (isButtonPressed(0) == 1) {
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff fd45 	bl	80004f8 <isButtonPressed>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	f040 8087 	bne.w	8000b84 <fsm_traffic_light_run+0x4f8>
			status = MOD_GREEN;
 8000a76:	4b49      	ldr	r3, [pc, #292]	@ (8000b9c <fsm_traffic_light_run+0x510>)
 8000a78:	2208      	movs	r2, #8
 8000a7a:	601a      	str	r2, [r3, #0]
			clearAllClock();
 8000a7c:	f7ff fd28 	bl	80004d0 <clearAllClock>
			value = TIME_GREEN / 10;
 8000a80:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb0 <fsm_traffic_light_run+0x524>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a47      	ldr	r2, [pc, #284]	@ (8000ba4 <fsm_traffic_light_run+0x518>)
 8000a86:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8a:	1092      	asrs	r2, r2, #2
 8000a8c:	17db      	asrs	r3, r3, #31
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	4a40      	ldr	r2, [pc, #256]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000a92:	6013      	str	r3, [r2, #0]
			value1 = 400;
 8000a94:	4b44      	ldr	r3, [pc, #272]	@ (8000ba8 <fsm_traffic_light_run+0x51c>)
 8000a96:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000a9a:	601a      	str	r2, [r3, #0]
			setTimer(0, 500);
 8000a9c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 fb73 	bl	800118c <setTimer>
		break;
 8000aa6:	e06d      	b.n	8000b84 <fsm_traffic_light_run+0x4f8>
	case MOD_GREEN:
		if (isTimerExpired(0) == 1) {
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 fb8f 	bl	80011cc <isTimerExpired>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d108      	bne.n	8000ac6 <fsm_traffic_light_run+0x43a>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN_Pin | LED_GREEN_OP_Pin);
 8000ab4:	2190      	movs	r1, #144	@ 0x90
 8000ab6:	4836      	ldr	r0, [pc, #216]	@ (8000b90 <fsm_traffic_light_run+0x504>)
 8000ab8:	f000 ffa5 	bl	8001a06 <HAL_GPIO_TogglePin>
			setTimer(0, 500);
 8000abc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f000 fb63 	bl	800118c <setTimer>
		}

		if (isButtonPressed(1) == 1) {
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f7ff fd16 	bl	80004f8 <isButtonPressed>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d10d      	bne.n	8000aee <fsm_traffic_light_run+0x462>
			value = (value >= 9900) ? 100 : value + 100;
 8000ad2:	4b30      	ldr	r3, [pc, #192]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f242 62ab 	movw	r2, #9899	@ 0x26ab
 8000ada:	4293      	cmp	r3, r2
 8000adc:	dc03      	bgt.n	8000ae6 <fsm_traffic_light_run+0x45a>
 8000ade:	4b2d      	ldr	r3, [pc, #180]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	3364      	adds	r3, #100	@ 0x64
 8000ae4:	e000      	b.n	8000ae8 <fsm_traffic_light_run+0x45c>
 8000ae6:	2364      	movs	r3, #100	@ 0x64
 8000ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000aea:	6013      	str	r3, [r2, #0]
		}
		else if (isButtonPressed(0) == 1) {
			status = RED_GREEN;
			setTimer(0, TIME_GREEN);
		}
		break;
 8000aec:	e04c      	b.n	8000b88 <fsm_traffic_light_run+0x4fc>
		else if (isButtonPressed(2) == 1) {
 8000aee:	2002      	movs	r0, #2
 8000af0:	f7ff fd02 	bl	80004f8 <isButtonPressed>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d128      	bne.n	8000b4c <fsm_traffic_light_run+0x4c0>
			TIME_GREEN_tmp = value;
 8000afa:	4b26      	ldr	r3, [pc, #152]	@ (8000b94 <fsm_traffic_light_run+0x508>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a2d      	ldr	r2, [pc, #180]	@ (8000bb4 <fsm_traffic_light_run+0x528>)
 8000b00:	6013      	str	r3, [r2, #0]
			if (TIME_GREEN_tmp + TIME_AMBER_tmp == TIME_RED_tmp) {
 8000b02:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb4 <fsm_traffic_light_run+0x528>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	4b29      	ldr	r3, [pc, #164]	@ (8000bac <fsm_traffic_light_run+0x520>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	441a      	add	r2, r3
 8000b0c:	4b22      	ldr	r3, [pc, #136]	@ (8000b98 <fsm_traffic_light_run+0x50c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d139      	bne.n	8000b88 <fsm_traffic_light_run+0x4fc>
				TIME_GREEN = TIME_GREEN_tmp * 10;
 8000b14:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <fsm_traffic_light_run+0x528>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b23      	ldr	r3, [pc, #140]	@ (8000bb0 <fsm_traffic_light_run+0x524>)
 8000b24:	601a      	str	r2, [r3, #0]
				TIME_YELLOW = TIME_AMBER_tmp * 10;
 8000b26:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <fsm_traffic_light_run+0x520>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	461a      	mov	r2, r3
 8000b34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba0 <fsm_traffic_light_run+0x514>)
 8000b36:	601a      	str	r2, [r3, #0]
				TIME_RED = TIME_RED_tmp * 10;
 8000b38:	4b17      	ldr	r3, [pc, #92]	@ (8000b98 <fsm_traffic_light_run+0x50c>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	4413      	add	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	461a      	mov	r2, r3
 8000b46:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <fsm_traffic_light_run+0x52c>)
 8000b48:	601a      	str	r2, [r3, #0]
		break;
 8000b4a:	e01d      	b.n	8000b88 <fsm_traffic_light_run+0x4fc>
		else if (isButtonPressed(0) == 1) {
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f7ff fcd3 	bl	80004f8 <isButtonPressed>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d117      	bne.n	8000b88 <fsm_traffic_light_run+0x4fc>
			status = RED_GREEN;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <fsm_traffic_light_run+0x510>)
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_GREEN);
 8000b5e:	4b14      	ldr	r3, [pc, #80]	@ (8000bb0 <fsm_traffic_light_run+0x524>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4619      	mov	r1, r3
 8000b64:	2000      	movs	r0, #0
 8000b66:	f000 fb11 	bl	800118c <setTimer>
		break;
 8000b6a:	e00d      	b.n	8000b88 <fsm_traffic_light_run+0x4fc>
	default:
		break;
 8000b6c:	bf00      	nop
 8000b6e:	e00c      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b70:	bf00      	nop
 8000b72:	e00a      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b74:	bf00      	nop
 8000b76:	e008      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b78:	bf00      	nop
 8000b7a:	e006      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b7c:	bf00      	nop
 8000b7e:	e004      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b80:	bf00      	nop
 8000b82:	e002      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b84:	bf00      	nop
 8000b86:	e000      	b.n	8000b8a <fsm_traffic_light_run+0x4fe>
		break;
 8000b88:	bf00      	nop
	}
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40010800 	.word	0x40010800
 8000b94:	200000bc 	.word	0x200000bc
 8000b98:	200000ac 	.word	0x200000ac
 8000b9c:	200000b8 	.word	0x200000b8
 8000ba0:	20000040 	.word	0x20000040
 8000ba4:	66666667 	.word	0x66666667
 8000ba8:	200000c0 	.word	0x200000c0
 8000bac:	200000b0 	.word	0x200000b0
 8000bb0:	20000044 	.word	0x20000044
 8000bb4:	200000b4 	.word	0x200000b4
 8000bb8:	2000003c 	.word	0x2000003c

08000bbc <task1>:
void task0(void) {
	updateClockBuffer();
	fsm_traffic_light_run();
}

void task1(void) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
	update7SEG(index_led);
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <task1+0x2c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fbf1 	bl	80003ac <update7SEG>
	++index_led;
 8000bca:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <task1+0x2c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	4a05      	ldr	r2, [pc, #20]	@ (8000be8 <task1+0x2c>)
 8000bd2:	6013      	str	r3, [r2, #0]
	if (index_led > 1) {
 8000bd4:	4b04      	ldr	r3, [pc, #16]	@ (8000be8 <task1+0x2c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	dd02      	ble.n	8000be2 <task1+0x26>
		index_led = 0;
 8000bdc:	4b02      	ldr	r3, [pc, #8]	@ (8000be8 <task1+0x2c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
	}
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000070 	.word	0x20000070

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf0:	f000 fbee 	bl	80013d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf4:	f000 f834 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf8:	f000 f8ba 	bl	8000d70 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bfc:	f000 f86c 	bl	8000cd8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c00:	4810      	ldr	r0, [pc, #64]	@ (8000c44 <main+0x58>)
 8000c02:	f001 fb47 	bl	8002294 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(timerRun, 0, TICK);
 8000c06:	220a      	movs	r2, #10
 8000c08:	2100      	movs	r1, #0
 8000c0a:	480f      	ldr	r0, [pc, #60]	@ (8000c48 <main+0x5c>)
 8000c0c:	f000 f93e 	bl	8000e8c <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, TICK);
 8000c10:	220a      	movs	r2, #10
 8000c12:	2100      	movs	r1, #0
 8000c14:	480d      	ldr	r0, [pc, #52]	@ (8000c4c <main+0x60>)
 8000c16:	f000 f939 	bl	8000e8c <SCH_Add_Task>

  status = INIT;
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c50 <main+0x64>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]
  SCH_Add_Task(updateClockBuffer, 0, TICK);
 8000c20:	220a      	movs	r2, #10
 8000c22:	2100      	movs	r1, #0
 8000c24:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <main+0x68>)
 8000c26:	f000 f931 	bl	8000e8c <SCH_Add_Task>
  SCH_Add_Task(fsm_traffic_light_run, 0, TICK);
 8000c2a:	220a      	movs	r2, #10
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	480a      	ldr	r0, [pc, #40]	@ (8000c58 <main+0x6c>)
 8000c30:	f000 f92c 	bl	8000e8c <SCH_Add_Task>
  SCH_Add_Task(task1, 0, 100);
 8000c34:	2264      	movs	r2, #100	@ 0x64
 8000c36:	2100      	movs	r1, #0
 8000c38:	4808      	ldr	r0, [pc, #32]	@ (8000c5c <main+0x70>)
 8000c3a:	f000 f927 	bl	8000e8c <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000c3e:	f000 fa55 	bl	80010ec <SCH_Dispatch_Tasks>
 8000c42:	e7fc      	b.n	8000c3e <main+0x52>
 8000c44:	200000c4 	.word	0x200000c4
 8000c48:	08001201 	.word	0x08001201
 8000c4c:	0800052d 	.word	0x0800052d
 8000c50:	200000b8 	.word	0x200000b8
 8000c54:	08000431 	.word	0x08000431
 8000c58:	0800068d 	.word	0x0800068d
 8000c5c:	08000bbd 	.word	0x08000bbd

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b090      	sub	sp, #64	@ 0x40
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 0318 	add.w	r3, r7, #24
 8000c6a:	2228      	movs	r2, #40	@ 0x28
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 fe9c 	bl	80029ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c86:	2301      	movs	r3, #1
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c8a:	2310      	movs	r3, #16
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fece 	bl	8001a38 <HAL_RCC_OscConfig>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ca2:	f000 f8ed 	bl	8000e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca6:	230f      	movs	r3, #15
 8000ca8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 f93c 	bl	8001f3c <HAL_RCC_ClockConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000cca:	f000 f8d9 	bl	8000e80 <Error_Handler>
  }
}
 8000cce:	bf00      	nop
 8000cd0:	3740      	adds	r7, #64	@ 0x40
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
	...

08000cd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	463b      	mov	r3, r7
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000cfe:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000d02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d04:	4b19      	ldr	r3, [pc, #100]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d0a:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d0c:	2209      	movs	r2, #9
 8000d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d10:	4b16      	ldr	r3, [pc, #88]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d16:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d1c:	4813      	ldr	r0, [pc, #76]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d1e:	f001 fa69 	bl	80021f4 <HAL_TIM_Base_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d28:	f000 f8aa 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	4619      	mov	r1, r3
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d3a:	f001 fbe7 	bl	800250c <HAL_TIM_ConfigClockSource>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d44:	f000 f89c 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d50:	463b      	mov	r3, r7
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_TIM2_Init+0x94>)
 8000d56:	f001 fdbf 	bl	80028d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d60:	f000 f88e 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	200000c4 	.word	0x200000c4

08000d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	f107 0310 	add.w	r3, r7, #16
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d84:	4b35      	ldr	r3, [pc, #212]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a34      	ldr	r2, [pc, #208]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000d8a:	f043 0310 	orr.w	r3, r3, #16
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b32      	ldr	r3, [pc, #200]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f003 0310 	and.w	r3, r3, #16
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	4a2e      	ldr	r2, [pc, #184]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000da2:	f043 0304 	orr.w	r3, r3, #4
 8000da6:	6193      	str	r3, [r2, #24]
 8000da8:	4b2c      	ldr	r3, [pc, #176]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	f003 0304 	and.w	r3, r3, #4
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db4:	4b29      	ldr	r3, [pc, #164]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a28      	ldr	r2, [pc, #160]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000dba:	f043 0308 	orr.w	r3, r3, #8
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b26      	ldr	r3, [pc, #152]	@ (8000e5c <MX_GPIO_Init+0xec>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0308 	and.w	r3, r3, #8
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_OP_Pin|LED_YELLOW_OP_Pin|LED_GREEN_OP_Pin|LED_RED_Pin
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f44f 717f 	mov.w	r1, #1020	@ 0x3fc
 8000dd2:	4823      	ldr	r0, [pc, #140]	@ (8000e60 <MX_GPIO_Init+0xf0>)
 8000dd4:	f000 fdff 	bl	80019d6 <HAL_GPIO_WritePin>
                          |LED_YELLOW_Pin|LED_GREEN_Pin|EN0_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d2_Pin
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8000dde:	4821      	ldr	r0, [pc, #132]	@ (8000e64 <MX_GPIO_Init+0xf4>)
 8000de0:	f000 fdf9 	bl	80019d6 <HAL_GPIO_WritePin>
                          |e2_Pin|f2_Pin|g2_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin|a2_Pin
                          |b2_Pin|c2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MODULE_Pin */
  GPIO_InitStruct.Pin = MODULE_Pin;
 8000de4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MODULE_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	4619      	mov	r1, r3
 8000df8:	481b      	ldr	r0, [pc, #108]	@ (8000e68 <MX_GPIO_Init+0xf8>)
 8000dfa:	f000 fc59 	bl	80016b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_OP_Pin LED_YELLOW_OP_Pin LED_GREEN_OP_Pin LED_RED_Pin
                           LED_YELLOW_Pin LED_GREEN_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = LED_RED_OP_Pin|LED_YELLOW_OP_Pin|LED_GREEN_OP_Pin|LED_RED_Pin
 8000dfe:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 8000e02:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW_Pin|LED_GREEN_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	2301      	movs	r3, #1
 8000e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e10:	f107 0310 	add.w	r3, r7, #16
 8000e14:	4619      	mov	r1, r3
 8000e16:	4812      	ldr	r0, [pc, #72]	@ (8000e60 <MX_GPIO_Init+0xf0>)
 8000e18:	f000 fc4a 	bl	80016b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d2_Pin
                           e2_Pin f2_Pin g2_Pin d_Pin
                           e_Pin f_Pin g_Pin a2_Pin
                           b2_Pin c2_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d2_Pin
 8000e1c:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000e20:	613b      	str	r3, [r7, #16]
                          |e2_Pin|f2_Pin|g2_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin|a2_Pin
                          |b2_Pin|c2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2e:	f107 0310 	add.w	r3, r7, #16
 8000e32:	4619      	mov	r1, r3
 8000e34:	480b      	ldr	r0, [pc, #44]	@ (8000e64 <MX_GPIO_Init+0xf4>)
 8000e36:	f000 fc3b 	bl	80016b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_Pin VALUE_Pin */
  GPIO_InitStruct.Pin = TIME_Pin|VALUE_Pin;
 8000e3a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4805      	ldr	r0, [pc, #20]	@ (8000e64 <MX_GPIO_Init+0xf4>)
 8000e50:	f000 fc2e 	bl	80016b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e54:	bf00      	nop
 8000e56:	3720      	adds	r7, #32
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010800 	.word	0x40010800
 8000e64:	40010c00 	.word	0x40010c00
 8000e68:	40011000 	.word	0x40011000

08000e6c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000e74:	f000 f8da 	bl	800102c <SCH_Update>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <Error_Handler+0x8>

08000e8c <SCH_Add_Task>:

void SCH_Init(void) {
	current_index_task = 0;
}

void SCH_Add_Task( void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
	if (current_index_task < SCH_MAX_TASKS) {
 8000e98:	4b29      	ldr	r3, [pc, #164]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b27      	cmp	r3, #39	@ 0x27
 8000e9e:	d84a      	bhi.n	8000f36 <SCH_Add_Task+0xaa>
		SCH_tasks_G[current_index_task].pTask = pFunction;
 8000ea0:	4b27      	ldr	r3, [pc, #156]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4a27      	ldr	r2, [pc, #156]	@ (8000f44 <SCH_Add_Task+0xb8>)
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	440b      	add	r3, r1
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY / TICK;
 8000eb6:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	4a22      	ldr	r2, [pc, #136]	@ (8000f48 <SCH_Add_Task+0xbc>)
 8000ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec4:	08da      	lsrs	r2, r3, #3
 8000ec6:	491f      	ldr	r1, [pc, #124]	@ (8000f44 <SCH_Add_Task+0xb8>)
 8000ec8:	4603      	mov	r3, r0
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	4403      	add	r3, r0
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	3304      	adds	r3, #4
 8000ed4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD / TICK;
 8000ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a1a      	ldr	r2, [pc, #104]	@ (8000f48 <SCH_Add_Task+0xbc>)
 8000ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee4:	08da      	lsrs	r2, r3, #3
 8000ee6:	4917      	ldr	r1, [pc, #92]	@ (8000f44 <SCH_Add_Task+0xb8>)
 8000ee8:	4603      	mov	r3, r0
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	4403      	add	r3, r0
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	3308      	adds	r3, #8
 8000ef4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8000ef6:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	4619      	mov	r1, r3
 8000efc:	4a11      	ldr	r2, [pc, #68]	@ (8000f44 <SCH_Add_Task+0xb8>)
 8000efe:	460b      	mov	r3, r1
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	440b      	add	r3, r1
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	4413      	add	r3, r2
 8000f08:	330c      	adds	r3, #12
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000f10:	781a      	ldrb	r2, [r3, #0]
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	4619      	mov	r1, r3
 8000f18:	4610      	mov	r0, r2
 8000f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f44 <SCH_Add_Task+0xb8>)
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	440b      	add	r3, r1
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	4413      	add	r3, r2
 8000f26:	3310      	adds	r3, #16
 8000f28:	6018      	str	r0, [r3, #0]

		++current_index_task;
 8000f2a:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4b03      	ldr	r3, [pc, #12]	@ (8000f40 <SCH_Add_Task+0xb4>)
 8000f34:	701a      	strb	r2, [r3, #0]
	}
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	2000042c 	.word	0x2000042c
 8000f44:	2000010c 	.word	0x2000010c
 8000f48:	cccccccd 	.word	0xcccccccd

08000f4c <SCH_Delete_Task>:

void SCH_Delete_Task(uint32_t ID) {
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	if (current_index_task > ID) {
 8000f54:	4b33      	ldr	r3, [pc, #204]	@ (8001024 <SCH_Delete_Task+0xd8>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d25c      	bcs.n	800101a <SCH_Delete_Task+0xce>
		for (int i = ID; i < current_index_task - 1; ++i){
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	e04d      	b.n	8001002 <SCH_Delete_Task+0xb6>
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1c5a      	adds	r2, r3, #1
 8000f6a:	492f      	ldr	r1, [pc, #188]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	440b      	add	r3, r1
 8000f76:	6819      	ldr	r1, [r3, #0]
 8000f78:	482b      	ldr	r0, [pc, #172]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4403      	add	r3, r0
 8000f86:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	4926      	ldr	r1, [pc, #152]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000f8e:	4613      	mov	r3, r2
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	4413      	add	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	440b      	add	r3, r1
 8000f98:	3304      	adds	r3, #4
 8000f9a:	6819      	ldr	r1, [r3, #0]
 8000f9c:	4822      	ldr	r0, [pc, #136]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4403      	add	r3, r0
 8000faa:	3304      	adds	r3, #4
 8000fac:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	1c5a      	adds	r2, r3, #1
 8000fb2:	491d      	ldr	r1, [pc, #116]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	3308      	adds	r3, #8
 8000fc0:	6819      	ldr	r1, [r3, #0]
 8000fc2:	4819      	ldr	r0, [pc, #100]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000fc4:	68fa      	ldr	r2, [r7, #12]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4413      	add	r3, r2
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4403      	add	r3, r0
 8000fd0:	3308      	adds	r3, #8
 8000fd2:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	4913      	ldr	r1, [pc, #76]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000fda:	4613      	mov	r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4413      	add	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	440b      	add	r3, r1
 8000fe4:	330c      	adds	r3, #12
 8000fe6:	7818      	ldrb	r0, [r3, #0]
 8000fe8:	490f      	ldr	r1, [pc, #60]	@ (8001028 <SCH_Delete_Task+0xdc>)
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	4613      	mov	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4413      	add	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	330c      	adds	r3, #12
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	701a      	strb	r2, [r3, #0]
		for (int i = ID; i < current_index_task - 1; ++i){
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	3301      	adds	r3, #1
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <SCH_Delete_Task+0xd8>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	3b01      	subs	r3, #1
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	429a      	cmp	r2, r3
 800100c:	dbab      	blt.n	8000f66 <SCH_Delete_Task+0x1a>
		}
		--current_index_task;
 800100e:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <SCH_Delete_Task+0xd8>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	3b01      	subs	r3, #1
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <SCH_Delete_Task+0xd8>)
 8001018:	701a      	strb	r2, [r3, #0]
	}
}
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	2000042c 	.word	0x2000042c
 8001028:	2000010c 	.word	0x2000010c

0800102c <SCH_Update>:

void SCH_Update(void) {
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; ++i) {
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	e048      	b.n	80010ca <SCH_Update+0x9e>
		if (SCH_tasks_G[i].Delay > 0) {
 8001038:	492a      	ldr	r1, [pc, #168]	@ (80010e4 <SCH_Update+0xb8>)
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	4613      	mov	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	440b      	add	r3, r1
 8001046:	3304      	adds	r3, #4
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d013      	beq.n	8001076 <SCH_Update+0x4a>
			--SCH_tasks_G[i].Delay;
 800104e:	4925      	ldr	r1, [pc, #148]	@ (80010e4 <SCH_Update+0xb8>)
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	4613      	mov	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	440b      	add	r3, r1
 800105c:	3304      	adds	r3, #4
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	1e59      	subs	r1, r3, #1
 8001062:	4820      	ldr	r0, [pc, #128]	@ (80010e4 <SCH_Update+0xb8>)
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4403      	add	r3, r0
 8001070:	3304      	adds	r3, #4
 8001072:	6019      	str	r1, [r3, #0]
 8001074:	e026      	b.n	80010c4 <SCH_Update+0x98>
		}
		else {
			SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8001076:	491b      	ldr	r1, [pc, #108]	@ (80010e4 <SCH_Update+0xb8>)
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	4613      	mov	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	440b      	add	r3, r1
 8001084:	3308      	adds	r3, #8
 8001086:	6819      	ldr	r1, [r3, #0]
 8001088:	4816      	ldr	r0, [pc, #88]	@ (80010e4 <SCH_Update+0xb8>)
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	4613      	mov	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	4413      	add	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4403      	add	r3, r0
 8001096:	3304      	adds	r3, #4
 8001098:	6019      	str	r1, [r3, #0]
			++SCH_tasks_G[i].RunMe;
 800109a:	4912      	ldr	r1, [pc, #72]	@ (80010e4 <SCH_Update+0xb8>)
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4613      	mov	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	440b      	add	r3, r1
 80010a8:	330c      	adds	r3, #12
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	b2d8      	uxtb	r0, r3
 80010b0:	490c      	ldr	r1, [pc, #48]	@ (80010e4 <SCH_Update+0xb8>)
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	4613      	mov	r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	440b      	add	r3, r1
 80010be:	330c      	adds	r3, #12
 80010c0:	4602      	mov	r2, r0
 80010c2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < current_index_task; ++i) {
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3301      	adds	r3, #1
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <SCH_Update+0xbc>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4293      	cmp	r3, r2
 80010d4:	dbb0      	blt.n	8001038 <SCH_Update+0xc>
		}
	}
}
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	2000010c 	.word	0x2000010c
 80010e8:	2000042c 	.word	0x2000042c

080010ec <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; ++i) {
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	e03a      	b.n	800116e <SCH_Dispatch_Tasks+0x82>
		if (SCH_tasks_G[i].RunMe > 0) {
 80010f8:	4922      	ldr	r1, [pc, #136]	@ (8001184 <SCH_Dispatch_Tasks+0x98>)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4613      	mov	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	330c      	adds	r3, #12
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d02c      	beq.n	8001168 <SCH_Dispatch_Tasks+0x7c>
			--SCH_tasks_G[i].RunMe;
 800110e:	491d      	ldr	r1, [pc, #116]	@ (8001184 <SCH_Dispatch_Tasks+0x98>)
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	4613      	mov	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	4413      	add	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	440b      	add	r3, r1
 800111c:	330c      	adds	r3, #12
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	3b01      	subs	r3, #1
 8001122:	b2d8      	uxtb	r0, r3
 8001124:	4917      	ldr	r1, [pc, #92]	@ (8001184 <SCH_Dispatch_Tasks+0x98>)
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	4613      	mov	r3, r2
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	4413      	add	r3, r2
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	440b      	add	r3, r1
 8001132:	330c      	adds	r3, #12
 8001134:	4602      	mov	r2, r0
 8001136:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 8001138:	4912      	ldr	r1, [pc, #72]	@ (8001184 <SCH_Dispatch_Tasks+0x98>)
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4613      	mov	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4413      	add	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4798      	blx	r3
			if (SCH_tasks_G[i].Period == 0) {
 800114a:	490e      	ldr	r1, [pc, #56]	@ (8001184 <SCH_Dispatch_Tasks+0x98>)
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4613      	mov	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	440b      	add	r3, r1
 8001158:	3308      	adds	r3, #8
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d103      	bne.n	8001168 <SCH_Dispatch_Tasks+0x7c>
				SCH_Delete_Task(i);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fef2 	bl	8000f4c <SCH_Delete_Task>
	for (int i = 0; i < current_index_task; ++i) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3301      	adds	r3, #1
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <SCH_Dispatch_Tasks+0x9c>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4293      	cmp	r3, r2
 8001178:	dbbe      	blt.n	80010f8 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2000010c 	.word	0x2000010c
 8001188:	2000042c 	.word	0x2000042c

0800118c <setTimer>:
#include "global.h"

int timer_counter[MAX_COUNTER];
int timer_flag[MAX_COUNTER];

void setTimer(int index, int value) {
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
	timer_counter[index] = value / TICK;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	4a09      	ldr	r2, [pc, #36]	@ (80011c0 <setTimer+0x34>)
 800119a:	fb82 1203 	smull	r1, r2, r2, r3
 800119e:	1092      	asrs	r2, r2, #2
 80011a0:	17db      	asrs	r3, r3, #31
 80011a2:	1ad2      	subs	r2, r2, r3
 80011a4:	4907      	ldr	r1, [pc, #28]	@ (80011c4 <setTimer+0x38>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 80011ac:	4a06      	ldr	r2, [pc, #24]	@ (80011c8 <setTimer+0x3c>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2100      	movs	r1, #0
 80011b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	66666667 	.word	0x66666667
 80011c4:	20000430 	.word	0x20000430
 80011c8:	2000045c 	.word	0x2000045c

080011cc <isTimerExpired>:

int isTimerExpired(int index) {
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1) {
 80011d4:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <isTimerExpired+0x30>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d106      	bne.n	80011ee <isTimerExpired+0x22>
		timer_flag[index] = 0;
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <isTimerExpired+0x30>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2100      	movs	r1, #0
 80011e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e000      	b.n	80011f0 <isTimerExpired+0x24>
	}
	return 0;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	2000045c 	.word	0x2000045c

08001200 <timerRun>:

void timerRun() {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_COUNTER; i++) {
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	e01c      	b.n	8001246 <timerRun+0x46>
		if (timer_counter[i] > 0) {
 800120c:	4a12      	ldr	r2, [pc, #72]	@ (8001258 <timerRun+0x58>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001214:	2b00      	cmp	r3, #0
 8001216:	dd13      	ble.n	8001240 <timerRun+0x40>
			--timer_counter[i];
 8001218:	4a0f      	ldr	r2, [pc, #60]	@ (8001258 <timerRun+0x58>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001220:	1e5a      	subs	r2, r3, #1
 8001222:	490d      	ldr	r1, [pc, #52]	@ (8001258 <timerRun+0x58>)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) {
 800122a:	4a0b      	ldr	r2, [pc, #44]	@ (8001258 <timerRun+0x58>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001232:	2b00      	cmp	r3, #0
 8001234:	dc04      	bgt.n	8001240 <timerRun+0x40>
				timer_flag[i] = 1;
 8001236:	4a09      	ldr	r2, [pc, #36]	@ (800125c <timerRun+0x5c>)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2101      	movs	r1, #1
 800123c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_COUNTER; i++) {
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3301      	adds	r3, #1
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b0a      	cmp	r3, #10
 800124a:	dddf      	ble.n	800120c <timerRun+0xc>
			}
		}
	}
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	20000430 	.word	0x20000430
 800125c:	2000045c 	.word	0x2000045c

08001260 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_MspInit+0x5c>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	4a14      	ldr	r2, [pc, #80]	@ (80012bc <HAL_MspInit+0x5c>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6193      	str	r3, [r2, #24]
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_MspInit+0x5c>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127e:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <HAL_MspInit+0x5c>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a0e      	ldr	r2, [pc, #56]	@ (80012bc <HAL_MspInit+0x5c>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	61d3      	str	r3, [r2, #28]
 800128a:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <HAL_MspInit+0x5c>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_MspInit+0x60>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <HAL_MspInit+0x60>)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b2:	bf00      	nop
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40010000 	.word	0x40010000

080012c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012d4:	d113      	bne.n	80012fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <HAL_TIM_Base_MspInit+0x44>)
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	4a0b      	ldr	r2, [pc, #44]	@ (8001308 <HAL_TIM_Base_MspInit+0x44>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	61d3      	str	r3, [r2, #28]
 80012e2:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <HAL_TIM_Base_MspInit+0x44>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	201c      	movs	r0, #28
 80012f4:	f000 f9a5 	bl	8001642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012f8:	201c      	movs	r0, #28
 80012fa:	f000 f9be 	bl	800167a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40021000 	.word	0x40021000

0800130c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <NMI_Handler+0x4>

08001314 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <HardFault_Handler+0x4>

0800131c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <MemManage_Handler+0x4>

08001324 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <BusFault_Handler+0x4>

0800132c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <UsageFault_Handler+0x4>

08001334 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr

08001358 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800135c:	f000 f87e 	bl	800145c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}

08001364 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001368:	4802      	ldr	r0, [pc, #8]	@ (8001374 <TIM2_IRQHandler+0x10>)
 800136a:	f000 ffdf 	bl	800232c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200000c4 	.word	0x200000c4

08001378 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001384:	f7ff fff8 	bl	8001378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001388:	480b      	ldr	r0, [pc, #44]	@ (80013b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800138a:	490c      	ldr	r1, [pc, #48]	@ (80013bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800138c:	4a0c      	ldr	r2, [pc, #48]	@ (80013c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001390:	e002      	b.n	8001398 <LoopCopyDataInit>

08001392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001396:	3304      	adds	r3, #4

08001398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800139a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800139c:	d3f9      	bcc.n	8001392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139e:	4a09      	ldr	r2, [pc, #36]	@ (80013c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013a0:	4c09      	ldr	r4, [pc, #36]	@ (80013c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a4:	e001      	b.n	80013aa <LoopFillZerobss>

080013a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a8:	3204      	adds	r2, #4

080013aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ac:	d3fb      	bcc.n	80013a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ae:	f001 fb05 	bl	80029bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013b2:	f7ff fc1b 	bl	8000bec <main>
  bx lr
 80013b6:	4770      	bx	lr
  ldr r0, =_sdata
 80013b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013bc:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80013c0:	08002a48 	.word	0x08002a48
  ldr r2, =_sbss
 80013c4:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80013c8:	2000048c 	.word	0x2000048c

080013cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC1_2_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d4:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <HAL_Init+0x28>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a07      	ldr	r2, [pc, #28]	@ (80013f8 <HAL_Init+0x28>)
 80013da:	f043 0310 	orr.w	r3, r3, #16
 80013de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e0:	2003      	movs	r0, #3
 80013e2:	f000 f923 	bl	800162c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013e6:	200f      	movs	r0, #15
 80013e8:	f000 f808 	bl	80013fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ec:	f7ff ff38 	bl	8001260 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40022000 	.word	0x40022000

080013fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_InitTick+0x54>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <HAL_InitTick+0x58>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001412:	fbb3 f3f1 	udiv	r3, r3, r1
 8001416:	fbb2 f3f3 	udiv	r3, r2, r3
 800141a:	4618      	mov	r0, r3
 800141c:	f000 f93b 	bl	8001696 <HAL_SYSTICK_Config>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e00e      	b.n	8001448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d80a      	bhi.n	8001446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001430:	2200      	movs	r2, #0
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f000 f903 	bl	8001642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800143c:	4a06      	ldr	r2, [pc, #24]	@ (8001458 <HAL_InitTick+0x5c>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	e000      	b.n	8001448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000048 	.word	0x20000048
 8001454:	20000050 	.word	0x20000050
 8001458:	2000004c 	.word	0x2000004c

0800145c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001460:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <HAL_IncTick+0x1c>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4b05      	ldr	r3, [pc, #20]	@ (800147c <HAL_IncTick+0x20>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4413      	add	r3, r2
 800146c:	4a03      	ldr	r2, [pc, #12]	@ (800147c <HAL_IncTick+0x20>)
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	20000050 	.word	0x20000050
 800147c:	20000488 	.word	0x20000488

08001480 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b02      	ldr	r3, [pc, #8]	@ (8001490 <HAL_GetTick+0x10>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	20000488 	.word	0x20000488

08001494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a4:	4b0c      	ldr	r3, [pc, #48]	@ (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c6:	4a04      	ldr	r2, [pc, #16]	@ (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	60d3      	str	r3, [r2, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e0:	4b04      	ldr	r3, [pc, #16]	@ (80014f4 <__NVIC_GetPriorityGrouping+0x18>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	f003 0307 	and.w	r3, r3, #7
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db0b      	blt.n	8001522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 021f 	and.w	r2, r3, #31
 8001510:	4906      	ldr	r1, [pc, #24]	@ (800152c <__NVIC_EnableIRQ+0x34>)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	2001      	movs	r0, #1
 800151a:	fa00 f202 	lsl.w	r2, r0, r2
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	e000e100 	.word	0xe000e100

08001530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001540:	2b00      	cmp	r3, #0
 8001542:	db0a      	blt.n	800155a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b2da      	uxtb	r2, r3
 8001548:	490c      	ldr	r1, [pc, #48]	@ (800157c <__NVIC_SetPriority+0x4c>)
 800154a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154e:	0112      	lsls	r2, r2, #4
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	440b      	add	r3, r1
 8001554:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001558:	e00a      	b.n	8001570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4908      	ldr	r1, [pc, #32]	@ (8001580 <__NVIC_SetPriority+0x50>)
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	f003 030f 	and.w	r3, r3, #15
 8001566:	3b04      	subs	r3, #4
 8001568:	0112      	lsls	r2, r2, #4
 800156a:	b2d2      	uxtb	r2, r2
 800156c:	440b      	add	r3, r1
 800156e:	761a      	strb	r2, [r3, #24]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e100 	.word	0xe000e100
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	@ 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f1c3 0307 	rsb	r3, r3, #7
 800159e:	2b04      	cmp	r3, #4
 80015a0:	bf28      	it	cs
 80015a2:	2304      	movcs	r3, #4
 80015a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3304      	adds	r3, #4
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d902      	bls.n	80015b4 <NVIC_EncodePriority+0x30>
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3b03      	subs	r3, #3
 80015b2:	e000      	b.n	80015b6 <NVIC_EncodePriority+0x32>
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	f04f 32ff 	mov.w	r2, #4294967295
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43da      	mvns	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	401a      	ands	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	43d9      	mvns	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	4313      	orrs	r3, r2
         );
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3724      	adds	r7, #36	@ 0x24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr

080015e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015f8:	d301      	bcc.n	80015fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00f      	b.n	800161e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001628 <SysTick_Config+0x40>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001606:	210f      	movs	r1, #15
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f7ff ff90 	bl	8001530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <SysTick_Config+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001616:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <SysTick_Config+0x40>)
 8001618:	2207      	movs	r2, #7
 800161a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff2d 	bl	8001494 <__NVIC_SetPriorityGrouping>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001654:	f7ff ff42 	bl	80014dc <__NVIC_GetPriorityGrouping>
 8001658:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6978      	ldr	r0, [r7, #20]
 8001660:	f7ff ff90 	bl	8001584 <NVIC_EncodePriority>
 8001664:	4602      	mov	r2, r0
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff5f 	bl	8001530 <__NVIC_SetPriority>
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	4603      	mov	r3, r0
 8001682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff35 	bl	80014f8 <__NVIC_EnableIRQ>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffa2 	bl	80015e8 <SysTick_Config>
 80016a4:	4603      	mov	r3, r0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b08b      	sub	sp, #44	@ 0x2c
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ba:	2300      	movs	r3, #0
 80016bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c2:	e161      	b.n	8001988 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016c4:	2201      	movs	r2, #1
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	69fa      	ldr	r2, [r7, #28]
 80016d4:	4013      	ands	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	429a      	cmp	r2, r3
 80016de:	f040 8150 	bne.w	8001982 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4a97      	ldr	r2, [pc, #604]	@ (8001944 <HAL_GPIO_Init+0x294>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d05e      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
 80016ec:	4a95      	ldr	r2, [pc, #596]	@ (8001944 <HAL_GPIO_Init+0x294>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d875      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 80016f2:	4a95      	ldr	r2, [pc, #596]	@ (8001948 <HAL_GPIO_Init+0x298>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d058      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
 80016f8:	4a93      	ldr	r2, [pc, #588]	@ (8001948 <HAL_GPIO_Init+0x298>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d86f      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 80016fe:	4a93      	ldr	r2, [pc, #588]	@ (800194c <HAL_GPIO_Init+0x29c>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d052      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
 8001704:	4a91      	ldr	r2, [pc, #580]	@ (800194c <HAL_GPIO_Init+0x29c>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d869      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 800170a:	4a91      	ldr	r2, [pc, #580]	@ (8001950 <HAL_GPIO_Init+0x2a0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d04c      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
 8001710:	4a8f      	ldr	r2, [pc, #572]	@ (8001950 <HAL_GPIO_Init+0x2a0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d863      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 8001716:	4a8f      	ldr	r2, [pc, #572]	@ (8001954 <HAL_GPIO_Init+0x2a4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d046      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
 800171c:	4a8d      	ldr	r2, [pc, #564]	@ (8001954 <HAL_GPIO_Init+0x2a4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d85d      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 8001722:	2b12      	cmp	r3, #18
 8001724:	d82a      	bhi.n	800177c <HAL_GPIO_Init+0xcc>
 8001726:	2b12      	cmp	r3, #18
 8001728:	d859      	bhi.n	80017de <HAL_GPIO_Init+0x12e>
 800172a:	a201      	add	r2, pc, #4	@ (adr r2, 8001730 <HAL_GPIO_Init+0x80>)
 800172c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001730:	080017ab 	.word	0x080017ab
 8001734:	08001785 	.word	0x08001785
 8001738:	08001797 	.word	0x08001797
 800173c:	080017d9 	.word	0x080017d9
 8001740:	080017df 	.word	0x080017df
 8001744:	080017df 	.word	0x080017df
 8001748:	080017df 	.word	0x080017df
 800174c:	080017df 	.word	0x080017df
 8001750:	080017df 	.word	0x080017df
 8001754:	080017df 	.word	0x080017df
 8001758:	080017df 	.word	0x080017df
 800175c:	080017df 	.word	0x080017df
 8001760:	080017df 	.word	0x080017df
 8001764:	080017df 	.word	0x080017df
 8001768:	080017df 	.word	0x080017df
 800176c:	080017df 	.word	0x080017df
 8001770:	080017df 	.word	0x080017df
 8001774:	0800178d 	.word	0x0800178d
 8001778:	080017a1 	.word	0x080017a1
 800177c:	4a76      	ldr	r2, [pc, #472]	@ (8001958 <HAL_GPIO_Init+0x2a8>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d013      	beq.n	80017aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001782:	e02c      	b.n	80017de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	623b      	str	r3, [r7, #32]
          break;
 800178a:	e029      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	3304      	adds	r3, #4
 8001792:	623b      	str	r3, [r7, #32]
          break;
 8001794:	e024      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	3308      	adds	r3, #8
 800179c:	623b      	str	r3, [r7, #32]
          break;
 800179e:	e01f      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	330c      	adds	r3, #12
 80017a6:	623b      	str	r3, [r7, #32]
          break;
 80017a8:	e01a      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d102      	bne.n	80017b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017b2:	2304      	movs	r3, #4
 80017b4:	623b      	str	r3, [r7, #32]
          break;
 80017b6:	e013      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d105      	bne.n	80017cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c0:	2308      	movs	r3, #8
 80017c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69fa      	ldr	r2, [r7, #28]
 80017c8:	611a      	str	r2, [r3, #16]
          break;
 80017ca:	e009      	b.n	80017e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017cc:	2308      	movs	r3, #8
 80017ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69fa      	ldr	r2, [r7, #28]
 80017d4:	615a      	str	r2, [r3, #20]
          break;
 80017d6:	e003      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
          break;
 80017dc:	e000      	b.n	80017e0 <HAL_GPIO_Init+0x130>
          break;
 80017de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	2bff      	cmp	r3, #255	@ 0xff
 80017e4:	d801      	bhi.n	80017ea <HAL_GPIO_Init+0x13a>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	e001      	b.n	80017ee <HAL_GPIO_Init+0x13e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3304      	adds	r3, #4
 80017ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	2bff      	cmp	r3, #255	@ 0xff
 80017f4:	d802      	bhi.n	80017fc <HAL_GPIO_Init+0x14c>
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	e002      	b.n	8001802 <HAL_GPIO_Init+0x152>
 80017fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fe:	3b08      	subs	r3, #8
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	210f      	movs	r1, #15
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	fa01 f303 	lsl.w	r3, r1, r3
 8001810:	43db      	mvns	r3, r3
 8001812:	401a      	ands	r2, r3
 8001814:	6a39      	ldr	r1, [r7, #32]
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	fa01 f303 	lsl.w	r3, r1, r3
 800181c:	431a      	orrs	r2, r3
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 80a9 	beq.w	8001982 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001830:	4b4a      	ldr	r3, [pc, #296]	@ (800195c <HAL_GPIO_Init+0x2ac>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	4a49      	ldr	r2, [pc, #292]	@ (800195c <HAL_GPIO_Init+0x2ac>)
 8001836:	f043 0301 	orr.w	r3, r3, #1
 800183a:	6193      	str	r3, [r2, #24]
 800183c:	4b47      	ldr	r3, [pc, #284]	@ (800195c <HAL_GPIO_Init+0x2ac>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001848:	4a45      	ldr	r2, [pc, #276]	@ (8001960 <HAL_GPIO_Init+0x2b0>)
 800184a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184c:	089b      	lsrs	r3, r3, #2
 800184e:	3302      	adds	r3, #2
 8001850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001854:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	f003 0303 	and.w	r3, r3, #3
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	220f      	movs	r2, #15
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a3d      	ldr	r2, [pc, #244]	@ (8001964 <HAL_GPIO_Init+0x2b4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00d      	beq.n	8001890 <HAL_GPIO_Init+0x1e0>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a3c      	ldr	r2, [pc, #240]	@ (8001968 <HAL_GPIO_Init+0x2b8>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d007      	beq.n	800188c <HAL_GPIO_Init+0x1dc>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a3b      	ldr	r2, [pc, #236]	@ (800196c <HAL_GPIO_Init+0x2bc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d101      	bne.n	8001888 <HAL_GPIO_Init+0x1d8>
 8001884:	2302      	movs	r3, #2
 8001886:	e004      	b.n	8001892 <HAL_GPIO_Init+0x1e2>
 8001888:	2303      	movs	r3, #3
 800188a:	e002      	b.n	8001892 <HAL_GPIO_Init+0x1e2>
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <HAL_GPIO_Init+0x1e2>
 8001890:	2300      	movs	r3, #0
 8001892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001894:	f002 0203 	and.w	r2, r2, #3
 8001898:	0092      	lsls	r2, r2, #2
 800189a:	4093      	lsls	r3, r2
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018a2:	492f      	ldr	r1, [pc, #188]	@ (8001960 <HAL_GPIO_Init+0x2b0>)
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	089b      	lsrs	r3, r3, #2
 80018a8:	3302      	adds	r3, #2
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d006      	beq.n	80018ca <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	492b      	ldr	r1, [pc, #172]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	608b      	str	r3, [r1, #8]
 80018c8:	e006      	b.n	80018d8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018ca:	4b29      	ldr	r3, [pc, #164]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018cc:	689a      	ldr	r2, [r3, #8]
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	4927      	ldr	r1, [pc, #156]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018d4:	4013      	ands	r3, r2
 80018d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d006      	beq.n	80018f2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018e4:	4b22      	ldr	r3, [pc, #136]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018e6:	68da      	ldr	r2, [r3, #12]
 80018e8:	4921      	ldr	r1, [pc, #132]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	60cb      	str	r3, [r1, #12]
 80018f0:	e006      	b.n	8001900 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018f4:	68da      	ldr	r2, [r3, #12]
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	43db      	mvns	r3, r3
 80018fa:	491d      	ldr	r1, [pc, #116]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d006      	beq.n	800191a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800190c:	4b18      	ldr	r3, [pc, #96]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4917      	ldr	r1, [pc, #92]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800191a:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	43db      	mvns	r3, r3
 8001922:	4913      	ldr	r1, [pc, #76]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 8001924:	4013      	ands	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01f      	beq.n	8001974 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001934:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	490d      	ldr	r1, [pc, #52]	@ (8001970 <HAL_GPIO_Init+0x2c0>)
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	600b      	str	r3, [r1, #0]
 8001940:	e01f      	b.n	8001982 <HAL_GPIO_Init+0x2d2>
 8001942:	bf00      	nop
 8001944:	10320000 	.word	0x10320000
 8001948:	10310000 	.word	0x10310000
 800194c:	10220000 	.word	0x10220000
 8001950:	10210000 	.word	0x10210000
 8001954:	10120000 	.word	0x10120000
 8001958:	10110000 	.word	0x10110000
 800195c:	40021000 	.word	0x40021000
 8001960:	40010000 	.word	0x40010000
 8001964:	40010800 	.word	0x40010800
 8001968:	40010c00 	.word	0x40010c00
 800196c:	40011000 	.word	0x40011000
 8001970:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001974:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_GPIO_Init+0x2f4>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	43db      	mvns	r3, r3
 800197c:	4909      	ldr	r1, [pc, #36]	@ (80019a4 <HAL_GPIO_Init+0x2f4>)
 800197e:	4013      	ands	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	3301      	adds	r3, #1
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	f47f ae96 	bne.w	80016c4 <HAL_GPIO_Init+0x14>
  }
}
 8001998:	bf00      	nop
 800199a:	bf00      	nop
 800199c:	372c      	adds	r7, #44	@ 0x2c
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr
 80019a4:	40010400 	.word	0x40010400

080019a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	887b      	ldrh	r3, [r7, #2]
 80019ba:	4013      	ands	r3, r2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019c0:	2301      	movs	r3, #1
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	e001      	b.n	80019ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr

080019d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	460b      	mov	r3, r1
 80019e0:	807b      	strh	r3, [r7, #2]
 80019e2:	4613      	mov	r3, r2
 80019e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019e6:	787b      	ldrb	r3, [r7, #1]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d003      	beq.n	80019f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ec:	887a      	ldrh	r2, [r7, #2]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019f2:	e003      	b.n	80019fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019f4:	887b      	ldrh	r3, [r7, #2]
 80019f6:	041a      	lsls	r2, r3, #16
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	611a      	str	r2, [r3, #16]
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr

08001a06 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b085      	sub	sp, #20
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a18:	887a      	ldrh	r2, [r7, #2]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	041a      	lsls	r2, r3, #16
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	43d9      	mvns	r1, r3
 8001a24:	887b      	ldrh	r3, [r7, #2]
 8001a26:	400b      	ands	r3, r1
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	611a      	str	r2, [r3, #16]
}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e272      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 8087 	beq.w	8001b66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a58:	4b92      	ldr	r3, [pc, #584]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 030c 	and.w	r3, r3, #12
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d00c      	beq.n	8001a7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a64:	4b8f      	ldr	r3, [pc, #572]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	2b08      	cmp	r3, #8
 8001a6e:	d112      	bne.n	8001a96 <HAL_RCC_OscConfig+0x5e>
 8001a70:	4b8c      	ldr	r3, [pc, #560]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a7c:	d10b      	bne.n	8001a96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7e:	4b89      	ldr	r3, [pc, #548]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d06c      	beq.n	8001b64 <HAL_RCC_OscConfig+0x12c>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d168      	bne.n	8001b64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e24c      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x76>
 8001aa0:	4b80      	ldr	r3, [pc, #512]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a7f      	ldr	r2, [pc, #508]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	e02e      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x98>
 8001ab6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a7a      	ldr	r2, [pc, #488]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	4b78      	ldr	r3, [pc, #480]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a77      	ldr	r2, [pc, #476]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	e01d      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ad8:	d10c      	bne.n	8001af4 <HAL_RCC_OscConfig+0xbc>
 8001ada:	4b72      	ldr	r3, [pc, #456]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a71      	ldr	r2, [pc, #452]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a6e      	ldr	r2, [pc, #440]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e00b      	b.n	8001b0c <HAL_RCC_OscConfig+0xd4>
 8001af4:	4b6b      	ldr	r3, [pc, #428]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a6a      	ldr	r2, [pc, #424]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001afa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b68      	ldr	r3, [pc, #416]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a67      	ldr	r2, [pc, #412]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d013      	beq.n	8001b3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7ff fcb4 	bl	8001480 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b1c:	f7ff fcb0 	bl	8001480 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b64      	cmp	r3, #100	@ 0x64
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e200      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0xe4>
 8001b3a:	e014      	b.n	8001b66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fca0 	bl	8001480 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b44:	f7ff fc9c 	bl	8001480 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b64      	cmp	r3, #100	@ 0x64
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e1ec      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b56:	4b53      	ldr	r3, [pc, #332]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x10c>
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d063      	beq.n	8001c3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b72:	4b4c      	ldr	r3, [pc, #304]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00b      	beq.n	8001b96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b7e:	4b49      	ldr	r3, [pc, #292]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d11c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x18c>
 8001b8a:	4b46      	ldr	r3, [pc, #280]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d116      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b96:	4b43      	ldr	r3, [pc, #268]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d005      	beq.n	8001bae <HAL_RCC_OscConfig+0x176>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d001      	beq.n	8001bae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e1c0      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bae:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	4939      	ldr	r1, [pc, #228]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc2:	e03a      	b.n	8001c3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d020      	beq.n	8001c0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bcc:	4b36      	ldr	r3, [pc, #216]	@ (8001ca8 <HAL_RCC_OscConfig+0x270>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd2:	f7ff fc55 	bl	8001480 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bda:	f7ff fc51 	bl	8001480 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e1a1      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bec:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0f0      	beq.n	8001bda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4927      	ldr	r1, [pc, #156]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
 8001c0c:	e015      	b.n	8001c3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <HAL_RCC_OscConfig+0x270>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff fc34 	bl	8001480 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c1c:	f7ff fc30 	bl	8001480 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e180      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0308 	and.w	r3, r3, #8
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d03a      	beq.n	8001cbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d019      	beq.n	8001c82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4e:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <HAL_RCC_OscConfig+0x274>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c54:	f7ff fc14 	bl	8001480 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fc10 	bl	8001480 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e160      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f000 fa9c 	bl	80021b8 <RCC_Delay>
 8001c80:	e01c      	b.n	8001cbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c82:	4b0a      	ldr	r3, [pc, #40]	@ (8001cac <HAL_RCC_OscConfig+0x274>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7ff fbfa 	bl	8001480 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c8e:	e00f      	b.n	8001cb0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c90:	f7ff fbf6 	bl	8001480 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d908      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e146      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	42420000 	.word	0x42420000
 8001cac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb0:	4b92      	ldr	r3, [pc, #584]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d1e9      	bne.n	8001c90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 80a6 	beq.w	8001e16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cce:	4b8b      	ldr	r3, [pc, #556]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10d      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cda:	4b88      	ldr	r3, [pc, #544]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	4a87      	ldr	r2, [pc, #540]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce4:	61d3      	str	r3, [r2, #28]
 8001ce6:	4b85      	ldr	r3, [pc, #532]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf6:	4b82      	ldr	r3, [pc, #520]	@ (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d118      	bne.n	8001d34 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d02:	4b7f      	ldr	r3, [pc, #508]	@ (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a7e      	ldr	r2, [pc, #504]	@ (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff fbb7 	bl	8001480 <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d16:	f7ff fbb3 	bl	8001480 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b64      	cmp	r3, #100	@ 0x64
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e103      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d28:	4b75      	ldr	r3, [pc, #468]	@ (8001f00 <HAL_RCC_OscConfig+0x4c8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d106      	bne.n	8001d4a <HAL_RCC_OscConfig+0x312>
 8001d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4a6e      	ldr	r2, [pc, #440]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	6213      	str	r3, [r2, #32]
 8001d48:	e02d      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x334>
 8001d52:	4b6a      	ldr	r3, [pc, #424]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4a69      	ldr	r2, [pc, #420]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	6213      	str	r3, [r2, #32]
 8001d5e:	4b67      	ldr	r3, [pc, #412]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a66      	ldr	r2, [pc, #408]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	f023 0304 	bic.w	r3, r3, #4
 8001d68:	6213      	str	r3, [r2, #32]
 8001d6a:	e01c      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d10c      	bne.n	8001d8e <HAL_RCC_OscConfig+0x356>
 8001d74:	4b61      	ldr	r3, [pc, #388]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	4a60      	ldr	r2, [pc, #384]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	f043 0304 	orr.w	r3, r3, #4
 8001d7e:	6213      	str	r3, [r2, #32]
 8001d80:	4b5e      	ldr	r3, [pc, #376]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4a5d      	ldr	r2, [pc, #372]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6213      	str	r3, [r2, #32]
 8001d8c:	e00b      	b.n	8001da6 <HAL_RCC_OscConfig+0x36e>
 8001d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4a5a      	ldr	r2, [pc, #360]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	6213      	str	r3, [r2, #32]
 8001d9a:	4b58      	ldr	r3, [pc, #352]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	4a57      	ldr	r2, [pc, #348]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	f023 0304 	bic.w	r3, r3, #4
 8001da4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d015      	beq.n	8001dda <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dae:	f7ff fb67 	bl	8001480 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db4:	e00a      	b.n	8001dcc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db6:	f7ff fb63 	bl	8001480 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0b1      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0ee      	beq.n	8001db6 <HAL_RCC_OscConfig+0x37e>
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dda:	f7ff fb51 	bl	8001480 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de0:	e00a      	b.n	8001df8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de2:	f7ff fb4d 	bl	8001480 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d901      	bls.n	8001df8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e09b      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df8:	4b40      	ldr	r3, [pc, #256]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ee      	bne.n	8001de2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d105      	bne.n	8001e16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0a:	4b3c      	ldr	r3, [pc, #240]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	4a3b      	ldr	r2, [pc, #236]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e14:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 8087 	beq.w	8001f2e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e20:	4b36      	ldr	r3, [pc, #216]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d061      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d146      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e34:	4b33      	ldr	r3, [pc, #204]	@ (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3a:	f7ff fb21 	bl	8001480 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e42:	f7ff fb1d 	bl	8001480 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e06d      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e54:	4b29      	ldr	r3, [pc, #164]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1f0      	bne.n	8001e42 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e68:	d108      	bne.n	8001e7c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e6a:	4b24      	ldr	r3, [pc, #144]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	4921      	ldr	r1, [pc, #132]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a19      	ldr	r1, [r3, #32]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	491b      	ldr	r1, [pc, #108]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e94:	4b1b      	ldr	r3, [pc, #108]	@ (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9a:	f7ff faf1 	bl	8001480 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea2:	f7ff faed 	bl	8001480 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e03d      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb4:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x46a>
 8001ec0:	e035      	b.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec2:	4b10      	ldr	r3, [pc, #64]	@ (8001f04 <HAL_RCC_OscConfig+0x4cc>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fada 	bl	8001480 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed0:	f7ff fad6 	bl	8001480 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e026      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x498>
 8001eee:	e01e      	b.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d107      	bne.n	8001f08 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e019      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40007000 	.word	0x40007000
 8001f04:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f08:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <HAL_RCC_OscConfig+0x500>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d106      	bne.n	8001f2a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000

08001f3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0d0      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f50:	4b6a      	ldr	r3, [pc, #424]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d910      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b67      	ldr	r3, [pc, #412]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 0207 	bic.w	r2, r3, #7
 8001f66:	4965      	ldr	r1, [pc, #404]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b63      	ldr	r3, [pc, #396]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0b8      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d020      	beq.n	8001fce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f98:	4b59      	ldr	r3, [pc, #356]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	4a58      	ldr	r2, [pc, #352]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fa2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb0:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001fba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbc:	4b50      	ldr	r3, [pc, #320]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	494d      	ldr	r1, [pc, #308]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d040      	beq.n	800205c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	4b47      	ldr	r3, [pc, #284]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d115      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07f      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffa:	4b41      	ldr	r3, [pc, #260]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d109      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e073      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200a:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e06b      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201a:	4b39      	ldr	r3, [pc, #228]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f023 0203 	bic.w	r2, r3, #3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	4936      	ldr	r1, [pc, #216]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800202c:	f7ff fa28 	bl	8001480 <HAL_GetTick>
 8002030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002032:	e00a      	b.n	800204a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002034:	f7ff fa24 	bl	8001480 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e053      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204a:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 020c 	and.w	r2, r3, #12
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	429a      	cmp	r2, r3
 800205a:	d1eb      	bne.n	8002034 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800205c:	4b27      	ldr	r3, [pc, #156]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0307 	and.w	r3, r3, #7
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d210      	bcs.n	800208c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206a:	4b24      	ldr	r3, [pc, #144]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f023 0207 	bic.w	r2, r3, #7
 8002072:	4922      	ldr	r1, [pc, #136]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	4313      	orrs	r3, r2
 8002078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207a:	4b20      	ldr	r3, [pc, #128]	@ (80020fc <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d001      	beq.n	800208c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e032      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4916      	ldr	r1, [pc, #88]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020b6:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	490e      	ldr	r1, [pc, #56]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ca:	f000 f821 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80020ce:	4602      	mov	r2, r0
 80020d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002100 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	490a      	ldr	r1, [pc, #40]	@ (8002104 <HAL_RCC_ClockConfig+0x1c8>)
 80020dc:	5ccb      	ldrb	r3, [r1, r3]
 80020de:	fa22 f303 	lsr.w	r3, r2, r3
 80020e2:	4a09      	ldr	r2, [pc, #36]	@ (8002108 <HAL_RCC_ClockConfig+0x1cc>)
 80020e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x1d0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff f986 	bl	80013fc <HAL_InitTick>

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40022000 	.word	0x40022000
 8002100:	40021000 	.word	0x40021000
 8002104:	08002a1c 	.word	0x08002a1c
 8002108:	20000048 	.word	0x20000048
 800210c:	2000004c 	.word	0x2000004c

08002110 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800212a:	4b1e      	ldr	r3, [pc, #120]	@ (80021a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f003 030c 	and.w	r3, r3, #12
 8002136:	2b04      	cmp	r3, #4
 8002138:	d002      	beq.n	8002140 <HAL_RCC_GetSysClockFreq+0x30>
 800213a:	2b08      	cmp	r3, #8
 800213c:	d003      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0x36>
 800213e:	e027      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002142:	613b      	str	r3, [r7, #16]
      break;
 8002144:	e027      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	0c9b      	lsrs	r3, r3, #18
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	4a17      	ldr	r2, [pc, #92]	@ (80021ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002150:	5cd3      	ldrb	r3, [r2, r3]
 8002152:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d010      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	0c5b      	lsrs	r3, r3, #17
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	4a11      	ldr	r2, [pc, #68]	@ (80021b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800216a:	5cd3      	ldrb	r3, [r2, r3]
 800216c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002172:	fb03 f202 	mul.w	r2, r3, r2
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	fbb2 f3f3 	udiv	r3, r2, r3
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	e004      	b.n	800218a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a0c      	ldr	r2, [pc, #48]	@ (80021b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	613b      	str	r3, [r7, #16]
      break;
 800218e:	e002      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002190:	4b05      	ldr	r3, [pc, #20]	@ (80021a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002192:	613b      	str	r3, [r7, #16]
      break;
 8002194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002196:	693b      	ldr	r3, [r7, #16]
}
 8002198:	4618      	mov	r0, r3
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	007a1200 	.word	0x007a1200
 80021ac:	08002a2c 	.word	0x08002a2c
 80021b0:	08002a3c 	.word	0x08002a3c
 80021b4:	003d0900 	.word	0x003d0900

080021b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021c0:	4b0a      	ldr	r3, [pc, #40]	@ (80021ec <RCC_Delay+0x34>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <RCC_Delay+0x38>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	0a5b      	lsrs	r3, r3, #9
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	fb02 f303 	mul.w	r3, r2, r3
 80021d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021d4:	bf00      	nop
  }
  while (Delay --);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1e5a      	subs	r2, r3, #1
 80021da:	60fa      	str	r2, [r7, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1f9      	bne.n	80021d4 <RCC_Delay+0x1c>
}
 80021e0:	bf00      	nop
 80021e2:	bf00      	nop
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	20000048 	.word	0x20000048
 80021f0:	10624dd3 	.word	0x10624dd3

080021f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e041      	b.n	800228a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d106      	bne.n	8002220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff f852 	bl	80012c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2202      	movs	r2, #2
 8002224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3304      	adds	r3, #4
 8002230:	4619      	mov	r1, r3
 8002232:	4610      	mov	r0, r2
 8002234:	f000 fa56 	bl	80026e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d001      	beq.n	80022ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e035      	b.n	8002318 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a16      	ldr	r2, [pc, #88]	@ (8002324 <HAL_TIM_Base_Start_IT+0x90>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d009      	beq.n	80022e2 <HAL_TIM_Base_Start_IT+0x4e>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022d6:	d004      	beq.n	80022e2 <HAL_TIM_Base_Start_IT+0x4e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a12      	ldr	r2, [pc, #72]	@ (8002328 <HAL_TIM_Base_Start_IT+0x94>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d111      	bne.n	8002306 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2b06      	cmp	r3, #6
 80022f2:	d010      	beq.n	8002316 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0201 	orr.w	r2, r2, #1
 8002302:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002304:	e007      	b.n	8002316 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f042 0201 	orr.w	r2, r2, #1
 8002314:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40012c00 	.word	0x40012c00
 8002328:	40000400 	.word	0x40000400

0800232c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d020      	beq.n	8002390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d01b      	beq.n	8002390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f06f 0202 	mvn.w	r2, #2
 8002360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2201      	movs	r2, #1
 8002366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f998 	bl	80026ac <HAL_TIM_IC_CaptureCallback>
 800237c:	e005      	b.n	800238a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f98b 	bl	800269a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f99a 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	2b00      	cmp	r3, #0
 8002398:	d020      	beq.n	80023dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d01b      	beq.n	80023dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f06f 0204 	mvn.w	r2, #4
 80023ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2202      	movs	r2, #2
 80023b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f972 	bl	80026ac <HAL_TIM_IC_CaptureCallback>
 80023c8:	e005      	b.n	80023d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f965 	bl	800269a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f974 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d020      	beq.n	8002428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d01b      	beq.n	8002428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f06f 0208 	mvn.w	r2, #8
 80023f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2204      	movs	r2, #4
 80023fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f94c 	bl	80026ac <HAL_TIM_IC_CaptureCallback>
 8002414:	e005      	b.n	8002422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f93f 	bl	800269a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f94e 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f003 0310 	and.w	r3, r3, #16
 800242e:	2b00      	cmp	r3, #0
 8002430:	d020      	beq.n	8002474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01b      	beq.n	8002474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0210 	mvn.w	r2, #16
 8002444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2208      	movs	r2, #8
 800244a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f926 	bl	80026ac <HAL_TIM_IC_CaptureCallback>
 8002460:	e005      	b.n	800246e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f919 	bl	800269a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f928 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00c      	beq.n	8002498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d007      	beq.n	8002498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f06f 0201 	mvn.w	r2, #1
 8002490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7fe fcea 	bl	8000e6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00c      	beq.n	80024bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d007      	beq.n	80024bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80024b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 fa6f 	bl	800299a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00c      	beq.n	80024e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d007      	beq.n	80024e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80024d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f8f8 	bl	80026d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00c      	beq.n	8002504 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f003 0320 	and.w	r3, r3, #32
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d007      	beq.n	8002504 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f06f 0220 	mvn.w	r2, #32
 80024fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 fa42 	bl	8002988 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002504:	bf00      	nop
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002520:	2b01      	cmp	r3, #1
 8002522:	d101      	bne.n	8002528 <HAL_TIM_ConfigClockSource+0x1c>
 8002524:	2302      	movs	r3, #2
 8002526:	e0b4      	b.n	8002692 <HAL_TIM_ConfigClockSource+0x186>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002546:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800254e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002560:	d03e      	beq.n	80025e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002566:	f200 8087 	bhi.w	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 800256a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800256e:	f000 8086 	beq.w	800267e <HAL_TIM_ConfigClockSource+0x172>
 8002572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002576:	d87f      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 8002578:	2b70      	cmp	r3, #112	@ 0x70
 800257a:	d01a      	beq.n	80025b2 <HAL_TIM_ConfigClockSource+0xa6>
 800257c:	2b70      	cmp	r3, #112	@ 0x70
 800257e:	d87b      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 8002580:	2b60      	cmp	r3, #96	@ 0x60
 8002582:	d050      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x11a>
 8002584:	2b60      	cmp	r3, #96	@ 0x60
 8002586:	d877      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 8002588:	2b50      	cmp	r3, #80	@ 0x50
 800258a:	d03c      	beq.n	8002606 <HAL_TIM_ConfigClockSource+0xfa>
 800258c:	2b50      	cmp	r3, #80	@ 0x50
 800258e:	d873      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 8002590:	2b40      	cmp	r3, #64	@ 0x40
 8002592:	d058      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x13a>
 8002594:	2b40      	cmp	r3, #64	@ 0x40
 8002596:	d86f      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 8002598:	2b30      	cmp	r3, #48	@ 0x30
 800259a:	d064      	beq.n	8002666 <HAL_TIM_ConfigClockSource+0x15a>
 800259c:	2b30      	cmp	r3, #48	@ 0x30
 800259e:	d86b      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d060      	beq.n	8002666 <HAL_TIM_ConfigClockSource+0x15a>
 80025a4:	2b20      	cmp	r3, #32
 80025a6:	d867      	bhi.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d05c      	beq.n	8002666 <HAL_TIM_ConfigClockSource+0x15a>
 80025ac:	2b10      	cmp	r3, #16
 80025ae:	d05a      	beq.n	8002666 <HAL_TIM_ConfigClockSource+0x15a>
 80025b0:	e062      	b.n	8002678 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025c2:	f000 f96a 	bl	800289a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80025d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	609a      	str	r2, [r3, #8]
      break;
 80025de:	e04f      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025f0:	f000 f953 	bl	800289a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002602:	609a      	str	r2, [r3, #8]
      break;
 8002604:	e03c      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002612:	461a      	mov	r2, r3
 8002614:	f000 f8ca 	bl	80027ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2150      	movs	r1, #80	@ 0x50
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f921 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002624:	e02c      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002632:	461a      	mov	r2, r3
 8002634:	f000 f8e8 	bl	8002808 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2160      	movs	r1, #96	@ 0x60
 800263e:	4618      	mov	r0, r3
 8002640:	f000 f911 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002644:	e01c      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002652:	461a      	mov	r2, r3
 8002654:	f000 f8aa 	bl	80027ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2140      	movs	r1, #64	@ 0x40
 800265e:	4618      	mov	r0, r3
 8002660:	f000 f901 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002664:	e00c      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4619      	mov	r1, r3
 8002670:	4610      	mov	r0, r2
 8002672:	f000 f8f8 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002676:	e003      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
      break;
 800267c:	e000      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800267e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002690:	7bfb      	ldrb	r3, [r7, #15]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr

080026be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
	...

080026e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a2b      	ldr	r2, [pc, #172]	@ (80027a4 <TIM_Base_SetConfig+0xc0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d007      	beq.n	800270c <TIM_Base_SetConfig+0x28>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002702:	d003      	beq.n	800270c <TIM_Base_SetConfig+0x28>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a28      	ldr	r2, [pc, #160]	@ (80027a8 <TIM_Base_SetConfig+0xc4>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d108      	bne.n	800271e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a20      	ldr	r2, [pc, #128]	@ (80027a4 <TIM_Base_SetConfig+0xc0>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d007      	beq.n	8002736 <TIM_Base_SetConfig+0x52>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800272c:	d003      	beq.n	8002736 <TIM_Base_SetConfig+0x52>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a1d      	ldr	r2, [pc, #116]	@ (80027a8 <TIM_Base_SetConfig+0xc4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d108      	bne.n	8002748 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800273c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	4313      	orrs	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <TIM_Base_SetConfig+0xc0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d103      	bne.n	800277c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d005      	beq.n	800279a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	f023 0201 	bic.w	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	611a      	str	r2, [r3, #16]
  }
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr
 80027a4:	40012c00 	.word	0x40012c00
 80027a8:	40000400 	.word	0x40000400

080027ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	f023 0201 	bic.w	r2, r3, #1
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f023 030a 	bic.w	r3, r3, #10
 80027e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	621a      	str	r2, [r3, #32]
}
 80027fe:	bf00      	nop
 8002800:	371c      	adds	r7, #28
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	f023 0210 	bic.w	r2, r3, #16
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	031b      	lsls	r3, r3, #12
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002844:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	4313      	orrs	r3, r2
 800284e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	621a      	str	r2, [r3, #32]
}
 800285c:	bf00      	nop
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002866:	b480      	push	{r7}
 8002868:	b085      	sub	sp, #20
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800287c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	f043 0307 	orr.w	r3, r3, #7
 8002888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	609a      	str	r2, [r3, #8]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800289a:	b480      	push	{r7}
 800289c:	b087      	sub	sp, #28
 800289e:	af00      	add	r7, sp, #0
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80028b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	021a      	lsls	r2, r3, #8
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	431a      	orrs	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	609a      	str	r2, [r3, #8]
}
 80028ce:	bf00      	nop
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e041      	b.n	8002974 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2202      	movs	r2, #2
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002916:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a14      	ldr	r2, [pc, #80]	@ (8002980 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d009      	beq.n	8002948 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800293c:	d004      	beq.n	8002948 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a10      	ldr	r2, [pc, #64]	@ (8002984 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d10c      	bne.n	8002962 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800294e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	4313      	orrs	r3, r2
 8002958:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40012c00 	.word	0x40012c00
 8002984:	40000400 	.word	0x40000400

08002988 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800299a:	b480      	push	{r7}
 800299c:	b083      	sub	sp, #12
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <memset>:
 80029ac:	4603      	mov	r3, r0
 80029ae:	4402      	add	r2, r0
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d100      	bne.n	80029b6 <memset+0xa>
 80029b4:	4770      	bx	lr
 80029b6:	f803 1b01 	strb.w	r1, [r3], #1
 80029ba:	e7f9      	b.n	80029b0 <memset+0x4>

080029bc <__libc_init_array>:
 80029bc:	b570      	push	{r4, r5, r6, lr}
 80029be:	2600      	movs	r6, #0
 80029c0:	4d0c      	ldr	r5, [pc, #48]	@ (80029f4 <__libc_init_array+0x38>)
 80029c2:	4c0d      	ldr	r4, [pc, #52]	@ (80029f8 <__libc_init_array+0x3c>)
 80029c4:	1b64      	subs	r4, r4, r5
 80029c6:	10a4      	asrs	r4, r4, #2
 80029c8:	42a6      	cmp	r6, r4
 80029ca:	d109      	bne.n	80029e0 <__libc_init_array+0x24>
 80029cc:	f000 f81a 	bl	8002a04 <_init>
 80029d0:	2600      	movs	r6, #0
 80029d2:	4d0a      	ldr	r5, [pc, #40]	@ (80029fc <__libc_init_array+0x40>)
 80029d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002a00 <__libc_init_array+0x44>)
 80029d6:	1b64      	subs	r4, r4, r5
 80029d8:	10a4      	asrs	r4, r4, #2
 80029da:	42a6      	cmp	r6, r4
 80029dc:	d105      	bne.n	80029ea <__libc_init_array+0x2e>
 80029de:	bd70      	pop	{r4, r5, r6, pc}
 80029e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029e4:	4798      	blx	r3
 80029e6:	3601      	adds	r6, #1
 80029e8:	e7ee      	b.n	80029c8 <__libc_init_array+0xc>
 80029ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ee:	4798      	blx	r3
 80029f0:	3601      	adds	r6, #1
 80029f2:	e7f2      	b.n	80029da <__libc_init_array+0x1e>
 80029f4:	08002a40 	.word	0x08002a40
 80029f8:	08002a40 	.word	0x08002a40
 80029fc:	08002a40 	.word	0x08002a40
 8002a00:	08002a44 	.word	0x08002a44

08002a04 <_init>:
 8002a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a06:	bf00      	nop
 8002a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a0a:	bc08      	pop	{r3}
 8002a0c:	469e      	mov	lr, r3
 8002a0e:	4770      	bx	lr

08002a10 <_fini>:
 8002a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a12:	bf00      	nop
 8002a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a16:	bc08      	pop	{r3}
 8002a18:	469e      	mov	lr, r3
 8002a1a:	4770      	bx	lr
