Real time: Nov/22/2014 19:44:50

Profiler Stats
--------------
Elapsed_time_in_seconds: 758
Elapsed_time_in_minutes: 12.6333
Elapsed_time_in_hours: 0.210556
Elapsed_time_in_days: 0.00877315

Virtual_time_in_seconds: 756.04
Virtual_time_in_minutes: 12.6007
Virtual_time_in_hours:   0.210011
Virtual_time_in_days:    0.210011

Ruby_current_time: 43122092
Ruby_start_time: 1
Ruby_cycles: 43122091

mbytes_resident: 82.8477
mbytes_total: 119.656
resident_ratio: 0.692381

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.31221e+07 [ 4.31221e+07 4.31221e+07 4.31221e+07 4.31221e+07 4.31221e+07 4.31221e+07 4.31221e+07 4.31221e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18953	(0.48307%)
  L1D_cache_total_demand_misses: 18953
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18953
  L1D_cache_misses_per_instruction: 18953
  L1D_cache_instructions_per_misses: 5.27621e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.409)%
  L1D_cache_miss_type_ST:   12621	(66.591)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 3519089
  L1T_cache_total_misses: 1050265	(29.8448%)
  L1T_cache_total_demand_misses: 1050265
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.05026e+06
  L1T_cache_misses_per_instruction: 1.05026e+06
  L1T_cache_instructions_per_misses: 9.52141e-07

  L1T_cache_request_type_LD:   2453067	(69.7074)%
  L1T_cache_request_type_ST:   1066022	(30.2926)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 3519089 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3519089 ]

  L1T_cache_miss_type_LD:   395953	(37.7003)%
  L1T_cache_miss_type_ST:   654312	(62.2997)%

L2_cache cache stats: 
  L2_cache_total_requests: 28319
  L2_cache_total_misses: 15097	(53.3105%)
  L2_cache_total_demand_misses: 15097
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 15097
  L2_cache_misses_per_instruction: 15097
  L2_cache_instructions_per_misses: 6.62383e-05

  L2_cache_request_type_LD:   6332	(22.3595)%
  L2_cache_request_type_ST:   21987	(77.6405)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 28319 average:     8 | standard deviation: 0 | 0 0 0 0 28319 ]

  L2_cache_miss_type_LD:   2987	(19.7854)%
  L2_cache_miss_type_ST:   12110	(80.2146)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1461975
  L2T_cache_total_misses: 9366	(0.64064%)
  L2T_cache_total_demand_misses: 9366
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 9366
  L2T_cache_misses_per_instruction: 9366
  L2T_cache_instructions_per_misses: 0.000106769

  L2T_cache_request_type_LD:   395953	(27.0834)%
  L2T_cache_request_type_ST:   1066022	(72.9166)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1461975 average:  25.5 | standard deviation: 10.6654 | 0 0 0 0 395953 0 1066022 ]

  L2T_cache_miss_type_LD:   3529	(37.6788)%
  L2T_cache_miss_type_ST:   5837	(62.3212)%


TBE Queries: 1527195
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:10  L1TCache-1:3  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 84 count: 1527195 average: 0.673516 | standard deviation: 1.41705 | 1281366 241390 3001 99 56 53 58 50 45 52 49 46 47 52 55 51 44 38 37 42 41 42 40 31 36 37 35 44 40 61 31 102 2 2 2 2 3 2 2 2 4 2 1 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 7442536 average: 2.39986 | standard deviation: 1.08441 | 1335017 5041856 1051774 12885 117 33 22 41 27 29 31 29 31 28 26 39 29 24 19 26 34 32 42 30 27 31 23 24 22 33 48 18 89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 887 count: 7442536 average: 9.74746 | standard deviation: 18.1201 | 5961600 7 1 1357023 95187 367 3686 10 5453 18 13 10 10 9 2585 76 180 19 774 15 13 10 26 36 31 9 9 9 10 7 12 9 11 24 922 8 686 3176 4 2757 1075 4 1368 225 5 4759 25 8 6 2 4 8 5 3 2 5 7 6 5 7 6 5 3 6 7 6 2 4 4 12 5 5 6 5 8 5 2 6 6 4 6 7 4 5 8 6 8 5 6 5 4 2 3 3 1 0 3 1 0 1 1 1 1 1 0 1 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 887 count: 5779663 average: 6.15819 | standard deviation: 13.2054 | 5772844 303 6261 80 87 73 15 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 382 count: 1662873 average: 22.2227 | standard deviation: 25.7494 | 1646340 6871 852 14 4480 4316 0 0 ]
miss_latency_NULL: [binsize: 8 max: 887 count: 7442536 average: 9.74746 | standard deviation: 18.1201 | 5961600 7 1 1357023 95187 367 3686 10 5453 18 13 10 10 9 2585 76 180 19 774 15 13 10 26 36 31 9 9 9 10 7 12 9 11 24 922 8 686 3176 4 2757 1075 4 1368 225 5 4759 25 8 6 2 4 8 5 3 2 5 7 6 5 7 6 5 3 6 7 6 2 4 4 12 5 5 6 5 8 5 2 6 6 4 6 7 4 5 8 6 8 5 6 5 4 2 3 3 1 0 3 1 0 1 1 1 1 1 0 1 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 7442536 average: 2.39986 | standard deviation: 1.08441 | 1335017 5041856 1051774 12885 117 33 22 41 27 29 31 29 31 28 26 39 29 24 19 26 34 32 42 30 27 31 23 24 22 33 48 18 89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42247 | standard deviation: 0.875668 | 0 481330 1828917 1106117 488555 18496 26 4 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 3092858 average: 2.51215 | standard deviation: 1.12672 | 501493 2053429 527718 9894 16 17 10 7 10 9 8 8 14 11 10 13 13 11 7 10 16 9 14 11 7 7 8 12 8 6 6 4 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 150416 average: 1.51313 | standard deviation: 2.04988 | 104749 39177 4847 1322 44 4 4 5 5 7 14 8 7 11 8 13 9 7 6 9 9 15 21 11 12 10 9 6 6 7 7 5 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 275815 average: 1.30272 | standard deviation: 1.58607 | 247445 14216 12158 1639 55 12 8 29 12 13 9 13 10 6 8 13 7 6 6 7 9 8 7 8 8 14 6 6 8 20 35 9 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 377 count: 129437 average: 22.9852 | standard deviation: 10.592 | 0 22845 47758 54722 161 3489 53 48 27 20 28 15 12 15 17 18 11 17 13 15 16 16 19 12 7 5 9 8 6 6 6 4 7 1 3 2 2 1 5 0 3 2 4 1 4 3 0 1 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 201 count: 54437 average: 23.5072 | standard deviation: 7.93045 | 0 6483 21683 22706 46 3451 16 15 10 6 3 4 0 4 1 1 2 1 0 0 0 1 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 377 count: 75000 average: 22.6063 | standard deviation: 12.1503 | 0 16362 26075 32016 115 38 37 33 17 14 25 11 12 11 16 17 9 16 13 15 16 15 19 10 6 4 9 8 6 6 6 4 7 1 3 2 2 1 5 0 3 2 4 1 4 3 0 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 29 count: 44 average: 15.6818 | standard deviation: 5.67327 | 0 0 0 0 0 0 0 0 0 0 0 25 0 0 0 0 0 0 0 0 0 17 0 0 0 0 0 0 0 2 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 201 count: 54393 average: 23.5136 | standard deviation: 7.92892 | 0 6458 21666 22704 46 3451 16 15 10 6 3 4 0 4 1 1 2 1 0 0 0 1 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 743
system_time: 12
page_reclaims: 21505
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 752

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 75485
L2_TO_L2T_MSG = 964
L2_DATA_GX = 59085
L2T_TO_L1T_DATA = 1583812
L1_DATA_GX = 0
L2_TO_L2T_ACK = 4902
L2T_TO_L1T_MSG = 1066022
L2_DATA_S = 35680
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3099
L1_MSG = 0
L2_COHMSG_FWD = 44
L1_DATA_F = 0
L1_DATA_PX = 86220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4264088
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 46830
L1_DATA = 0
L1_COHMSG = 58098
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 395953
----------------------
total_flits_messages = 7697184
----------------------

DMA = 0
DATA_GX_OW = 50484
DATA_PX_C = 68976
DATA_PX_D = 17244
DATA_GX_C = 12621
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28372 | standard deviation: 0.850379 | 0 639180 1912674 990835 380758 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=3076965 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=569130 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1013946 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=132707 [L2TCache]=0 [L2Cache]=1618 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=462529 [L2TCache]=0 [L2Cache]=22034 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=169929 [L2TCache]=0 [L2Cache]=12456 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1884669 [L2TCache]=0 [L2Cache]=1290 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3531 [L2Cache]=0 [L1Cache]=43818 [Directory]=4077 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=27583 [L2Cache]=0 [L1Cache]=2764 [Directory]=2803 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=18363 [L2Cache]=0 [L1Cache]=24502 [Directory]=4142 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=2999 [L2Cache]=0 [L1Cache]=40627 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=220 [L2Cache]=110020 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18875 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18880 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18865 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18865 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00562655 flits/cycle
total_flits_on_link = 16013487
-------------
Total VC Load [0] = 73353 flits
Total VC Load [1] = 101268 flits
Total VC Load [2] = 73577 flits
Total VC Load [3] = 91288 flits
Total VC Load [4] = 987 flits
Total VC Load [5] = 1002 flits
Total VC Load [6] = 1000 flits
Total VC Load [7] = 993 flits
Total VC Load [8] = 13201 flits
Total VC Load [9] = 13228 flits
Total VC Load [10] = 13218 flits
Total VC Load [11] = 13203 flits
Total VC Load [12] = 226191 flits
Total VC Load [13] = 223801 flits
Total VC Load [14] = 225899 flits
Total VC Load [15] = 223189 flits
Total VC Load [16] = 24571 flits
Total VC Load [17] = 24599 flits
Total VC Load [18] = 24582 flits
Total VC Load [19] = 24587 flits
Total VC Load [20] = 2329634 flits
Total VC Load [21] = 2338873 flits
Total VC Load [22] = 2327585 flits
Total VC Load [23] = 2323990 flits
Total VC Load [24] = 1325170 flits
Total VC Load [25] = 1325130 flits
Total VC Load [26] = 1324564 flits
Total VC Load [27] = 1324804 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00170105 flits/cycle 
Average VC Load [1] = 0.0023484 flits/cycle 
Average VC Load [2] = 0.00170625 flits/cycle 
Average VC Load [3] = 0.00211697 flits/cycle 
Average VC Load [4] = 2.28885e-05 flits/cycle 
Average VC Load [5] = 2.32364e-05 flits/cycle 
Average VC Load [6] = 2.319e-05 flits/cycle 
Average VC Load [7] = 2.30276e-05 flits/cycle 
Average VC Load [8] = 0.000306131 flits/cycle 
Average VC Load [9] = 0.000306757 flits/cycle 
Average VC Load [10] = 0.000306525 flits/cycle 
Average VC Load [11] = 0.000306177 flits/cycle 
Average VC Load [12] = 0.00524536 flits/cycle 
Average VC Load [13] = 0.00518994 flits/cycle 
Average VC Load [14] = 0.00523859 flits/cycle 
Average VC Load [15] = 0.00517575 flits/cycle 
Average VC Load [16] = 0.000569801 flits/cycle 
Average VC Load [17] = 0.00057045 flits/cycle 
Average VC Load [18] = 0.000570056 flits/cycle 
Average VC Load [19] = 0.000570172 flits/cycle 
Average VC Load [20] = 0.0540241 flits/cycle 
Average VC Load [21] = 0.0542384 flits/cycle 
Average VC Load [22] = 0.0539766 flits/cycle 
Average VC Load [23] = 0.0538933 flits/cycle 
Average VC Load [24] = 0.0307307 flits/cycle 
Average VC Load [25] = 0.0307297 flits/cycle 
Average VC Load [26] = 0.0307166 flits/cycle 
Average VC Load [27] = 0.0307222 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.11207
-------------
Dynamic_Link_Power = 0.041149
Static_Link_Power = 0.733365
Total_Link_Power = 0.774514
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00178505, Crossbar: 0.00324188, VC allocator: 0.000352771, SW allocator: 0.00100389, Clock: 0.153216, Total: 0.1596
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69851
Dynamic_Router_Power = 0.1596
Static_Router_Power = 1.53891
Total_Router_Power = 1.69851
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.200749
Total_Static_Power = 2.27227
Total_Power = 2.47302
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2453067
L1_WThru  1066022
L1_Atomic  0
L1_Replacement  4644
Data  0
Data_Done  395953
Ack  0
Ack_Done  1066022
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  395953
I  L1_WThru  654312
I  L1_Atomic  0 <-- 
I  L1_Replacement  4546

S  Load  2057114
S  L1_WThru  411710
S  L1_Atomic  0 <-- 
S  L1_Replacement  98

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  395953

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  690427
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  375595

 --- L2TCache ---
 - Event Counts -
L1_GETS  395953
L1_Write  654312
L1_Upgrade_T  382757
L1_Upgrade_NT  28953
L2_Atomic  0
L2_Expire  0
L2_Replacement  2639
L2_Replacement_clean  1299
Data  0
Data_all_Acks  9366
Ack  0
Ack_all  0
WB_Ack  4902
Fwd_GETX  804
Fwd_GETS  160
Inv  0

 - Transitions -
NP  L1_GETS  3529
NP  L1_Write  5837
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  392364
E  L1_Write  648475
E  L1_Upgrade_NT  28953
E  L2_Atomic  0 <-- 
E  L2_Replacement  2639
E  L2_Replacement_clean  1299
E  Fwd_GETX  804
E  Fwd_GETS  160
E  Inv  0 <-- 

S  L1_GETS  60
S  L1_Upgrade_T  382757
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  3529
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  5837
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  4902
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  21987
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  15097
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  28318
PUTX_ACC  1461
DATA_ACC  3441

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2987
NP  L1_GETX  12110
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  9029
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  160
MT  L1_GETX  848
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  1299
MT  DATA_ACC  2639

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2987

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  12110

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  28318
MT_MB  PUTX_ACC  48
MT_MB  DATA_ACC  756

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  114
MT_IIB  DATA_ACC  46

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  44
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7136
DataS_fromL1  0
Data_all_Acks  11817
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  3
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  29
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584216
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  15
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  804
IM  Data_all_Acks  11817
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  15097
Data  0

 - Transitions -
I  Fetch  15097
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1061967 full:0 size:[binsize: 2 max: 60 count: 1061967 average: 1.09802 | standard deviation: 0.566478 | 968017 93712 30 7 8 8 8 7 8 9 7 8 7 8 9 9 8 8 8 7 8 6 10 13 8 6 6 6 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:143289 full:0 size:[binsize: 2 max: 60 count: 143289 average: 1.04868 | standard deviation: 1.1107 | 141205 1880 21 11 9 9 8 10 9 7 10 9 6 8 6 5 8 8 6 7 8 5 5 6 4 4 4 4 4 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:256719 full:0 size:[binsize: 2 max: 60 count: 256719 average: 1.02293 | standard deviation: 0.767014 | 255012 1533 22 16 8 6 6 6 6 6 6 6 6 7 6 6 7 5 4 4 4 4 4 4 4 6 6 4 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1061967 full:0 size:[binsize: 1 max: 2 count: 1061967 average: 1.01045 | standard deviation: 0.101701 | 0 1050867 11100 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:143289 full:0 size:[binsize: 1 max: 2 count: 143289 average: 1.00082 | standard deviation: 0.0285751 | 0 143172 117 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:256719 full:0 size:[binsize: 1 max: 2 count: 256719 average: 1.00061 | standard deviation: 0.0247299 | 0 256562 157 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:39311 full:0 size:[binsize: 2 max: 56 count: 39311 average: 1.14736 | standard deviation: 2.31391 | 38975 143 8 8 6 8 8 4 8 8 6 8 7 7 8 8 4 8 7 9 8 8 6 8 7 5 8 7 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:140017 full:0 size:[binsize: 1 max: 2 count: 140017 average: 1.0453 | standard deviation: 0.207972 | 0 133674 6343 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:49014 full:0 size:[binsize: 1 max: 34 count: 49014 average: 1.02326 | standard deviation: 0.660432 | 0 48847 90 8 6 3 3 5 2 4 3 4 1 3 1 1 3 1 2 2 2 1 3 1 1 2 2 2 2 2 1 3 1 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1233633 full:0 size:[binsize: 1 max: 5 count: 1233633 average: 1.0749 | standard deviation: 0.270659 | 0 1143676 87523 2429 4 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:39311 full:0 size:[binsize: 1 max: 2 count: 39311 average: 1.00389 | standard deviation: 0.062387 | 0 39158 153 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:140017 full:0 size:[binsize: 1 max: 2 count: 140017 average: 1.00045 | standard deviation: 0.021212 | 0 139954 63 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:49014 full:0 size:[binsize: 1 max: 2 count: 49014 average: 1.00124 | standard deviation: 0.0352784 | 0 48953 61 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1233633 full:0 size:[binsize: 1 max: 5 count: 1233633 average: 1.0116 | standard deviation: 0.107167 | 0 1219325 14305 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:717 full:0 size:[binsize: 1 max: 35 count: 717 average: 3.18271 | standard deviation: 6.75054 | 0 632 5 3 1 1 1 4 2 1 1 1 1 2 2 2 2 1 1 1 5 4 3 3 7 6 8 3 2 2 3 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:5585 full:0 size:[binsize: 1 max: 12 count: 5585 average: 1.15201 | standard deviation: 0.535622 | 0 4838 729 4 1 1 1 1 1 2 1 4 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:3852 full:0 size:[binsize: 2 max: 68 count: 3852 average: 1.92186 | standard deviation: 5.91377 | 3220 537 9 6 5 6 2 2 2 2 2 2 2 2 2 2 2 2 2 4 4 2 2 2 2 2 2 3 5 2 2 3 4 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:673 full:0 size:[binsize: 1 max: 34 count: 673 average: 4.73403 | standard deviation: 7.87514 | 0 478 26 8 10 8 6 8 9 5 7 6 7 6 10 8 4 5 2 2 5 4 5 2 2 3 3 4 6 6 4 5 3 4 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:37 full:0 size:[binsize: 1 max: 1 count: 37 average:     1 | standard deviation: 0 | 0 37 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2317 full:0 size:[binsize: 1 max: 3 count: 2317 average: 1.00906 | standard deviation: 0.115694 | 0 2301 11 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:1076 full:0 size:[binsize: 1 max: 1 count: 1076 average:     1 | standard deviation: 0 | 0 1076 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.09091 | standard deviation: 0.316228 | 0 10 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:716 full:0 size:[binsize: 1 max: 2 count: 716 average: 1.00978 | standard deviation: 0.0989455 | 0 709 7 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:4864 full:0 size:[binsize: 1 max: 2 count: 4864 average: 1.00021 | standard deviation: 0.01434 | 0 4863 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:3224 full:0 size:[binsize: 1 max: 2 count: 3224 average: 1.00031 | standard deviation: 0.0176145 | 0 3223 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:562 full:0 size:[binsize: 1 max: 2 count: 562 average: 1.01957 | standard deviation: 0.140028 | 0 551 11 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:38 full:0 size:[binsize: 1 max: 1 count: 38 average:     1 | standard deviation: 0 | 0 38 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 2 count: 240 average: 1.00417 | standard deviation: 0.0646846 | 0 239 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:122 full:0 size:[binsize: 1 max: 1 count: 122 average:     1 | standard deviation: 0 | 0 122 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:754 full:0 size:[binsize: 1 max: 2 count: 754 average: 1.00265 | standard deviation: 0.0515368 | 0 752 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:7902 full:0 size:[binsize: 1 max: 2 count: 7902 average: 1.00025 | standard deviation: 0.0159101 | 0 7900 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:4928 full:0 size:[binsize: 1 max: 2 count: 4928 average: 1.00142 | standard deviation: 0.0376927 | 0 4921 7 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:684 full:0 size:[binsize: 1 max: 2 count: 684 average: 1.00585 | standard deviation: 0.0765279 | 0 680 4 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4077 full:0 size:[binsize: 1 max: 3 count: 4077 average: 1.00392 | standard deviation: 0.0734673 | 0 4064 10 3 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2803 full:0 size:[binsize: 1 max: 3 count: 2803 average: 1.00642 | standard deviation: 0.092549 | 0 2788 12 3 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4142 full:0 size:[binsize: 1 max: 2 count: 4142 average: 1.00048 | standard deviation: 0.0219767 | 0 4140 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 3 count: 4075 average: 1.01497 | standard deviation: 0.139253 | 0 4023 43 9 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:63 full:0 size:[binsize: 1 max: 1 count: 63 average:     1 | standard deviation: 0 | 0 63 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:243 full:0 size:[binsize: 1 max: 2 count: 243 average: 1.00412 | standard deviation: 0.0642824 | 0 242 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:569 full:0 size:[binsize: 1 max: 2 count: 569 average: 1.00351 | standard deviation: 0.0593391 | 0 567 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:133 full:0 size:[binsize: 1 max: 2 count: 133 average: 1.02256 | standard deviation: 0.150756 | 0 130 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14654 full:0 size:[binsize: 1 max: 18 count: 14654 average: 1.16767 | standard deviation: 0.754341 | 0 12755 1826 9 7 3 2 4 6 3 4 7 4 7 3 7 4 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:8816 full:0 size:[binsize: 1 max: 18 count: 8816 average: 1.12636 | standard deviation: 0.647172 | 0 7934 853 3 3 1 1 1 2 2 3 1 2 3 1 2 1 1 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:12984 full:0 size:[binsize: 1 max: 19 count: 12984 average: 1.17006 | standard deviation: 0.782078 | 0 11309 1599 14 5 6 6 3 4 5 6 4 1 2 5 3 5 5 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:13625 full:0 size:[binsize: 1 max: 29 count: 13625 average: 1.14804 | standard deviation: 1.31047 | 0 13022 435 23 18 13 11 11 14 8 6 3 7 7 4 4 3 4 4 8 4 1 1 1 1 2 4 1 3 2 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8183 full:0 size:[binsize: 1 max: 2 count: 8183 average: 1.00122 | standard deviation: 0.0349599 | 0 8173 10 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:5325 full:0 size:[binsize: 1 max: 1 count: 5325 average:     1 | standard deviation: 0 | 0 5325 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:7333 full:0 size:[binsize: 1 max: 2 count: 7333 average: 1.00055 | standard deviation: 0.0233571 | 0 7329 4 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7477 full:0 size:[binsize: 1 max: 2 count: 7477 average: 1.00374 | standard deviation: 0.061199 | 0 7449 28 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14642 full:0 size:[binsize: 1 max: 2 count: 14642 average: 1.00294 | standard deviation: 0.0541937 | 0 14599 43 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:6502 full:0 size:[binsize: 1 max: 2 count: 6502 average: 1.00108 | standard deviation: 0.032814 | 0 6495 7 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:11913 full:0 size:[binsize: 1 max: 2 count: 11913 average: 1.00302 | standard deviation: 0.0549742 | 0 11877 36 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:13625 full:0 size:[binsize: 1 max: 2 count: 13625 average: 1.04961 | standard deviation: 0.217247 | 0 12949 676 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4114 full:0 size:[binsize: 1 max: 2 count: 4114 average: 1.00073 | standard deviation: 0.0270073 | 0 4111 3 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:5120 full:0 size:[binsize: 1 max: 1 count: 5120 average:     1 | standard deviation: 0 | 0 5120 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5218 full:0 size:[binsize: 1 max: 1 count: 5218 average:     1 | standard deviation: 0 | 0 5218 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4086 full:0 size:[binsize: 1 max: 2 count: 4086 average: 1.00294 | standard deviation: 0.0541994 | 0 4074 12 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47349 | standard deviation: 0.504484 | 0 18933 16893 12 11 3 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.09091 | standard deviation: 0.304997 | 0 40 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18953 full:0 size:[binsize: 1 max: 2 count: 18953 average: 1.00011 | standard deviation: 0.0102728 | 0 18951 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.04545 | standard deviation: 0.215666 | 0 42 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 2 count: 35855 average: 1.00059 | standard deviation: 0.0242014 | 0 35834 21 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:3775 full:0 size:[binsize: 1 max: 1 count: 3775 average:     1 | standard deviation: 0 | 0 3775 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:3776 full:0 size:[binsize: 1 max: 1 count: 3776 average:     1 | standard deviation: 0 | 0 3776 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 1 count: 3773 average:     1 | standard deviation: 0 | 0 3773 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 2 count: 3773 average: 1.00027 | standard deviation: 0.0162822 | 0 3772 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:3775 full:0 size:[binsize: 1 max: 12 count: 3775 average: 1.07126 | standard deviation: 0.719919 | 0 3727 6 5 4 4 3 8 2 5 5 3 3 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:3776 full:0 size:[binsize: 1 max: 12 count: 3776 average: 1.06833 | standard deviation: 0.703633 | 0 3730 5 5 4 4 5 6 2 4 4 5 2 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 12 count: 3773 average: 1.07501 | standard deviation: 0.744367 | 0 3723 7 4 4 4 6 5 4 3 6 3 4 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 12 count: 3773 average: 1.06997 | standard deviation: 0.725245 | 0 3727 5 5 4 4 6 4 3 2 4 5 4 ]
