{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@139:149@HdlIdDef", "wire up_core_reset_ext;\n\nassign up_core_reset_ext = up_core_reset_ext_synchronizer_vector[0];\n\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@143:153", "/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@142:152", "\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@140:150", "\nassign up_core_reset_ext = up_core_reset_ext_synchronizer_vector[0];\n\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@136:146", " * can be shown in the register map. This is useful for debugging.\n */\nreg [1:0] up_core_reset_ext_synchronizer_vector = 2'b11;\nwire up_core_reset_ext;\n\nassign up_core_reset_ext = up_core_reset_ext_synchronizer_vector[0];\n\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\n"]], "Diff Content": {"Delete": [[144, "wire core_cfg_transfer_en;\n"]], "Add": []}}