
library ieee;
use IEEE.std_logic_1164.all;

entity ShiftLeft2 is 
  port(x:in std_logic_vector(31 downto 0);
	     y:out std_logic_vector(31 downto 0));
end ShiftLeft2;

architecture behavorial of ShiftLeft2 is
  
  
begin
  
x <= to_bitvector(x);
y <= x sll 2;
y <= to_stdlogicvector(y);  
  
end behavorial;