Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_6: 1311
  memory_access_cycles_recorded_core_7: 1254
  cycles_recorded_core_7: 93711
  memory_access_cycles_recorded_core_5: 1195
  cycles_recorded_core_6: 96447
  cycles_recorded_core_5: 84367
  cycles_recorded_core_0: 79951
  llc_write_misses: 0
  llc_eviction: 66
  memory_access_cycles_recorded_core_1: 1485
  llc_mshr_unavailable: 0
  memory_access_cycles_recorded_core_4: 1450
  llc_write_access: 0
  llc_read_misses: 57164
  cycles_recorded_core_1: 86383
  cycles_recorded_core_4: 95391
  llc_read_access: 57164
  memory_access_cycles_recorded_core_2: 1255
  memory_access_cycles_recorded_core_0: 1132
  cycles_recorded_core_2: 88879
  cycles_recorded_core_3: 90991
  num_expected_insts: 1000000
  memory_access_cycles_recorded_core_3: 1185
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  memory_system_cycles: 6028
  total_num_read_requests: 88

  DRAM:
    impl: DDR5
    total_rfm_cycles_rank1: 0
    total_rfm_cycles_rank0: 0
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 116.670456
    write_queue_len_avg_0: 0
    priority_queue_len_0: 0
    read_latency_0: 10267
    write_queue_len_0: 0
    read_queue_len_avg_0: 1.19724619
    read_queue_len_0: 7217
    queue_len_0: 7217
    read_row_conflicts_core_3: 0
    read_row_conflicts_core_0: 0
    read_row_hits_core_7: 0
    read_row_misses_core_1: 11
    read_row_conflicts_core_1: 0
    write_row_misses_0: 0
    row_hits_0: 0
    read_row_hits_core_4: 0
    read_row_conflicts_core_2: 0
    read_row_conflicts_core_7: 0
    read_row_conflicts_core_4: 0
    read_row_hits_core_5: 0
    row_conflicts_0: 0
    write_row_hits_0: 0
    read_row_hits_core_3: 0
    read_row_misses_core_3: 11
    read_row_hits_core_0: 0
    read_row_hits_0: 0
    read_row_hits_core_1: 0
    read_row_misses_0: 88
    queue_len_avg_0: 1.19724619
    write_row_conflicts_0: 0
    priority_queue_len_avg_0: 0
    read_row_conflicts_0: 0
    read_row_hits_core_2: 0
    read_row_misses_core_2: 11
    read_row_misses_core_4: 11
    num_other_reqs_0: 0
    read_row_misses_core_5: 11
    row_misses_0: 88
    read_row_conflicts_core_5: 0
    num_read_reqs_0: 88
    read_row_hits_core_6: 0
    read_row_misses_core_0: 11
    read_row_misses_core_6: 11
    read_row_conflicts_core_6: 0
    read_row_misses_core_7: 11
    num_write_reqs_0: 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank


    RowPolicy:
      impl: ClosedRowPolicy
      num_close_reqs: 0



