Saurabh N. Adya , Shubhyant Chaturvedi , Jarrod A. Roy , David A. Papa , Igor L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382639]
F. A. Aloul , A. Ramani , I. L. Markov , K. A. Sakallah, Solving difficult instances of Boolean satisfiability in the presence of symmetry, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1117-1137, November 2006[doi>10.1109/TCAD.2003.816218]
Valeria Bertacco , Maurizio Damiani, The disjunctive decomposition of logic functions, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.78-82, November 09-13, 1997, San Jose, California, USA
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]
Andrew E. Caldwell , Igor L. Markov, Toward CAD-IP Reuse: A Web Bookshelf of Fundamental Algorithms, IEEE Design & Test, v.19 n.3, p.72-81, May 2002
Chai, D. and Kuehlmann, A. 2005. Building a better Boolean matcher and symmetry detector. In Proceedings of the IWLS. 391--398.
Chai, D. and Kuehlmann, A. 2006. A compositional approach to symmetry detection in circuits. In Proceedings of the IWLS. 228--234.
Chih-Wei Chang , Ming-Fu Hsiao , Bo Hu , Kai Wang , M. Marek-Sadowska , Chung-Kuan Cheng , Sao-Jie Chen, Fast postplacement optimization using functional symmetries, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.1, p.102-118, November 2006[doi>10.1109/TCAD.2003.819904]
Chih Wei Jim Chang , Malgorzata Marek-Sadowska, Single-pass redundancy addition and removal, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Kai-hui Chang , I. L. Markov , V. Bertacco, Post-placement rewiring and rebuffering by exhaustive search for functional symmetries, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.56-63, November 06-10, 2005, San Jose, CA
Chang, K.-H., Markov, I. L., and Bertacco, V. 2006. Keeping physical synthesis safe and sound. Tech. rep. CSE-TR-522-06, University of Michigan.
Shih-Chieh Chang , Kwang-Ting Cheng , Nam-Sung Woo , M. Marek-Sadowska, Postlayout logic restructuring using alternative wires, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.6, p.587-596, November 2006[doi>10.1109/43.640617]
Shih-Chieh Chang , Lukas P. P. P. van Ginneken , Malgorzata Marek-Sadowska, Circuit Optimization by Rewiring, IEEE Transactions on Computers, v.48 n.9, p.962-970, September 1999[doi>10.1109/12.795224]
Cong, J. and Long, W. 2001. Theory and algorithm for SPFD-based global rewiring. In Proceedings of the IWLS. 150--155.
Paul T. Darga , Mark H. Liffiton , Karem A. Sakallah , Igor L. Markov, Exploiting structure in symmetry detection for CNF, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996712]
Eén, N. and Sörensson, N. 2003. An extensible SAT-solver. In Proceedings of the SAT. 502--518.
GSRCBookshelf. 2007. http://vlsicad.eecs.umich.edu/BK.
Miloš Hrkić , John Lillis , Giancarlo Beraudo, An approach to placement-coupled logic replication, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996761]
IWLSBenchmarks. 2005. http://iwls.org/iwls2005/benchmarks.html.
Yi-Min Jiang , Angela Krstic , Kwang-Ting Cheng , Malgorzata Marek-Sadowska, Post-layout logic restructuring for performance optimization, Proceedings of the 34th annual Design Automation Conference, p.662-665, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266313]
Victor N. Kravets , Karem A. Sakallah, Generalized symmetries in boolean functions, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Lu, F., Wang, L.-C., Cheng, K.-T. T., Moondanos, J., and Hanna, Z. 2004. A signal correlation guided circuit-SAT solver. J. UCS 10, 12, 1629--1654.
A. Mishchenko, Fast computation of symmetries in Boolean functions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.11, p.1588-1593, November 2006[doi>10.1109/TCAD.2003.818371]
OpenCores. 2007. http://www.opencores.org/.
Shipra Panda , Fabio Somenzi , Bernard F. Plessier, Symmetry detection and dynamic variable ordering of decision diagrams, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.628-631, November 06-10, 1994, San Jose, California, USA
Pomeranz, I. and Reddy, S. M. 1994. On determining symmetries in inputs of logic circuits. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 13, 11, 1428--1434.
Saucy. 2007. http://vlsicad.eecs.umich.edu/bk/saucy/.
Guoqiang Wang , Andreas Kuehlmann , Alberto Sangiovanni-Vincentelli, Structural Detection of Symmetries in Boolean Functions, Proceedings of the 21st International Conference on Computer Design, p.498, October 13-15, 2003
Wllace, D. E. 2001. Recognizing input equivalence in digital logic. In Proceedings of the IWLS. 207--212.
Qinghong Wu , C. Y. Roger Chen , John M. Acken, Efficent Boolean Matching Algorithm for Cell Libraries, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.36-39, October 10-12, 1994
Yu-Liang Wu , Wangning Long , Hongbing Fan, A Fast Graph-Based Alternative Wiring Scheme for Boolean Networks, Proceedings of the 13th International Conference on VLSI Design, p.268, January 04-07, 2000
