// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_accelerator_Pipeline_VITIS_LOOP_40_14 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        result_l1_0_load_1,
        result_l1_0_1_load_1,
        result_l1_0_2_load_1,
        result_l1_0_3_load_1,
        result_l1_0_4_load_1,
        result_l1_0_5_load_1,
        result_l1_0_6_load_1,
        result_l1_0_7_load_1,
        input_T_0_2_address0,
        input_T_0_2_ce0,
        input_T_0_2_we0,
        input_T_0_2_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] result_l1_0_load_1;
input  [63:0] result_l1_0_1_load_1;
input  [63:0] result_l1_0_2_load_1;
input  [63:0] result_l1_0_3_load_1;
input  [63:0] result_l1_0_4_load_1;
input  [63:0] result_l1_0_5_load_1;
input  [63:0] result_l1_0_6_load_1;
input  [63:0] result_l1_0_7_load_1;
output  [2:0] input_T_0_2_address0;
output   input_T_0_2_ce0;
output   input_T_0_2_we0;
output  [63:0] input_T_0_2_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln40_fu_139_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln40_fu_151_p1;
reg   [3:0] i_46_fu_66;
wire   [3:0] i_40_fu_145_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i;
reg    input_T_0_2_we0_local;
wire   [63:0] tmp_s_fu_160_p19;
reg    input_T_0_2_ce0_local;
wire   [63:0] tmp_s_fu_160_p17;
wire   [2:0] tmp_s_fu_160_p18;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_s_fu_160_p1;
wire   [2:0] tmp_s_fu_160_p3;
wire   [2:0] tmp_s_fu_160_p5;
wire   [2:0] tmp_s_fu_160_p7;
wire  signed [2:0] tmp_s_fu_160_p9;
wire  signed [2:0] tmp_s_fu_160_p11;
wire  signed [2:0] tmp_s_fu_160_p13;
wire  signed [2:0] tmp_s_fu_160_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 i_46_fu_66 = 4'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) accelerator_sparsemux_17_3_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 64 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 64 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 64 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 64 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 64 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 64 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 64 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
sparsemux_17_3_64_1_1_U3482(
    .din0(result_l1_0_load_1),
    .din1(result_l1_0_1_load_1),
    .din2(result_l1_0_2_load_1),
    .din3(result_l1_0_3_load_1),
    .din4(result_l1_0_4_load_1),
    .din5(result_l1_0_5_load_1),
    .din6(result_l1_0_6_load_1),
    .din7(result_l1_0_7_load_1),
    .def(tmp_s_fu_160_p17),
    .sel(tmp_s_fu_160_p18),
    .dout(tmp_s_fu_160_p19)
);

accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln40_fu_139_p2 == 1'd0)) begin
            i_46_fu_66 <= i_40_fu_145_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_46_fu_66 <= 4'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_139_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_46_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_T_0_2_ce0_local = 1'b1;
    end else begin
        input_T_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_139_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_T_0_2_we0_local = 1'b1;
    end else begin
        input_T_0_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign i_40_fu_145_p2 = (ap_sig_allocacmp_i + 4'd1);

assign icmp_ln40_fu_139_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign input_T_0_2_address0 = zext_ln40_fu_151_p1;

assign input_T_0_2_ce0 = input_T_0_2_ce0_local;

assign input_T_0_2_d0 = tmp_s_fu_160_p19;

assign input_T_0_2_we0 = input_T_0_2_we0_local;

assign tmp_s_fu_160_p17 = 'bx;

assign tmp_s_fu_160_p18 = ap_sig_allocacmp_i[2:0];

assign zext_ln40_fu_151_p1 = ap_sig_allocacmp_i;

endmodule //accelerator_accelerator_Pipeline_VITIS_LOOP_40_14
