sep=\t
Module Resource Usage Distribution Estimates
Generated at: Jul 06, 2024 19:00:17

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     877(0)	      12(0)	     131(0)	    1169(0)	     0(0)	   104(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	   791(520)	      12(0)	    131(51)	  1141(700)	     0(0)	   104(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	       0(0)	     55(55)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	       0(0)	     27(27)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	       0(0)	     27(27)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b011,PIPE=1)	       9(9)	       0(0)	       0(0)	     15(15)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b011,PIPE=1)	       9(9)	       0(0)	       0(0)	     14(14)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b011,PIPE=1)            	       1(1)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
  +genblk2.global_capture_inst:trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)	       1(1)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)	    172(48)	      12(0)	      80(0)	    288(65)	     0(0)	   104(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01101,ADDR_WIDTH=16)	    124(92)	     12(12)	     80(80)	   223(106)	     0(0)	   104(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)	     16(16)	       0(0)	       0(0)	     23(23)	     0(0)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)	     16(16)	       0(0)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=16,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	     78(78)	     0(0)	 104(104)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	       0(0)	     28(28)	     0(0)	     0(0)	     0(0)	
