#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1266a7a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12669a500 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x12666b4b0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x12666b4f0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x12666b530 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x12666b570 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x12666b5b0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600003a2ac70_0 .net "axi_araddr", 39 0, L_0x600002375030;  1 drivers
v0x600003a2ad00_0 .net "axi_arlen", 7 0, L_0x6000023750a0;  1 drivers
v0x600003a2ad90_0 .var "axi_arready", 0 0;
v0x600003a2ae20_0 .net "axi_arvalid", 0 0, L_0x600002375180;  1 drivers
v0x600003a2aeb0_0 .net "axi_awaddr", 39 0, L_0x600002374d90;  1 drivers
v0x600003a2af40_0 .net "axi_awlen", 7 0, L_0x600002374e00;  1 drivers
v0x600003a2afd0_0 .var "axi_awready", 0 0;
v0x600003a2b060_0 .net "axi_awvalid", 0 0, L_0x600002374e70;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a2b0f0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x600003a2b180_0 .var "axi_bresp", 1 0;
v0x600003a2b210_0 .var "axi_bvalid", 0 0;
v0x600003a2b2a0_0 .var "axi_rdata", 255 0;
v0x600003a2b330_0 .var "axi_rlast", 0 0;
v0x600003a2b3c0_0 .net "axi_rready", 0 0, L_0x6000023751f0;  1 drivers
v0x600003a2b450_0 .var "axi_rvalid", 0 0;
v0x600003a2b4e0_0 .net "axi_wdata", 255 0, L_0x600002374ee0;  1 drivers
v0x600003a2b570_0 .net "axi_wlast", 0 0, L_0x600002374f50;  1 drivers
v0x600003a2b600_0 .var "axi_wready", 0 0;
v0x600003a2b690_0 .net "axi_wvalid", 0 0, L_0x600002374fc0;  1 drivers
v0x600003a2b720_0 .var "clk", 0 0;
v0x600003a2b7b0_0 .var "global_sync_in", 0 0;
v0x600003a2b840_0 .var/i "i", 31 0;
v0x600003a2b8d0_0 .var "noc_rx_addr", 19 0;
v0x600003a2b960_0 .var "noc_rx_data", 255 0;
v0x600003a2b9f0_0 .var "noc_rx_is_instr", 0 0;
v0x600003a2ba80_0 .net "noc_rx_ready", 0 0, L_0x600003962e40;  1 drivers
v0x600003a2bb10_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a2bba0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a2bc30_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x600003a2bcc0_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a2bd50_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x600003a2bde0_0 .var "row0", 255 0;
v0x600003a2be70_0 .var "row1", 255 0;
v0x600003a2bf00_0 .var "row2", 255 0;
v0x600003a24000_0 .var "row3", 255 0;
v0x600003a24090_0 .var "rst_n", 0 0;
v0x600003a24120_0 .var "sync_grant", 0 0;
v0x600003a241b0_0 .net "sync_request", 0 0, L_0x600002378f50;  1 drivers
v0x600003a24240_0 .net "tpc_busy", 0 0, L_0x600002379110;  1 drivers
v0x600003a242d0_0 .net "tpc_done", 0 0, L_0x600002378fc0;  1 drivers
v0x600003a24360_0 .net "tpc_error", 0 0, L_0x600002378ee0;  1 drivers
v0x600003a243f0_0 .var "tpc_start", 0 0;
v0x600003a24480_0 .var "tpc_start_pc", 19 0;
E_0x600001d35b40 .event negedge, v0x600003a4c090_0;
S_0x126695310 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x12669a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x126810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x126810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x126810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x126810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x126810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x126810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x126810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x126810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x126810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x126810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x126810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x126810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x126810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x126810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x126810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x126810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x126811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002379ea0 .functor BUFZ 1, v0x600003a283f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002374690 .functor OR 1, L_0x600003967ca0, L_0x600003967e80, C4<0>, C4<0>;
L_0x600002374700 .functor AND 1, L_0x600002374620, L_0x600002374690, C4<1>, C4<1>;
L_0x600002374770 .functor BUFZ 1, v0x600003a29440_0, C4<0>, C4<0>, C4<0>;
L_0x6000023747e0 .functor BUFZ 1, v0x600003a28f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000023753b0 .functor AND 1, v0x600003a2bb10_0, L_0x600003962e40, C4<1>, C4<1>;
L_0x600002375420 .functor AND 1, L_0x6000023753b0, L_0x600003962ee0, C4<1>, C4<1>;
v0x600003a2e370_0 .net *"_ivl_24", 19 0, L_0x6000039675c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2e400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x600003a2e490_0 .net *"_ivl_28", 19 0, L_0x600003967660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a2e520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a2e5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x600003a2e640_0 .net *"_ivl_38", 19 0, L_0x600003967840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2e6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x600003a2e760_0 .net *"_ivl_42", 19 0, L_0x6000039678e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2e7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a2e880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x600003a2e910_0 .net *"_ivl_52", 19 0, L_0x600003967ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2e9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x600003a2ea30_0 .net *"_ivl_56", 19 0, L_0x600003967b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a2eac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003a2eb50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x600003a2ebe0_0 .net *"_ivl_65", 127 0, L_0x600003967d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a2ec70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x600003a2ed00_0 .net *"_ivl_70", 0 0, L_0x600003967ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a2ed90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x600003a2ee20_0 .net *"_ivl_74", 0 0, L_0x600003967e80;  1 drivers
v0x600003a2eeb0_0 .net *"_ivl_77", 0 0, L_0x600002374690;  1 drivers
v0x600003a2ef40_0 .net *"_ivl_87", 0 0, L_0x6000023753b0;  1 drivers
v0x600003a2efd0_0 .net *"_ivl_89", 0 0, L_0x600003962ee0;  1 drivers
v0x600003a2f060_0 .var "act_data_d", 31 0;
v0x600003a2f0f0_0 .var "act_valid_d", 0 0;
v0x600003a2f180_0 .var "act_valid_d2", 0 0;
v0x600003a2f210_0 .net "axi_araddr", 39 0, L_0x600002375030;  alias, 1 drivers
v0x600003a2f2a0_0 .net "axi_arlen", 7 0, L_0x6000023750a0;  alias, 1 drivers
v0x600003a2f330_0 .net "axi_arready", 0 0, v0x600003a2ad90_0;  1 drivers
v0x600003a2f3c0_0 .net "axi_arvalid", 0 0, L_0x600002375180;  alias, 1 drivers
v0x600003a2f450_0 .net "axi_awaddr", 39 0, L_0x600002374d90;  alias, 1 drivers
v0x600003a2f4e0_0 .net "axi_awlen", 7 0, L_0x600002374e00;  alias, 1 drivers
v0x600003a2f570_0 .net "axi_awready", 0 0, v0x600003a2afd0_0;  1 drivers
v0x600003a2f600_0 .net "axi_awvalid", 0 0, L_0x600002374e70;  alias, 1 drivers
v0x600003a2f690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600003a2f720_0 .net "axi_bresp", 1 0, v0x600003a2b180_0;  1 drivers
v0x600003a2f7b0_0 .net "axi_bvalid", 0 0, v0x600003a2b210_0;  1 drivers
v0x600003a2f840_0 .net "axi_rdata", 255 0, v0x600003a2b2a0_0;  1 drivers
v0x600003a2f8d0_0 .net "axi_rlast", 0 0, v0x600003a2b330_0;  1 drivers
v0x600003a2f960_0 .net "axi_rready", 0 0, L_0x6000023751f0;  alias, 1 drivers
v0x600003a2f9f0_0 .net "axi_rvalid", 0 0, v0x600003a2b450_0;  1 drivers
v0x600003a2fa80_0 .net "axi_wdata", 255 0, L_0x600002374ee0;  alias, 1 drivers
v0x600003a2fb10_0 .net "axi_wlast", 0 0, L_0x600002374f50;  alias, 1 drivers
v0x600003a2fba0_0 .net "axi_wready", 0 0, v0x600003a2b600_0;  1 drivers
v0x600003a2fc30_0 .net "axi_wvalid", 0 0, L_0x600002374fc0;  alias, 1 drivers
v0x600003a2fcc0_0 .net "clk", 0 0, v0x600003a2b720_0;  1 drivers
v0x600003a2fd50_0 .net "dma_lcp_done", 0 0, L_0x600002374b60;  1 drivers
v0x600003a2fde0_0 .net "dma_lcp_ready", 0 0, L_0x600003961f40;  1 drivers
v0x600003a2fe70_0 .net "dma_sram_addr", 19 0, v0x600003a4ce10_0;  1 drivers
v0x600003a2ff00_0 .net "dma_sram_rdata", 255 0, L_0x600002375340;  1 drivers
v0x600003a28000_0 .net "dma_sram_re", 0 0, L_0x600002374d20;  1 drivers
v0x600003a28090_0 .net "dma_sram_ready", 0 0, L_0x600003962da0;  1 drivers
v0x600003a28120_0 .net "dma_sram_wdata", 255 0, L_0x600002374c40;  1 drivers
v0x600003a281b0_0 .net "dma_sram_we", 0 0, L_0x600002374cb0;  1 drivers
v0x600003a28240_0 .net "global_sync_in", 0 0, v0x600003a2b7b0_0;  1 drivers
v0x600003a282d0 .array "instr_mem", 4095 0, 127 0;
v0x600003a28360_0 .var "instr_rdata_reg", 127 0;
v0x600003a283f0_0 .var "instr_valid_reg", 0 0;
v0x600003a28480_0 .net "lcp_dma_cmd", 127 0, v0x600003a4e910_0;  1 drivers
v0x600003a28510_0 .net "lcp_dma_valid", 0 0, L_0x6000023791f0;  1 drivers
v0x600003a285a0_0 .net "lcp_imem_addr", 19 0, L_0x600002379c70;  1 drivers
v0x600003a28630_0 .net "lcp_imem_data", 127 0, v0x600003a28360_0;  1 drivers
v0x600003a286c0_0 .net "lcp_imem_re", 0 0, L_0x600002379ce0;  1 drivers
v0x600003a28750_0 .net "lcp_imem_valid", 0 0, L_0x600002379ea0;  1 drivers
v0x600003a287e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003a4f600_0;  1 drivers
v0x600003a28870_0 .net "lcp_mxu_valid", 0 0, L_0x600002379490;  1 drivers
v0x600003a28900_0 .net "lcp_vpu_cmd", 127 0, v0x600003a48240_0;  1 drivers
v0x600003a28990_0 .net "lcp_vpu_valid", 0 0, L_0x6000023792d0;  1 drivers
v0x600003a28a20_0 .net "mxu_a_addr", 19 0, L_0x600003967980;  1 drivers
v0x600003a28ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002375260;  1 drivers
v0x600003a28b40_0 .net "mxu_a_re", 0 0, L_0x600003967a20;  1 drivers
v0x600003a28bd0_0 .net "mxu_a_ready", 0 0, L_0x600003962c60;  1 drivers
v0x600003a28c60_0 .net "mxu_cfg_k", 15 0, L_0x600003969900;  1 drivers
v0x600003a28cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000039697c0;  1 drivers
v0x600003a28d80_0 .net "mxu_cfg_n", 15 0, L_0x600003969860;  1 drivers
v0x600003a28e10_0 .var "mxu_col_cnt", 4 0;
v0x600003a28ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003a28f30_0 .var "mxu_done_reg", 0 0;
v0x600003a28fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000039695e0;  1 drivers
v0x600003a29050_0 .net "mxu_lcp_done", 0 0, L_0x6000023747e0;  1 drivers
v0x600003a290e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002374770;  1 drivers
v0x600003a29170_0 .net "mxu_o_addr", 19 0, L_0x600003967c00;  1 drivers
v0x600003a29200_0 .net "mxu_o_ready", 0 0, L_0x600003962d00;  1 drivers
v0x600003a29290_0 .net "mxu_o_wdata", 255 0, L_0x600003967de0;  1 drivers
v0x600003a29320_0 .net "mxu_o_we", 0 0, L_0x600002374700;  1 drivers
v0x600003a293b0_0 .var "mxu_out_cnt", 15 0;
v0x600003a29440_0 .var "mxu_ready_reg", 0 0;
v0x600003a294d0_0 .net "mxu_src0_addr", 15 0, L_0x600003969680;  1 drivers
v0x600003a29560_0 .net "mxu_src1_addr", 15 0, L_0x600003969720;  1 drivers
v0x600003a295f0_0 .var "mxu_start_array", 0 0;
v0x600003a29680_0 .var "mxu_start_array_d", 0 0;
v0x600003a29710_0 .var "mxu_state", 2 0;
v0x600003a297a0_0 .net "mxu_subop", 7 0, L_0x600003969540;  1 drivers
v0x600003a29830_0 .net "mxu_w_addr", 19 0, L_0x600003967700;  1 drivers
v0x600003a298c0_0 .net "mxu_w_rdata", 255 0, v0x600003a538d0_0;  1 drivers
v0x600003a29950_0 .net "mxu_w_re", 0 0, L_0x6000039677a0;  1 drivers
v0x600003a299e0_0 .net "mxu_w_ready", 0 0, L_0x600003962b20;  1 drivers
v0x600003a29a70_0 .net "noc_data_write", 0 0, L_0x600002375420;  1 drivers
v0x600003a29b00_0 .net "noc_rx_addr", 19 0, v0x600003a2b8d0_0;  1 drivers
v0x600003a29b90_0 .net "noc_rx_data", 255 0, v0x600003a2b960_0;  1 drivers
v0x600003a29c20_0 .net "noc_rx_is_instr", 0 0, v0x600003a2b9f0_0;  1 drivers
v0x600003a29cb0_0 .net "noc_rx_ready", 0 0, L_0x600003962e40;  alias, 1 drivers
v0x600003a29d40_0 .net "noc_rx_valid", 0 0, v0x600003a2bb10_0;  1 drivers
v0x600003a29dd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x600003a29e60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x600003a29ef0_0 .net "noc_tx_ready", 0 0, v0x600003a2bcc0_0;  1 drivers
v0x600003a29f80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x600003a2a010_0 .net "rst_n", 0 0, v0x600003a24090_0;  1 drivers
v0x600003a2a0a0_0 .net "sync_grant", 0 0, v0x600003a24120_0;  1 drivers
v0x600003a2a130_0 .net "sync_request", 0 0, L_0x600002378f50;  alias, 1 drivers
v0x600003a2a1c0_0 .net "systolic_busy", 0 0, L_0x600002374540;  1 drivers
v0x600003a2a250_0 .net "systolic_done", 0 0, L_0x6000039670c0;  1 drivers
v0x600003a2a2e0_0 .net "systolic_result", 127 0, L_0x600003966c60;  1 drivers
v0x600003a2a370_0 .net "systolic_result_valid", 0 0, L_0x600002374620;  1 drivers
v0x600003a2a400_0 .net "tpc_busy", 0 0, L_0x600002379110;  alias, 1 drivers
v0x600003a2a490_0 .net "tpc_done", 0 0, L_0x600002378fc0;  alias, 1 drivers
v0x600003a2a520_0 .net "tpc_error", 0 0, L_0x600002378ee0;  alias, 1 drivers
v0x600003a2a5b0_0 .net "tpc_start", 0 0, v0x600003a243f0_0;  1 drivers
v0x600003a2a640_0 .net "tpc_start_pc", 19 0, v0x600003a24480_0;  1 drivers
v0x600003a2a6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002374930;  1 drivers
v0x600003a2a760_0 .net "vpu_lcp_ready", 0 0, L_0x600003961a40;  1 drivers
v0x600003a2a7f0_0 .net "vpu_sram_addr", 19 0, v0x600003a2d710_0;  1 drivers
v0x600003a2a880_0 .net "vpu_sram_rdata", 255 0, L_0x6000023752d0;  1 drivers
v0x600003a2a910_0 .net "vpu_sram_re", 0 0, L_0x600002374af0;  1 drivers
v0x600003a2a9a0_0 .net "vpu_sram_ready", 0 0, L_0x600003962bc0;  1 drivers
v0x600003a2aa30_0 .net "vpu_sram_wdata", 255 0, L_0x600002374a10;  1 drivers
v0x600003a2aac0_0 .net "vpu_sram_we", 0 0, L_0x600002374a80;  1 drivers
v0x600003a2ab50_0 .var "weight_load_col_d", 1 0;
v0x600003a2abe0_0 .var "weight_load_en_d", 0 0;
L_0x600003969540 .part v0x600003a4f600_0, 112, 8;
L_0x6000039695e0 .part v0x600003a4f600_0, 96, 16;
L_0x600003969680 .part v0x600003a4f600_0, 80, 16;
L_0x600003969720 .part v0x600003a4f600_0, 64, 16;
L_0x6000039697c0 .part v0x600003a4f600_0, 48, 16;
L_0x600003969860 .part v0x600003a4f600_0, 32, 16;
L_0x600003969900 .part v0x600003a4f600_0, 16, 16;
L_0x600003967520 .part v0x600003a538d0_0, 0, 32;
L_0x6000039675c0 .concat [ 16 4 0 0], L_0x600003969720, L_0x12809a530;
L_0x600003967660 .concat [ 5 15 0 0], v0x600003a28e10_0, L_0x12809a578;
L_0x600003967700 .arith/sum 20, L_0x6000039675c0, L_0x600003967660;
L_0x6000039677a0 .cmp/eq 3, v0x600003a29710_0, L_0x12809a5c0;
L_0x600003967840 .concat [ 16 4 0 0], L_0x600003969680, L_0x12809a608;
L_0x6000039678e0 .concat [ 16 4 0 0], v0x600003a28ea0_0, L_0x12809a650;
L_0x600003967980 .arith/sum 20, L_0x600003967840, L_0x6000039678e0;
L_0x600003967a20 .cmp/eq 3, v0x600003a29710_0, L_0x12809a698;
L_0x600003967ac0 .concat [ 16 4 0 0], L_0x6000039695e0, L_0x12809a6e0;
L_0x600003967b60 .concat [ 16 4 0 0], v0x600003a293b0_0, L_0x12809a728;
L_0x600003967c00 .arith/sum 20, L_0x600003967ac0, L_0x600003967b60;
L_0x600003967d40 .part L_0x600003966c60, 0, 128;
L_0x600003967de0 .concat [ 128 128 0 0], L_0x600003967d40, L_0x12809a770;
L_0x600003967ca0 .cmp/eq 3, v0x600003a29710_0, L_0x12809a7b8;
L_0x600003967e80 .cmp/eq 3, v0x600003a29710_0, L_0x12809a800;
L_0x600003962e40 .reduce/nor L_0x600002379110;
L_0x600003962ee0 .reduce/nor v0x600003a2b9f0_0;
S_0x12666b070 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x126695310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x126818400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x126818440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x126818480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1268184c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x126818500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x126818540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x126818580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1268185c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x126818600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x126818640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x126818680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1268186c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x126818700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x126818740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x126818780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1268187c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x126818800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x126818840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x126818880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1268188c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x126818900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002374b60 .functor BUFZ 1, v0x600003a4c510_0, C4<0>, C4<0>, C4<0>;
L_0x600002374c40 .functor BUFZ 256, v0x600003a4d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002374cb0 .functor BUFZ 1, v0x600003a4d290_0, C4<0>, C4<0>, C4<0>;
L_0x600002374d20 .functor BUFZ 1, v0x600003a4cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002374d90 .functor BUFZ 40, v0x600003a73450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002374e00 .functor BUFZ 8, v0x600003a73570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002374e70 .functor BUFZ 1, v0x600003a73720_0, C4<0>, C4<0>, C4<0>;
L_0x600002374ee0 .functor BUFZ 256, v0x600003a73cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002374f50 .functor BUFZ 1, v0x600003a73de0_0, C4<0>, C4<0>, C4<0>;
L_0x600002374fc0 .functor BUFZ 1, v0x600003a746c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002375030 .functor BUFZ 40, v0x600003a73060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000023750a0 .functor BUFZ 8, v0x600003a73180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002375180 .functor BUFZ 1, v0x600003a73330_0, C4<0>, C4<0>, C4<0>;
L_0x6000023751f0 .functor BUFZ 1, v0x600003a73b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a72f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600003a72fd0_0 .net "axi_araddr", 39 0, L_0x600002375030;  alias, 1 drivers
v0x600003a73060_0 .var "axi_araddr_reg", 39 0;
v0x600003a730f0_0 .net "axi_arlen", 7 0, L_0x6000023750a0;  alias, 1 drivers
v0x600003a73180_0 .var "axi_arlen_reg", 7 0;
v0x600003a73210_0 .net "axi_arready", 0 0, v0x600003a2ad90_0;  alias, 1 drivers
v0x600003a732a0_0 .net "axi_arvalid", 0 0, L_0x600002375180;  alias, 1 drivers
v0x600003a73330_0 .var "axi_arvalid_reg", 0 0;
v0x600003a733c0_0 .net "axi_awaddr", 39 0, L_0x600002374d90;  alias, 1 drivers
v0x600003a73450_0 .var "axi_awaddr_reg", 39 0;
v0x600003a734e0_0 .net "axi_awlen", 7 0, L_0x600002374e00;  alias, 1 drivers
v0x600003a73570_0 .var "axi_awlen_reg", 7 0;
v0x600003a73600_0 .net "axi_awready", 0 0, v0x600003a2afd0_0;  alias, 1 drivers
v0x600003a73690_0 .net "axi_awvalid", 0 0, L_0x600002374e70;  alias, 1 drivers
v0x600003a73720_0 .var "axi_awvalid_reg", 0 0;
v0x600003a737b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600003a73840_0 .net "axi_bresp", 1 0, v0x600003a2b180_0;  alias, 1 drivers
v0x600003a738d0_0 .net "axi_bvalid", 0 0, v0x600003a2b210_0;  alias, 1 drivers
v0x600003a73960_0 .net "axi_rdata", 255 0, v0x600003a2b2a0_0;  alias, 1 drivers
v0x600003a739f0_0 .net "axi_rlast", 0 0, v0x600003a2b330_0;  alias, 1 drivers
v0x600003a73a80_0 .net "axi_rready", 0 0, L_0x6000023751f0;  alias, 1 drivers
v0x600003a73b10_0 .var "axi_rready_reg", 0 0;
v0x600003a73ba0_0 .net "axi_rvalid", 0 0, v0x600003a2b450_0;  alias, 1 drivers
v0x600003a73c30_0 .net "axi_wdata", 255 0, L_0x600002374ee0;  alias, 1 drivers
v0x600003a73cc0_0 .var "axi_wdata_reg", 255 0;
v0x600003a73d50_0 .net "axi_wlast", 0 0, L_0x600002374f50;  alias, 1 drivers
v0x600003a73de0_0 .var "axi_wlast_reg", 0 0;
v0x600003a73e70_0 .net "axi_wready", 0 0, v0x600003a2b600_0;  alias, 1 drivers
v0x600003a73f00_0 .net "axi_wvalid", 0 0, L_0x600002374fc0;  alias, 1 drivers
v0x600003a746c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003a74630_0 .net "cfg_cols", 11 0, L_0x600003961d60;  1 drivers
v0x600003a4c000_0 .net "cfg_rows", 11 0, L_0x600003961cc0;  1 drivers
v0x600003a4c090_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a4c120_0 .net "cmd", 127 0, v0x600003a4e910_0;  alias, 1 drivers
v0x600003a4c1b0_0 .net "cmd_done", 0 0, L_0x600002374b60;  alias, 1 drivers
v0x600003a4c240_0 .net "cmd_ready", 0 0, L_0x600003961f40;  alias, 1 drivers
v0x600003a4c2d0_0 .net "cmd_valid", 0 0, L_0x6000023791f0;  alias, 1 drivers
v0x600003a4c360_0 .var "col_count", 11 0;
v0x600003a4c3f0_0 .var "cols_cfg", 11 0;
v0x600003a4c480_0 .var "data_buf", 255 0;
v0x600003a4c510_0 .var "done_reg", 0 0;
v0x600003a4c5a0_0 .net "ext_addr", 39 0, L_0x600003961b80;  1 drivers
v0x600003a4c630_0 .var "ext_base", 39 0;
v0x600003a4c6c0_0 .var "ext_ptr", 39 0;
v0x600003a4c750_0 .net "ext_stride", 11 0, L_0x600003961e00;  1 drivers
v0x600003a4c7e0_0 .var "ext_stride_cfg", 11 0;
v0x600003a4c870_0 .net "int_addr", 19 0, L_0x600003961c20;  1 drivers
v0x600003a4c900_0 .var "int_base", 19 0;
v0x600003a4c990_0 .var "int_ptr", 19 0;
v0x600003a4ca20_0 .net "int_stride", 11 0, L_0x600003961ea0;  1 drivers
v0x600003a4cab0_0 .var "int_stride_cfg", 11 0;
v0x600003a4cb40_0 .var "op_type", 7 0;
v0x600003a4cbd0_0 .var "row_count", 11 0;
v0x600003a4cc60_0 .var "rows_cfg", 11 0;
v0x600003a4ccf0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a4cd80_0 .net "sram_addr", 19 0, v0x600003a4ce10_0;  alias, 1 drivers
v0x600003a4ce10_0 .var "sram_addr_reg", 19 0;
v0x600003a4cea0_0 .net "sram_rdata", 255 0, L_0x600002375340;  alias, 1 drivers
v0x600003a4cf30_0 .net "sram_re", 0 0, L_0x600002374d20;  alias, 1 drivers
v0x600003a4cfc0_0 .var "sram_re_reg", 0 0;
v0x600003a4d050_0 .net "sram_ready", 0 0, L_0x600003962da0;  alias, 1 drivers
v0x600003a4d0e0_0 .net "sram_wdata", 255 0, L_0x600002374c40;  alias, 1 drivers
v0x600003a4d170_0 .var "sram_wdata_reg", 255 0;
v0x600003a4d200_0 .net "sram_we", 0 0, L_0x600002374cb0;  alias, 1 drivers
v0x600003a4d290_0 .var "sram_we_reg", 0 0;
v0x600003a4d320_0 .var "state", 3 0;
v0x600003a4d3b0_0 .net "subop", 7 0, L_0x600003961ae0;  1 drivers
E_0x600001d36500/0 .event negedge, v0x600003a4ccf0_0;
E_0x600001d36500/1 .event posedge, v0x600003a4c090_0;
E_0x600001d36500 .event/or E_0x600001d36500/0, E_0x600001d36500/1;
L_0x600003961ae0 .part v0x600003a4e910_0, 112, 8;
L_0x600003961b80 .part v0x600003a4e910_0, 72, 40;
L_0x600003961c20 .part v0x600003a4e910_0, 52, 20;
L_0x600003961cc0 .part v0x600003a4e910_0, 40, 12;
L_0x600003961d60 .part v0x600003a4e910_0, 28, 12;
L_0x600003961e00 .part v0x600003a4e910_0, 16, 12;
L_0x600003961ea0 .part v0x600003a4e910_0, 4, 12;
L_0x600003961f40 .cmp/eq 4, v0x600003a4d320_0, L_0x12809a920;
S_0x12666ac30 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x126695310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x126819000 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x126819040 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x126819080 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1268190c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x126819100 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x126819140 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x126819180 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1268191c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x126819200 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x126819240 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x126819280 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1268192c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x126819300 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x126819340 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x126819380 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1268193c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x126819400 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x126819440 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x126819480 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1268194c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x126819500 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x126819540 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x126819580 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1268195c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x126819600 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x126819640 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x126819680 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002379f80 .functor AND 1, L_0x600003968b40, L_0x600003968c80, C4<1>, C4<1>;
L_0x600002379c00 .functor AND 1, L_0x600002379f80, L_0x600003968820, C4<1>, C4<1>;
L_0x600002379c70 .functor BUFZ 20, v0x600003a4ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002379ce0 .functor BUFZ 1, v0x600003a4f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002379490 .functor BUFZ 1, v0x600003a4f840_0, C4<0>, C4<0>, C4<0>;
L_0x6000023792d0 .functor BUFZ 1, v0x600003a48480_0, C4<0>, C4<0>, C4<0>;
L_0x6000023791f0 .functor BUFZ 1, v0x600003a4eb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000023790a0 .functor AND 1, L_0x6000039692c0, L_0x600003969360, C4<1>, C4<1>;
L_0x600002379110 .functor AND 1, L_0x6000023790a0, L_0x600003969400, C4<1>, C4<1>;
L_0x600002378fc0 .functor BUFZ 1, v0x600003a4ec70_0, C4<0>, C4<0>, C4<0>;
L_0x600002378ee0 .functor BUFZ 1, v0x600003a4ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600002378f50 .functor BUFZ 1, v0x600003a48090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4d4d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4d560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x600003a4d5f0_0 .net *"_ivl_14", 0 0, L_0x600003968b40;  1 drivers
v0x600003a4d680_0 .net *"_ivl_16", 31 0, L_0x600003968be0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4d710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x600003a4d830_0 .net *"_ivl_22", 0 0, L_0x600003968c80;  1 drivers
v0x600003a4d8c0_0 .net *"_ivl_25", 0 0, L_0x600002379f80;  1 drivers
v0x600003a4d950_0 .net *"_ivl_26", 31 0, L_0x600003968d20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4d9e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4da70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x600003a4db00_0 .net *"_ivl_32", 0 0, L_0x600003968820;  1 drivers
v0x600003a4db90_0 .net *"_ivl_36", 31 0, L_0x600003968640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4dc20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x600003a4dd40_0 .net *"_ivl_44", 31 0, L_0x600003968500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4ddd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4de60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x600003a4def0_0 .net *"_ivl_52", 31 0, L_0x600003969180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4df80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4e010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a4e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x600003a4e130_0 .net *"_ivl_78", 0 0, L_0x6000039692c0;  1 drivers
v0x600003a4e1c0_0 .net *"_ivl_8", 31 0, L_0x600003968aa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003a4e250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x600003a4e2e0_0 .net *"_ivl_82", 0 0, L_0x600003969360;  1 drivers
v0x600003a4e370_0 .net *"_ivl_85", 0 0, L_0x6000023790a0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003a4e400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x600003a4e490_0 .net *"_ivl_88", 0 0, L_0x600003969400;  1 drivers
v0x600003a4e520_0 .net "all_done", 0 0, L_0x600002379c00;  1 drivers
v0x600003a4e5b0_0 .net "busy", 0 0, L_0x600002379110;  alias, 1 drivers
v0x600003a4e640_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a4e6d0_0 .var "decoded_opcode", 7 0;
v0x600003a4e760_0 .var "decoded_subop", 7 0;
v0x600003a4e7f0_0 .net "dma_clear", 0 0, L_0x600003969220;  1 drivers
v0x600003a4e880_0 .net "dma_cmd", 127 0, v0x600003a4e910_0;  alias, 1 drivers
v0x600003a4e910_0 .var "dma_cmd_reg", 127 0;
v0x600003a4e9a0_0 .net "dma_done", 0 0, L_0x600002374b60;  alias, 1 drivers
v0x600003a4ea30_0 .net "dma_ready", 0 0, L_0x600003961f40;  alias, 1 drivers
v0x600003a4eac0_0 .net "dma_valid", 0 0, L_0x6000023791f0;  alias, 1 drivers
v0x600003a4eb50_0 .var "dma_valid_reg", 0 0;
v0x600003a4ebe0_0 .net "done", 0 0, L_0x600002378fc0;  alias, 1 drivers
v0x600003a4ec70_0 .var "done_reg", 0 0;
v0x600003a4ed00_0 .net "error", 0 0, L_0x600002378ee0;  alias, 1 drivers
v0x600003a4ed90_0 .var "error_reg", 0 0;
v0x600003a4ee20_0 .net "global_sync_in", 0 0, v0x600003a2b7b0_0;  alias, 1 drivers
v0x600003a4eeb0_0 .net "imem_addr", 19 0, L_0x600002379c70;  alias, 1 drivers
v0x600003a4ef40_0 .var "imem_addr_reg", 19 0;
v0x600003a4efd0_0 .net "imem_data", 127 0, v0x600003a28360_0;  alias, 1 drivers
v0x600003a4f060_0 .net "imem_re", 0 0, L_0x600002379ce0;  alias, 1 drivers
v0x600003a4f0f0_0 .var "imem_re_reg", 0 0;
v0x600003a4f180_0 .net "imem_valid", 0 0, L_0x600002379ea0;  alias, 1 drivers
v0x600003a4f210_0 .var "instr_reg", 127 0;
v0x600003a4f2a0_0 .net "loop_count", 15 0, L_0x600003968960;  1 drivers
v0x600003a4f330 .array "loop_counter", 3 0, 15 0;
v0x600003a4f3c0_0 .var "loop_sp", 1 0;
v0x600003a4f450 .array "loop_start_addr", 3 0, 19 0;
v0x600003a4f4e0_0 .net "mxu_clear", 0 0, L_0x6000039685a0;  1 drivers
v0x600003a4f570_0 .net "mxu_cmd", 127 0, v0x600003a4f600_0;  alias, 1 drivers
v0x600003a4f600_0 .var "mxu_cmd_reg", 127 0;
v0x600003a4f690_0 .net "mxu_done", 0 0, L_0x6000023747e0;  alias, 1 drivers
v0x600003a4f720_0 .net "mxu_ready", 0 0, L_0x600002374770;  alias, 1 drivers
v0x600003a4f7b0_0 .net "mxu_valid", 0 0, L_0x600002379490;  alias, 1 drivers
v0x600003a4f840_0 .var "mxu_valid_reg", 0 0;
v0x600003a4f8d0_0 .net "opcode", 7 0, L_0x600003968f00;  1 drivers
v0x600003a4f960_0 .var "pc", 19 0;
v0x600003a4f9f0_0 .var "pending_dma", 7 0;
v0x600003a4fa80_0 .var "pending_mxu", 7 0;
v0x600003a4fb10_0 .var "pending_vpu", 7 0;
v0x600003a4fba0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a4fc30_0 .net "start", 0 0, v0x600003a243f0_0;  alias, 1 drivers
v0x600003a4fcc0_0 .net "start_pc", 19 0, v0x600003a24480_0;  alias, 1 drivers
v0x600003a4fd50_0 .var "state", 3 0;
v0x600003a4fde0_0 .net "subop", 7 0, L_0x600003969040;  1 drivers
v0x600003a4fe70_0 .net "sync_grant", 0 0, v0x600003a24120_0;  alias, 1 drivers
v0x600003a4ff00_0 .net "sync_mask", 7 0, L_0x600003968a00;  1 drivers
v0x600003a48000_0 .net "sync_request", 0 0, L_0x600002378f50;  alias, 1 drivers
v0x600003a48090_0 .var "sync_request_reg", 0 0;
v0x600003a48120_0 .net "vpu_clear", 0 0, L_0x6000039690e0;  1 drivers
v0x600003a481b0_0 .net "vpu_cmd", 127 0, v0x600003a48240_0;  alias, 1 drivers
v0x600003a48240_0 .var "vpu_cmd_reg", 127 0;
v0x600003a482d0_0 .net "vpu_done", 0 0, L_0x600002374930;  alias, 1 drivers
v0x600003a48360_0 .net "vpu_ready", 0 0, L_0x600003961a40;  alias, 1 drivers
v0x600003a483f0_0 .net "vpu_valid", 0 0, L_0x6000023792d0;  alias, 1 drivers
v0x600003a48480_0 .var "vpu_valid_reg", 0 0;
L_0x600003968f00 .part v0x600003a28360_0, 120, 8;
L_0x600003969040 .part v0x600003a28360_0, 112, 8;
L_0x600003968960 .part v0x600003a28360_0, 32, 16;
L_0x600003968a00 .part v0x600003a28360_0, 104, 8;
L_0x600003968aa0 .concat [ 8 24 0 0], v0x600003a4fa80_0, L_0x128098010;
L_0x600003968b40 .cmp/eq 32, L_0x600003968aa0, L_0x128098058;
L_0x600003968be0 .concat [ 8 24 0 0], v0x600003a4fb10_0, L_0x1280980a0;
L_0x600003968c80 .cmp/eq 32, L_0x600003968be0, L_0x1280980e8;
L_0x600003968d20 .concat [ 8 24 0 0], v0x600003a4f9f0_0, L_0x128098130;
L_0x600003968820 .cmp/eq 32, L_0x600003968d20, L_0x128098178;
L_0x600003968640 .concat [ 8 24 0 0], v0x600003a4fa80_0, L_0x1280981c0;
L_0x6000039685a0 .cmp/eq 32, L_0x600003968640, L_0x128098208;
L_0x600003968500 .concat [ 8 24 0 0], v0x600003a4fb10_0, L_0x128098250;
L_0x6000039690e0 .cmp/eq 32, L_0x600003968500, L_0x128098298;
L_0x600003969180 .concat [ 8 24 0 0], v0x600003a4f9f0_0, L_0x1280982e0;
L_0x600003969220 .cmp/eq 32, L_0x600003969180, L_0x128098328;
L_0x6000039692c0 .cmp/ne 4, v0x600003a4fd50_0, L_0x128098370;
L_0x600003969360 .cmp/ne 4, v0x600003a4fd50_0, L_0x1280983b8;
L_0x600003969400 .cmp/ne 4, v0x600003a4fd50_0, L_0x128098400;
S_0x126690ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12666ac30;
 .timescale 0 0;
v0x600003a4d440_0 .var/i "i", 31 0;
S_0x12668e470 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x126695310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12668be20 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12668be60 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12668bea0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12668bee0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12668bf20 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12668bf60 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12668bfa0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12668bfe0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002374310 .functor OR 1, L_0x600003966d00, L_0x600003966da0, C4<0>, C4<0>;
L_0x600002374380 .functor AND 1, L_0x600003966e40, v0x600003a29680_0, C4<1>, C4<1>;
L_0x6000023743f0 .functor AND 1, L_0x600002374380, L_0x600003966ee0, C4<1>, C4<1>;
L_0x600002374460 .functor OR 1, L_0x600002374310, L_0x6000023743f0, C4<0>, C4<0>;
L_0x6000023744d0 .functor BUFZ 1, L_0x600002374460, C4<0>, C4<0>, C4<0>;
L_0x600002374540 .functor AND 1, L_0x600003966f80, L_0x600003967020, C4<1>, C4<1>;
L_0x6000023745b0 .functor AND 1, L_0x600003967200, L_0x6000039672a0, C4<1>, C4<1>;
L_0x600002374620 .functor AND 1, L_0x6000023745b0, L_0x600003967480, C4<1>, C4<1>;
v0x600003a56d00_0 .net *"_ivl_101", 0 0, L_0x600003967480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a56d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600003a56e20_0 .net *"_ivl_39", 0 0, L_0x600003966d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a56eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600003a56f40_0 .net *"_ivl_43", 0 0, L_0x600003966da0;  1 drivers
v0x600003a56fd0_0 .net *"_ivl_46", 0 0, L_0x600002374310;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a57060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x600003a570f0_0 .net *"_ivl_49", 0 0, L_0x600003966e40;  1 drivers
v0x600003a57180_0 .net *"_ivl_52", 0 0, L_0x600002374380;  1 drivers
v0x600003a57210_0 .net *"_ivl_54", 0 0, L_0x600003966ee0;  1 drivers
v0x600003a572a0_0 .net *"_ivl_56", 0 0, L_0x6000023743f0;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a57330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x600003a573c0_0 .net *"_ivl_63", 0 0, L_0x600003966f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003a57450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x600003a574e0_0 .net *"_ivl_67", 0 0, L_0x600003967020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003a57570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a57600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a57690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600003a57720_0 .net *"_ivl_83", 0 0, L_0x600003967200;  1 drivers
v0x600003a577b0_0 .net *"_ivl_85", 0 0, L_0x6000039672a0;  1 drivers
v0x600003a57840_0 .net *"_ivl_88", 0 0, L_0x6000023745b0;  1 drivers
v0x600003a578d0_0 .net *"_ivl_89", 31 0, L_0x600003967340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a57960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003a579f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003a57a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600003a57b10_0 .net *"_ivl_99", 31 0, L_0x6000039673e0;  1 drivers
v0x600003a57ba0_0 .net "act_data", 31 0, v0x600003a2f060_0;  1 drivers
v0x600003a57c30 .array "act_h", 19 0;
v0x600003a57c30_0 .net v0x600003a57c30 0, 7 0, L_0x600002378d90; 1 drivers
v0x600003a57c30_1 .net v0x600003a57c30 1, 7 0, v0x600003a495f0_0; 1 drivers
v0x600003a57c30_2 .net v0x600003a57c30 2, 7 0, v0x600003a4ab50_0; 1 drivers
v0x600003a57c30_3 .net v0x600003a57c30 3, 7 0, v0x600003a44120_0; 1 drivers
v0x600003a57c30_4 .net v0x600003a57c30 4, 7 0, v0x600003a45680_0; 1 drivers
v0x600003a57c30_5 .net v0x600003a57c30 5, 7 0, L_0x600002378c40; 1 drivers
v0x600003a57c30_6 .net v0x600003a57c30 6, 7 0, v0x600003a46be0_0; 1 drivers
v0x600003a57c30_7 .net v0x600003a57c30 7, 7 0, v0x600003a401b0_0; 1 drivers
v0x600003a57c30_8 .net v0x600003a57c30 8, 7 0, v0x600003a41710_0; 1 drivers
v0x600003a57c30_9 .net v0x600003a57c30 9, 7 0, v0x600003a42c70_0; 1 drivers
v0x600003a57c30_10 .net v0x600003a57c30 10, 7 0, L_0x600002378cb0; 1 drivers
v0x600003a57c30_11 .net v0x600003a57c30 11, 7 0, v0x600003a5c240_0; 1 drivers
v0x600003a57c30_12 .net v0x600003a57c30 12, 7 0, v0x600003a5d7a0_0; 1 drivers
v0x600003a57c30_13 .net v0x600003a57c30 13, 7 0, v0x600003a5ed00_0; 1 drivers
v0x600003a57c30_14 .net v0x600003a57c30 14, 7 0, v0x600003a582d0_0; 1 drivers
v0x600003a57c30_15 .net v0x600003a57c30 15, 7 0, L_0x600002378b60; 1 drivers
v0x600003a57c30_16 .net v0x600003a57c30 16, 7 0, v0x600003a59830_0; 1 drivers
v0x600003a57c30_17 .net v0x600003a57c30 17, 7 0, v0x600003a5ad90_0; 1 drivers
v0x600003a57c30_18 .net v0x600003a57c30 18, 7 0, v0x600003a54360_0; 1 drivers
v0x600003a57c30_19 .net v0x600003a57c30 19, 7 0, v0x600003a558c0_0; 1 drivers
v0x600003a57cc0_0 .net "act_ready", 0 0, L_0x600003967160;  1 drivers
v0x600003a57d50_0 .net "act_valid", 0 0, v0x600003a2f180_0;  1 drivers
v0x600003a57de0_0 .net "busy", 0 0, L_0x600002374540;  alias, 1 drivers
v0x600003a57e70_0 .net "cfg_k_tiles", 15 0, L_0x600003969900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a57f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600003a50000_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a50090_0 .var "cycle_count", 15 0;
v0x600003a50120_0 .var "cycle_count_next", 15 0;
v0x600003a48510_5 .array/port v0x600003a48510, 5;
v0x600003a501b0 .array "deskew_output", 3 0;
v0x600003a501b0_0 .net v0x600003a501b0 0, 31 0, v0x600003a48510_5; 1 drivers
v0x600003a48630_3 .array/port v0x600003a48630, 3;
v0x600003a501b0_1 .net v0x600003a501b0 1, 31 0, v0x600003a48630_3; 1 drivers
v0x600003a48750_1 .array/port v0x600003a48750, 1;
v0x600003a501b0_2 .net v0x600003a501b0 2, 31 0, v0x600003a48750_1; 1 drivers
v0x600003a501b0_3 .net v0x600003a501b0 3, 31 0, L_0x6000023740e0; 1 drivers
v0x600003a50240_0 .net "done", 0 0, L_0x6000039670c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003a502d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600003a50360_0 .net "pe_enable", 0 0, L_0x600002374460;  1 drivers
v0x600003a503f0 .array "psum_bottom", 3 0;
v0x600003a503f0_0 .net v0x600003a503f0 0, 31 0, L_0x600002363410; 1 drivers
v0x600003a503f0_1 .net v0x600003a503f0 1, 31 0, L_0x600002363330; 1 drivers
v0x600003a503f0_2 .net v0x600003a503f0 2, 31 0, L_0x6000023632c0; 1 drivers
v0x600003a503f0_3 .net v0x600003a503f0 3, 31 0, L_0x600002374070; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a50480 .array "psum_v", 19 0;
v0x600003a50480_0 .net v0x600003a50480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a50480_1 .net v0x600003a50480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a50480_2 .net v0x600003a50480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a50480_3 .net v0x600003a50480 3, 31 0, L_0x128098640; 1 drivers
v0x600003a50480_4 .net v0x600003a50480 4, 31 0, v0x600003a49b00_0; 1 drivers
v0x600003a50480_5 .net v0x600003a50480 5, 31 0, v0x600003a4b060_0; 1 drivers
v0x600003a50480_6 .net v0x600003a50480 6, 31 0, v0x600003a44630_0; 1 drivers
v0x600003a50480_7 .net v0x600003a50480 7, 31 0, v0x600003a45b90_0; 1 drivers
v0x600003a50480_8 .net v0x600003a50480 8, 31 0, v0x600003a470f0_0; 1 drivers
v0x600003a50480_9 .net v0x600003a50480 9, 31 0, v0x600003a406c0_0; 1 drivers
v0x600003a50480_10 .net v0x600003a50480 10, 31 0, v0x600003a41c20_0; 1 drivers
v0x600003a50480_11 .net v0x600003a50480 11, 31 0, v0x600003a43180_0; 1 drivers
v0x600003a50480_12 .net v0x600003a50480 12, 31 0, v0x600003a5c750_0; 1 drivers
v0x600003a50480_13 .net v0x600003a50480 13, 31 0, v0x600003a5dcb0_0; 1 drivers
v0x600003a50480_14 .net v0x600003a50480 14, 31 0, v0x600003a5f210_0; 1 drivers
v0x600003a50480_15 .net v0x600003a50480 15, 31 0, v0x600003a587e0_0; 1 drivers
v0x600003a50480_16 .net v0x600003a50480 16, 31 0, v0x600003a59d40_0; 1 drivers
v0x600003a50480_17 .net v0x600003a50480 17, 31 0, v0x600003a5b2a0_0; 1 drivers
v0x600003a50480_18 .net v0x600003a50480 18, 31 0, v0x600003a54870_0; 1 drivers
v0x600003a50480_19 .net v0x600003a50480 19, 31 0, v0x600003a55dd0_0; 1 drivers
v0x600003a50510_0 .net "result_data", 127 0, L_0x600003966c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a505a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600003a50630_0 .net "result_valid", 0 0, L_0x600002374620;  alias, 1 drivers
v0x600003a506c0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a50750_0 .net "skew_enable", 0 0, L_0x6000023744d0;  1 drivers
v0x600003a507e0 .array "skew_input", 3 0;
v0x600003a507e0_0 .net v0x600003a507e0 0, 7 0, L_0x600003969a40; 1 drivers
v0x600003a507e0_1 .net v0x600003a507e0 1, 7 0, L_0x600003969b80; 1 drivers
v0x600003a507e0_2 .net v0x600003a507e0 2, 7 0, L_0x600003969cc0; 1 drivers
v0x600003a507e0_3 .net v0x600003a507e0 3, 7 0, L_0x600003969e00; 1 drivers
v0x600003a50870 .array "skew_output", 3 0;
v0x600003a50870_0 .net v0x600003a50870 0, 7 0, v0x600003a48870_0; 1 drivers
v0x600003a50870_1 .net v0x600003a50870 1, 7 0, v0x600003a48b40_0; 1 drivers
v0x600003a50870_2 .net v0x600003a50870 2, 7 0, v0x600003a48e10_0; 1 drivers
v0x600003a50870_3 .net v0x600003a50870 3, 7 0, v0x600003a490e0_0; 1 drivers
v0x600003a50900_0 .net "start", 0 0, v0x600003a29680_0;  1 drivers
v0x600003a50990_0 .var "state", 2 0;
v0x600003a50a20_0 .var "state_next", 2 0;
v0x600003a50ab0_0 .net "weight_load_col", 1 0, v0x600003a2ab50_0;  1 drivers
v0x600003a50b40_0 .net "weight_load_data", 31 0, L_0x600003967520;  1 drivers
v0x600003a50bd0_0 .net "weight_load_en", 0 0, v0x600003a2abe0_0;  1 drivers
E_0x600001d36e00/0 .event anyedge, v0x600003a50990_0, v0x600003a50090_0, v0x600003a50900_0, v0x600003a50bd0_0;
E_0x600001d36e00/1 .event anyedge, v0x600003a57e70_0, v0x600003a502d0_0;
E_0x600001d36e00 .event/or E_0x600001d36e00/0, E_0x600001d36e00/1;
L_0x6000039699a0 .part v0x600003a2f060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003969a40 .functor MUXZ 8, L_0x128098448, L_0x6000039699a0, v0x600003a2f180_0, C4<>;
L_0x600003969ae0 .part v0x600003a2f060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003969b80 .functor MUXZ 8, L_0x128098490, L_0x600003969ae0, v0x600003a2f180_0, C4<>;
L_0x600003969c20 .part v0x600003a2f060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003969cc0 .functor MUXZ 8, L_0x1280984d8, L_0x600003969c20, v0x600003a2f180_0, C4<>;
L_0x600003969d60 .part v0x600003a2f060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003969e00 .functor MUXZ 8, L_0x128098520, L_0x600003969d60, v0x600003a2f180_0, C4<>;
L_0x600003969fe0 .part L_0x600003967520, 0, 8;
L_0x60000396a800 .part L_0x600003967520, 0, 8;
L_0x60000396b020 .part L_0x600003967520, 0, 8;
L_0x60000396b840 .part L_0x600003967520, 0, 8;
L_0x60000396fa20 .part L_0x600003967520, 8, 8;
L_0x60000396f3e0 .part L_0x600003967520, 8, 8;
L_0x60000396ec60 .part L_0x600003967520, 8, 8;
L_0x60000396dd60 .part L_0x600003967520, 8, 8;
L_0x60000396d680 .part L_0x600003967520, 16, 8;
L_0x60000396cd20 .part L_0x600003967520, 16, 8;
L_0x60000396e300 .part L_0x600003967520, 16, 8;
L_0x600003964500 .part L_0x600003967520, 16, 8;
L_0x600003964d20 .part L_0x600003967520, 24, 8;
L_0x600003965540 .part L_0x600003967520, 24, 8;
L_0x600003965d60 .part L_0x600003967520, 24, 8;
L_0x600003966580 .part L_0x600003967520, 24, 8;
L_0x600003966c60 .concat8 [ 32 32 32 32], L_0x600002374150, L_0x6000023741c0, L_0x600002374230, L_0x6000023742a0;
L_0x600003966d00 .cmp/eq 3, v0x600003a50990_0, L_0x12809a188;
L_0x600003966da0 .cmp/eq 3, v0x600003a50990_0, L_0x12809a1d0;
L_0x600003966e40 .cmp/eq 3, v0x600003a50990_0, L_0x12809a218;
L_0x600003966ee0 .reduce/nor v0x600003a2abe0_0;
L_0x600003966f80 .cmp/ne 3, v0x600003a50990_0, L_0x12809a260;
L_0x600003967020 .cmp/ne 3, v0x600003a50990_0, L_0x12809a2a8;
L_0x6000039670c0 .cmp/eq 3, v0x600003a50990_0, L_0x12809a2f0;
L_0x600003967160 .cmp/eq 3, v0x600003a50990_0, L_0x12809a338;
L_0x600003967200 .cmp/eq 3, v0x600003a50990_0, L_0x12809a3c8;
L_0x6000039672a0 .cmp/ge 16, v0x600003a50090_0, L_0x12809a380;
L_0x600003967340 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x12809a410;
L_0x6000039673e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600003967480 .cmp/gt 32, L_0x6000039673e0, L_0x600003967340;
S_0x126687180 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12668e470;
 .timescale 0 0;
P_0x600002675a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002675a40 .param/l "col" 1 7 248, +C4<00>;
L_0x600002363410 .functor BUFZ 32, v0x600003a59d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126684b30 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x126687180;
 .timescale 0 0;
v0x600003a48510 .array "delay_stages", 5 0, 31 0;
v0x600003a485a0_0 .var/i "i", 31 0;
S_0x1266824e0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12668e470;
 .timescale 0 0;
P_0x600002675a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002675ac0 .param/l "col" 1 7 248, +C4<01>;
L_0x600002363330 .functor BUFZ 32, v0x600003a5b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12667fe90 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1266824e0;
 .timescale 0 0;
v0x600003a48630 .array "delay_stages", 3 0, 31 0;
v0x600003a486c0_0 .var/i "i", 31 0;
S_0x12667d840 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12668e470;
 .timescale 0 0;
P_0x600002675b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002675b40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000023632c0 .functor BUFZ 32, v0x600003a54870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12667b1f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12667d840;
 .timescale 0 0;
v0x600003a48750 .array "delay_stages", 1 0, 31 0;
v0x600003a487e0_0 .var/i "i", 31 0;
S_0x126678ba0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12668e470;
 .timescale 0 0;
P_0x600002675b80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002675bc0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002374070 .functor BUFZ 32, v0x600003a55dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126676550 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x126678ba0;
 .timescale 0 0;
L_0x6000023740e0 .functor BUFZ 32, L_0x600002374070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126673f00 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37080 .param/l "row" 1 7 142, +C4<00>;
v0x600003a48900_0 .net *"_ivl_1", 7 0, L_0x6000039699a0;  1 drivers
v0x600003a48990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x1266718b0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x126673f00;
 .timescale 0 0;
v0x600003a48870_0 .var "out_reg", 7 0;
S_0x12666f260 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37100 .param/l "row" 1 7 142, +C4<01>;
v0x600003a48bd0_0 .net *"_ivl_1", 7 0, L_0x600003969ae0;  1 drivers
v0x600003a48c60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x12666cc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12666f260;
 .timescale 0 0;
v0x600003a48a20 .array "delay_stages", 0 0, 7 0;
v0x600003a48ab0_0 .var/i "i", 31 0;
v0x600003a48b40_0 .var "out_reg", 7 0;
S_0x12661cd60 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37180 .param/l "row" 1 7 142, +C4<010>;
v0x600003a48ea0_0 .net *"_ivl_1", 7 0, L_0x600003969c20;  1 drivers
v0x600003a48f30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x12661ced0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12661cd60;
 .timescale 0 0;
v0x600003a48cf0 .array "delay_stages", 1 0, 7 0;
v0x600003a48d80_0 .var/i "i", 31 0;
v0x600003a48e10_0 .var "out_reg", 7 0;
S_0x126620760 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37200 .param/l "row" 1 7 142, +C4<011>;
v0x600003a49170_0 .net *"_ivl_1", 7 0, L_0x600003969d60;  1 drivers
v0x600003a49200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x1266208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126620760;
 .timescale 0 0;
v0x600003a48fc0 .array "delay_stages", 2 0, 7 0;
v0x600003a49050_0 .var/i "i", 31 0;
v0x600003a490e0_0 .var "out_reg", 7 0;
S_0x12660baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37040 .param/l "row" 1 7 213, +C4<00>;
S_0x12660bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12660baa0;
 .timescale 0 0;
P_0x600001d372c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002378bd0 .functor AND 1, v0x600003a2abe0_0, L_0x600003969f40, C4<1>, C4<1>;
L_0x600002378a80 .functor AND 1, L_0x60000396a120, v0x600003a29680_0, C4<1>, C4<1>;
L_0x600002378af0 .functor OR 1, L_0x60000396a080, L_0x600002378a80, C4<0>, C4<0>;
L_0x6000023789a0 .functor AND 1, L_0x12809a4a0, L_0x600002378af0, C4<1>, C4<1>;
L_0x600002378a10 .functor AND 1, L_0x6000023789a0, L_0x60000396a260, C4<1>, C4<1>;
v0x600003a49dd0_0 .net *"_ivl_0", 2 0, L_0x600003969ea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a49e60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x600003a49ef0_0 .net *"_ivl_13", 0 0, L_0x60000396a080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a49f80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x600003a4a010_0 .net *"_ivl_17", 0 0, L_0x60000396a120;  1 drivers
v0x600003a4a0a0_0 .net *"_ivl_20", 0 0, L_0x600002378a80;  1 drivers
v0x600003a4a130_0 .net *"_ivl_22", 0 0, L_0x600002378af0;  1 drivers
v0x600003a4a1c0_0 .net *"_ivl_24", 0 0, L_0x6000023789a0;  1 drivers
v0x600003a4a250_0 .net *"_ivl_25", 31 0, L_0x60000396a1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4a2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4a370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a4a400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x600003a4a490_0 .net *"_ivl_31", 0 0, L_0x60000396a260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a4a520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x600003a4a5b0_0 .net *"_ivl_6", 0 0, L_0x600003969f40;  1 drivers
v0x600003a4a640_0 .net "do_clear", 0 0, L_0x600002378a10;  1 drivers
v0x600003a4a6d0_0 .net "load_weight", 0 0, L_0x600002378bd0;  1 drivers
v0x600003a4a760_0 .net "weight_in", 7 0, L_0x600003969fe0;  1 drivers
L_0x600003969ea0 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128098688;
L_0x600003969f40 .cmp/eq 3, L_0x600003969ea0, L_0x1280986d0;
L_0x60000396a080 .cmp/eq 3, v0x600003a50990_0, L_0x128098718;
L_0x60000396a120 .cmp/eq 3, v0x600003a50990_0, L_0x128098760;
L_0x60000396a1c0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x1280987a8;
L_0x60000396a260 .cmp/eq 32, L_0x60000396a1c0, L_0x1280987f0;
S_0x126619c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12660bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a49290_0 .net *"_ivl_11", 0 0, L_0x60000396a4e0;  1 drivers
v0x600003a49320_0 .net *"_ivl_12", 15 0, L_0x60000396a580;  1 drivers
v0x600003a493b0_0 .net/s *"_ivl_4", 15 0, L_0x60000396a300;  1 drivers
v0x600003a49440_0 .net/s *"_ivl_6", 15 0, L_0x60000396a3a0;  1 drivers
v0x600003a494d0_0 .net/s "a_signed", 7 0, v0x600003a49680_0;  1 drivers
v0x600003a49560_0 .net "act_in", 7 0, L_0x600002378d90;  alias, 1 drivers
v0x600003a495f0_0 .var "act_out", 7 0;
v0x600003a49680_0 .var "act_reg", 7 0;
v0x600003a49710_0 .net "clear_acc", 0 0, L_0x600002378a10;  alias, 1 drivers
v0x600003a497a0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a49830_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a498c0_0 .net "load_weight", 0 0, L_0x600002378bd0;  alias, 1 drivers
v0x600003a49950_0 .net/s "product", 15 0, L_0x60000396a440;  1 drivers
v0x600003a499e0_0 .net/s "product_ext", 31 0, L_0x60000396a620;  1 drivers
v0x600003a49a70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x600003a49b00_0 .var "psum_out", 31 0;
v0x600003a49b90_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a49c20_0 .net/s "w_signed", 7 0, v0x600003a49d40_0;  1 drivers
v0x600003a49cb0_0 .net "weight_in", 7 0, L_0x600003969fe0;  alias, 1 drivers
v0x600003a49d40_0 .var "weight_reg", 7 0;
L_0x60000396a300 .extend/s 16, v0x600003a49680_0;
L_0x60000396a3a0 .extend/s 16, v0x600003a49d40_0;
L_0x60000396a440 .arith/mult 16, L_0x60000396a300, L_0x60000396a3a0;
L_0x60000396a4e0 .part L_0x60000396a440, 15, 1;
LS_0x60000396a580_0_0 .concat [ 1 1 1 1], L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0;
LS_0x60000396a580_0_4 .concat [ 1 1 1 1], L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0;
LS_0x60000396a580_0_8 .concat [ 1 1 1 1], L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0;
LS_0x60000396a580_0_12 .concat [ 1 1 1 1], L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0, L_0x60000396a4e0;
L_0x60000396a580 .concat [ 4 4 4 4], LS_0x60000396a580_0_0, LS_0x60000396a580_0_4, LS_0x60000396a580_0_8, LS_0x60000396a580_0_12;
L_0x60000396a620 .concat [ 16 16 0 0], L_0x60000396a440, L_0x60000396a580;
S_0x126619db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12660baa0;
 .timescale 0 0;
P_0x600001d37440 .param/l "col" 1 7 214, +C4<01>;
L_0x6000023787e0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396a760, C4<1>, C4<1>;
L_0x600002378850 .functor AND 1, L_0x60000396a940, v0x600003a29680_0, C4<1>, C4<1>;
L_0x600002378700 .functor OR 1, L_0x60000396a8a0, L_0x600002378850, C4<0>, C4<0>;
L_0x600002378770 .functor AND 1, L_0x12809a4a0, L_0x600002378700, C4<1>, C4<1>;
L_0x600002378620 .functor AND 1, L_0x600002378770, L_0x60000396aa80, C4<1>, C4<1>;
v0x600003a4b330_0 .net *"_ivl_0", 2 0, L_0x60000396a6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a4b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x600003a4b450_0 .net *"_ivl_13", 0 0, L_0x60000396a8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a4b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x600003a4b570_0 .net *"_ivl_17", 0 0, L_0x60000396a940;  1 drivers
v0x600003a4b600_0 .net *"_ivl_20", 0 0, L_0x600002378850;  1 drivers
v0x600003a4b690_0 .net *"_ivl_22", 0 0, L_0x600002378700;  1 drivers
v0x600003a4b720_0 .net *"_ivl_24", 0 0, L_0x600002378770;  1 drivers
v0x600003a4b7b0_0 .net *"_ivl_25", 31 0, L_0x60000396a9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4b840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a4b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a4b960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x600003a4b9f0_0 .net *"_ivl_31", 0 0, L_0x60000396aa80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a4ba80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x600003a4bb10_0 .net *"_ivl_6", 0 0, L_0x60000396a760;  1 drivers
v0x600003a4bba0_0 .net "do_clear", 0 0, L_0x600002378620;  1 drivers
v0x600003a4bc30_0 .net "load_weight", 0 0, L_0x6000023787e0;  1 drivers
v0x600003a4bcc0_0 .net "weight_in", 7 0, L_0x60000396a800;  1 drivers
L_0x60000396a6c0 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128098838;
L_0x60000396a760 .cmp/eq 3, L_0x60000396a6c0, L_0x128098880;
L_0x60000396a8a0 .cmp/eq 3, v0x600003a50990_0, L_0x1280988c8;
L_0x60000396a940 .cmp/eq 3, v0x600003a50990_0, L_0x128098910;
L_0x60000396a9e0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128098958;
L_0x60000396aa80 .cmp/eq 32, L_0x60000396a9e0, L_0x1280989a0;
S_0x12661c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a4a7f0_0 .net *"_ivl_11", 0 0, L_0x60000396ad00;  1 drivers
v0x600003a4a880_0 .net *"_ivl_12", 15 0, L_0x60000396ada0;  1 drivers
v0x600003a4a910_0 .net/s *"_ivl_4", 15 0, L_0x60000396ab20;  1 drivers
v0x600003a4a9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000396abc0;  1 drivers
v0x600003a4aa30_0 .net/s "a_signed", 7 0, v0x600003a4abe0_0;  1 drivers
v0x600003a4aac0_0 .net "act_in", 7 0, v0x600003a495f0_0;  alias, 1 drivers
v0x600003a4ab50_0 .var "act_out", 7 0;
v0x600003a4abe0_0 .var "act_reg", 7 0;
v0x600003a4ac70_0 .net "clear_acc", 0 0, L_0x600002378620;  alias, 1 drivers
v0x600003a4ad00_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a4ad90_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a4ae20_0 .net "load_weight", 0 0, L_0x6000023787e0;  alias, 1 drivers
v0x600003a4aeb0_0 .net/s "product", 15 0, L_0x60000396ac60;  1 drivers
v0x600003a4af40_0 .net/s "product_ext", 31 0, L_0x60000396ae40;  1 drivers
v0x600003a4afd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x600003a4b060_0 .var "psum_out", 31 0;
v0x600003a4b0f0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a4b180_0 .net/s "w_signed", 7 0, v0x600003a4b2a0_0;  1 drivers
v0x600003a4b210_0 .net "weight_in", 7 0, L_0x60000396a800;  alias, 1 drivers
v0x600003a4b2a0_0 .var "weight_reg", 7 0;
L_0x60000396ab20 .extend/s 16, v0x600003a4abe0_0;
L_0x60000396abc0 .extend/s 16, v0x600003a4b2a0_0;
L_0x60000396ac60 .arith/mult 16, L_0x60000396ab20, L_0x60000396abc0;
L_0x60000396ad00 .part L_0x60000396ac60, 15, 1;
LS_0x60000396ada0_0_0 .concat [ 1 1 1 1], L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00;
LS_0x60000396ada0_0_4 .concat [ 1 1 1 1], L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00;
LS_0x60000396ada0_0_8 .concat [ 1 1 1 1], L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00;
LS_0x60000396ada0_0_12 .concat [ 1 1 1 1], L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00, L_0x60000396ad00;
L_0x60000396ada0 .concat [ 4 4 4 4], LS_0x60000396ada0_0_0, LS_0x60000396ada0_0_4, LS_0x60000396ada0_0_8, LS_0x60000396ada0_0_12;
L_0x60000396ae40 .concat [ 16 16 0 0], L_0x60000396ac60, L_0x60000396ada0;
S_0x12661c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12660baa0;
 .timescale 0 0;
P_0x600001d37540 .param/l "col" 1 7 214, +C4<010>;
L_0x6000023796c0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396af80, C4<1>, C4<1>;
L_0x600002379650 .functor AND 1, L_0x60000396b160, v0x600003a29680_0, C4<1>, C4<1>;
L_0x6000023795e0 .functor OR 1, L_0x60000396b0c0, L_0x600002379650, C4<0>, C4<0>;
L_0x600002378070 .functor AND 1, L_0x12809a4a0, L_0x6000023795e0, C4<1>, C4<1>;
L_0x600002379ff0 .functor AND 1, L_0x600002378070, L_0x60000396b2a0, C4<1>, C4<1>;
v0x600003a44900_0 .net *"_ivl_0", 3 0, L_0x60000396aee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a44990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600003a44a20_0 .net *"_ivl_13", 0 0, L_0x60000396b0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a44ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600003a44b40_0 .net *"_ivl_17", 0 0, L_0x60000396b160;  1 drivers
v0x600003a44bd0_0 .net *"_ivl_20", 0 0, L_0x600002379650;  1 drivers
v0x600003a44c60_0 .net *"_ivl_22", 0 0, L_0x6000023795e0;  1 drivers
v0x600003a44cf0_0 .net *"_ivl_24", 0 0, L_0x600002378070;  1 drivers
v0x600003a44d80_0 .net *"_ivl_25", 31 0, L_0x60000396b200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a44e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a44ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a44f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600003a44fc0_0 .net *"_ivl_31", 0 0, L_0x60000396b2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a45050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x600003a450e0_0 .net *"_ivl_6", 0 0, L_0x60000396af80;  1 drivers
v0x600003a45170_0 .net "do_clear", 0 0, L_0x600002379ff0;  1 drivers
v0x600003a45200_0 .net "load_weight", 0 0, L_0x6000023796c0;  1 drivers
v0x600003a45290_0 .net "weight_in", 7 0, L_0x60000396b020;  1 drivers
L_0x60000396aee0 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x1280989e8;
L_0x60000396af80 .cmp/eq 4, L_0x60000396aee0, L_0x128098a30;
L_0x60000396b0c0 .cmp/eq 3, v0x600003a50990_0, L_0x128098a78;
L_0x60000396b160 .cmp/eq 3, v0x600003a50990_0, L_0x128098ac0;
L_0x60000396b200 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128098b08;
L_0x60000396b2a0 .cmp/eq 32, L_0x60000396b200, L_0x128098b50;
S_0x12660ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12661c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a4bd50_0 .net *"_ivl_11", 0 0, L_0x60000396b520;  1 drivers
v0x600003a4bde0_0 .net *"_ivl_12", 15 0, L_0x60000396b5c0;  1 drivers
v0x600003a4be70_0 .net/s *"_ivl_4", 15 0, L_0x60000396b340;  1 drivers
v0x600003a4bf00_0 .net/s *"_ivl_6", 15 0, L_0x60000396b3e0;  1 drivers
v0x600003a44000_0 .net/s "a_signed", 7 0, v0x600003a441b0_0;  1 drivers
v0x600003a44090_0 .net "act_in", 7 0, v0x600003a4ab50_0;  alias, 1 drivers
v0x600003a44120_0 .var "act_out", 7 0;
v0x600003a441b0_0 .var "act_reg", 7 0;
v0x600003a44240_0 .net "clear_acc", 0 0, L_0x600002379ff0;  alias, 1 drivers
v0x600003a442d0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a44360_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a443f0_0 .net "load_weight", 0 0, L_0x6000023796c0;  alias, 1 drivers
v0x600003a44480_0 .net/s "product", 15 0, L_0x60000396b480;  1 drivers
v0x600003a44510_0 .net/s "product_ext", 31 0, L_0x60000396b660;  1 drivers
v0x600003a445a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600003a44630_0 .var "psum_out", 31 0;
v0x600003a446c0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a44750_0 .net/s "w_signed", 7 0, v0x600003a44870_0;  1 drivers
v0x600003a447e0_0 .net "weight_in", 7 0, L_0x60000396b020;  alias, 1 drivers
v0x600003a44870_0 .var "weight_reg", 7 0;
L_0x60000396b340 .extend/s 16, v0x600003a441b0_0;
L_0x60000396b3e0 .extend/s 16, v0x600003a44870_0;
L_0x60000396b480 .arith/mult 16, L_0x60000396b340, L_0x60000396b3e0;
L_0x60000396b520 .part L_0x60000396b480, 15, 1;
LS_0x60000396b5c0_0_0 .concat [ 1 1 1 1], L_0x60000396b520, L_0x60000396b520, L_0x60000396b520, L_0x60000396b520;
LS_0x60000396b5c0_0_4 .concat [ 1 1 1 1], L_0x60000396b520, L_0x60000396b520, L_0x60000396b520, L_0x60000396b520;
LS_0x60000396b5c0_0_8 .concat [ 1 1 1 1], L_0x60000396b520, L_0x60000396b520, L_0x60000396b520, L_0x60000396b520;
LS_0x60000396b5c0_0_12 .concat [ 1 1 1 1], L_0x60000396b520, L_0x60000396b520, L_0x60000396b520, L_0x60000396b520;
L_0x60000396b5c0 .concat [ 4 4 4 4], LS_0x60000396b5c0_0_0, LS_0x60000396b5c0_0_4, LS_0x60000396b5c0_0_8, LS_0x60000396b5c0_0_12;
L_0x60000396b660 .concat [ 16 16 0 0], L_0x60000396b480, L_0x60000396b5c0;
S_0x1266100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12660baa0;
 .timescale 0 0;
P_0x600001d37400 .param/l "col" 1 7 214, +C4<011>;
L_0x60000237a140 .functor AND 1, v0x600003a2abe0_0, L_0x60000396b7a0, C4<1>, C4<1>;
L_0x60000237a1b0 .functor AND 1, L_0x60000396b980, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237a220 .functor OR 1, L_0x60000396b8e0, L_0x60000237a1b0, C4<0>, C4<0>;
L_0x60000237a290 .functor AND 1, L_0x12809a4a0, L_0x60000237a220, C4<1>, C4<1>;
L_0x60000237a300 .functor AND 1, L_0x60000237a290, L_0x60000396bac0, C4<1>, C4<1>;
v0x600003a45e60_0 .net *"_ivl_0", 3 0, L_0x60000396b700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a45ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600003a45f80_0 .net *"_ivl_13", 0 0, L_0x60000396b8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a46010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x600003a460a0_0 .net *"_ivl_17", 0 0, L_0x60000396b980;  1 drivers
v0x600003a46130_0 .net *"_ivl_20", 0 0, L_0x60000237a1b0;  1 drivers
v0x600003a461c0_0 .net *"_ivl_22", 0 0, L_0x60000237a220;  1 drivers
v0x600003a46250_0 .net *"_ivl_24", 0 0, L_0x60000237a290;  1 drivers
v0x600003a462e0_0 .net *"_ivl_25", 31 0, L_0x60000396ba20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a46370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a46400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a46490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600003a46520_0 .net *"_ivl_31", 0 0, L_0x60000396bac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a465b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600003a46640_0 .net *"_ivl_6", 0 0, L_0x60000396b7a0;  1 drivers
v0x600003a466d0_0 .net "do_clear", 0 0, L_0x60000237a300;  1 drivers
v0x600003a46760_0 .net "load_weight", 0 0, L_0x60000237a140;  1 drivers
v0x600003a467f0_0 .net "weight_in", 7 0, L_0x60000396b840;  1 drivers
L_0x60000396b700 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128098b98;
L_0x60000396b7a0 .cmp/eq 4, L_0x60000396b700, L_0x128098be0;
L_0x60000396b8e0 .cmp/eq 3, v0x600003a50990_0, L_0x128098c28;
L_0x60000396b980 .cmp/eq 3, v0x600003a50990_0, L_0x128098c70;
L_0x60000396ba20 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128098cb8;
L_0x60000396bac0 .cmp/eq 32, L_0x60000396ba20, L_0x128098d00;
S_0x126604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1266100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a45320_0 .net *"_ivl_11", 0 0, L_0x60000396bd40;  1 drivers
v0x600003a453b0_0 .net *"_ivl_12", 15 0, L_0x60000396bde0;  1 drivers
v0x600003a45440_0 .net/s *"_ivl_4", 15 0, L_0x60000396bb60;  1 drivers
v0x600003a454d0_0 .net/s *"_ivl_6", 15 0, L_0x60000396bc00;  1 drivers
v0x600003a45560_0 .net/s "a_signed", 7 0, v0x600003a45710_0;  1 drivers
v0x600003a455f0_0 .net "act_in", 7 0, v0x600003a44120_0;  alias, 1 drivers
v0x600003a45680_0 .var "act_out", 7 0;
v0x600003a45710_0 .var "act_reg", 7 0;
v0x600003a457a0_0 .net "clear_acc", 0 0, L_0x60000237a300;  alias, 1 drivers
v0x600003a45830_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a458c0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a45950_0 .net "load_weight", 0 0, L_0x60000237a140;  alias, 1 drivers
v0x600003a459e0_0 .net/s "product", 15 0, L_0x60000396bca0;  1 drivers
v0x600003a45a70_0 .net/s "product_ext", 31 0, L_0x60000396be80;  1 drivers
v0x600003a45b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600003a45b90_0 .var "psum_out", 31 0;
v0x600003a45c20_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a45cb0_0 .net/s "w_signed", 7 0, v0x600003a45dd0_0;  1 drivers
v0x600003a45d40_0 .net "weight_in", 7 0, L_0x60000396b840;  alias, 1 drivers
v0x600003a45dd0_0 .var "weight_reg", 7 0;
L_0x60000396bb60 .extend/s 16, v0x600003a45710_0;
L_0x60000396bc00 .extend/s 16, v0x600003a45dd0_0;
L_0x60000396bca0 .arith/mult 16, L_0x60000396bb60, L_0x60000396bc00;
L_0x60000396bd40 .part L_0x60000396bca0, 15, 1;
LS_0x60000396bde0_0_0 .concat [ 1 1 1 1], L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40;
LS_0x60000396bde0_0_4 .concat [ 1 1 1 1], L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40;
LS_0x60000396bde0_0_8 .concat [ 1 1 1 1], L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40;
LS_0x60000396bde0_0_12 .concat [ 1 1 1 1], L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40, L_0x60000396bd40;
L_0x60000396bde0 .concat [ 4 4 4 4], LS_0x60000396bde0_0_0, LS_0x60000396bde0_0_4, LS_0x60000396bde0_0_8, LS_0x60000396bde0_0_12;
L_0x60000396be80 .concat [ 16 16 0 0], L_0x60000396bca0, L_0x60000396bde0;
S_0x126604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37700 .param/l "row" 1 7 213, +C4<01>;
S_0x126616100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126604c80;
 .timescale 0 0;
P_0x600001d37780 .param/l "col" 1 7 214, +C4<00>;
L_0x60000237a450 .functor AND 1, v0x600003a2abe0_0, L_0x60000396fb60, C4<1>, C4<1>;
L_0x60000237a530 .functor AND 1, L_0x60000396fe80, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237a5a0 .functor OR 1, L_0x60000396f7a0, L_0x60000237a530, C4<0>, C4<0>;
L_0x60000237a610 .functor AND 1, L_0x12809a4a0, L_0x60000237a5a0, C4<1>, C4<1>;
L_0x60000237a680 .functor AND 1, L_0x60000237a610, L_0x60000396fd40, C4<1>, C4<1>;
v0x600003a473c0_0 .net *"_ivl_0", 2 0, L_0x60000396bf20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a47450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x600003a474e0_0 .net *"_ivl_13", 0 0, L_0x60000396f7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a47570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600003a47600_0 .net *"_ivl_17", 0 0, L_0x60000396fe80;  1 drivers
v0x600003a47690_0 .net *"_ivl_20", 0 0, L_0x60000237a530;  1 drivers
v0x600003a47720_0 .net *"_ivl_22", 0 0, L_0x60000237a5a0;  1 drivers
v0x600003a477b0_0 .net *"_ivl_24", 0 0, L_0x60000237a610;  1 drivers
v0x600003a47840_0 .net *"_ivl_25", 31 0, L_0x60000396f660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a478d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a47960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a479f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600003a47a80_0 .net *"_ivl_31", 0 0, L_0x60000396fd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a47b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600003a47ba0_0 .net *"_ivl_6", 0 0, L_0x60000396fb60;  1 drivers
v0x600003a47c30_0 .net "do_clear", 0 0, L_0x60000237a680;  1 drivers
v0x600003a47cc0_0 .net "load_weight", 0 0, L_0x60000237a450;  1 drivers
v0x600003a47d50_0 .net "weight_in", 7 0, L_0x60000396fa20;  1 drivers
L_0x60000396bf20 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128098d48;
L_0x60000396fb60 .cmp/eq 3, L_0x60000396bf20, L_0x128098d90;
L_0x60000396f7a0 .cmp/eq 3, v0x600003a50990_0, L_0x128098dd8;
L_0x60000396fe80 .cmp/eq 3, v0x600003a50990_0, L_0x128098e20;
L_0x60000396f660 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128098e68;
L_0x60000396fd40 .cmp/eq 32, L_0x60000396f660, L_0x128098eb0;
S_0x126616270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126616100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a46880_0 .net *"_ivl_11", 0 0, L_0x60000396fac0;  1 drivers
v0x600003a46910_0 .net *"_ivl_12", 15 0, L_0x60000396f2a0;  1 drivers
v0x600003a469a0_0 .net/s *"_ivl_4", 15 0, L_0x60000396f520;  1 drivers
v0x600003a46a30_0 .net/s *"_ivl_6", 15 0, L_0x60000396fc00;  1 drivers
v0x600003a46ac0_0 .net/s "a_signed", 7 0, v0x600003a46c70_0;  1 drivers
v0x600003a46b50_0 .net "act_in", 7 0, L_0x600002378c40;  alias, 1 drivers
v0x600003a46be0_0 .var "act_out", 7 0;
v0x600003a46c70_0 .var "act_reg", 7 0;
v0x600003a46d00_0 .net "clear_acc", 0 0, L_0x60000237a680;  alias, 1 drivers
v0x600003a46d90_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a46e20_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a46eb0_0 .net "load_weight", 0 0, L_0x60000237a450;  alias, 1 drivers
v0x600003a46f40_0 .net/s "product", 15 0, L_0x60000396f200;  1 drivers
v0x600003a46fd0_0 .net/s "product_ext", 31 0, L_0x60000396f980;  1 drivers
v0x600003a47060_0 .net "psum_in", 31 0, v0x600003a49b00_0;  alias, 1 drivers
v0x600003a470f0_0 .var "psum_out", 31 0;
v0x600003a47180_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a47210_0 .net/s "w_signed", 7 0, v0x600003a47330_0;  1 drivers
v0x600003a472a0_0 .net "weight_in", 7 0, L_0x60000396fa20;  alias, 1 drivers
v0x600003a47330_0 .var "weight_reg", 7 0;
L_0x60000396f520 .extend/s 16, v0x600003a46c70_0;
L_0x60000396fc00 .extend/s 16, v0x600003a47330_0;
L_0x60000396f200 .arith/mult 16, L_0x60000396f520, L_0x60000396fc00;
L_0x60000396fac0 .part L_0x60000396f200, 15, 1;
LS_0x60000396f2a0_0_0 .concat [ 1 1 1 1], L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0;
LS_0x60000396f2a0_0_4 .concat [ 1 1 1 1], L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0;
LS_0x60000396f2a0_0_8 .concat [ 1 1 1 1], L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0;
LS_0x60000396f2a0_0_12 .concat [ 1 1 1 1], L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0, L_0x60000396fac0;
L_0x60000396f2a0 .concat [ 4 4 4 4], LS_0x60000396f2a0_0_0, LS_0x60000396f2a0_0_4, LS_0x60000396f2a0_0_8, LS_0x60000396f2a0_0_12;
L_0x60000396f980 .concat [ 16 16 0 0], L_0x60000396f200, L_0x60000396f2a0;
S_0x126697580 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126604c80;
 .timescale 0 0;
P_0x600001d373c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000237a7d0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396f840, C4<1>, C4<1>;
L_0x60000237a840 .functor AND 1, L_0x60000396f480, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237a8b0 .functor OR 1, L_0x60000396f700, L_0x60000237a840, C4<0>, C4<0>;
L_0x60000237a920 .functor AND 1, L_0x12809a4a0, L_0x60000237a8b0, C4<1>, C4<1>;
L_0x60000237a990 .functor AND 1, L_0x60000237a920, L_0x60000396f0c0, C4<1>, C4<1>;
v0x600003a40990_0 .net *"_ivl_0", 2 0, L_0x60000396f340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a40a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600003a40ab0_0 .net *"_ivl_13", 0 0, L_0x60000396f700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a40b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600003a40bd0_0 .net *"_ivl_17", 0 0, L_0x60000396f480;  1 drivers
v0x600003a40c60_0 .net *"_ivl_20", 0 0, L_0x60000237a840;  1 drivers
v0x600003a40cf0_0 .net *"_ivl_22", 0 0, L_0x60000237a8b0;  1 drivers
v0x600003a40d80_0 .net *"_ivl_24", 0 0, L_0x60000237a920;  1 drivers
v0x600003a40e10_0 .net *"_ivl_25", 31 0, L_0x60000396f5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a40ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a40f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a40fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600003a41050_0 .net *"_ivl_31", 0 0, L_0x60000396f0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a410e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600003a41170_0 .net *"_ivl_6", 0 0, L_0x60000396f840;  1 drivers
v0x600003a41200_0 .net "do_clear", 0 0, L_0x60000237a990;  1 drivers
v0x600003a41290_0 .net "load_weight", 0 0, L_0x60000237a7d0;  1 drivers
v0x600003a41320_0 .net "weight_in", 7 0, L_0x60000396f3e0;  1 drivers
L_0x60000396f340 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128098ef8;
L_0x60000396f840 .cmp/eq 3, L_0x60000396f340, L_0x128098f40;
L_0x60000396f700 .cmp/eq 3, v0x600003a50990_0, L_0x128098f88;
L_0x60000396f480 .cmp/eq 3, v0x600003a50990_0, L_0x128098fd0;
L_0x60000396f5c0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099018;
L_0x60000396f0c0 .cmp/eq 32, L_0x60000396f5c0, L_0x128099060;
S_0x1266976f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126697580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002676040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a47de0_0 .net *"_ivl_11", 0 0, L_0x60000396ee40;  1 drivers
v0x600003a47e70_0 .net *"_ivl_12", 15 0, L_0x60000396eee0;  1 drivers
v0x600003a47f00_0 .net/s *"_ivl_4", 15 0, L_0x60000396f160;  1 drivers
v0x600003a40000_0 .net/s *"_ivl_6", 15 0, L_0x60000396ef80;  1 drivers
v0x600003a40090_0 .net/s "a_signed", 7 0, v0x600003a40240_0;  1 drivers
v0x600003a40120_0 .net "act_in", 7 0, v0x600003a46be0_0;  alias, 1 drivers
v0x600003a401b0_0 .var "act_out", 7 0;
v0x600003a40240_0 .var "act_reg", 7 0;
v0x600003a402d0_0 .net "clear_acc", 0 0, L_0x60000237a990;  alias, 1 drivers
v0x600003a40360_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a403f0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a40480_0 .net "load_weight", 0 0, L_0x60000237a7d0;  alias, 1 drivers
v0x600003a40510_0 .net/s "product", 15 0, L_0x60000396f020;  1 drivers
v0x600003a405a0_0 .net/s "product_ext", 31 0, L_0x60000396ed00;  1 drivers
v0x600003a40630_0 .net "psum_in", 31 0, v0x600003a4b060_0;  alias, 1 drivers
v0x600003a406c0_0 .var "psum_out", 31 0;
v0x600003a40750_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a407e0_0 .net/s "w_signed", 7 0, v0x600003a40900_0;  1 drivers
v0x600003a40870_0 .net "weight_in", 7 0, L_0x60000396f3e0;  alias, 1 drivers
v0x600003a40900_0 .var "weight_reg", 7 0;
L_0x60000396f160 .extend/s 16, v0x600003a40240_0;
L_0x60000396ef80 .extend/s 16, v0x600003a40900_0;
L_0x60000396f020 .arith/mult 16, L_0x60000396f160, L_0x60000396ef80;
L_0x60000396ee40 .part L_0x60000396f020, 15, 1;
LS_0x60000396eee0_0_0 .concat [ 1 1 1 1], L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40;
LS_0x60000396eee0_0_4 .concat [ 1 1 1 1], L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40;
LS_0x60000396eee0_0_8 .concat [ 1 1 1 1], L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40;
LS_0x60000396eee0_0_12 .concat [ 1 1 1 1], L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40, L_0x60000396ee40;
L_0x60000396eee0 .concat [ 4 4 4 4], LS_0x60000396eee0_0_0, LS_0x60000396eee0_0_4, LS_0x60000396eee0_0_8, LS_0x60000396eee0_0_12;
L_0x60000396ed00 .concat [ 16 16 0 0], L_0x60000396f020, L_0x60000396eee0;
S_0x126691bc0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126604c80;
 .timescale 0 0;
P_0x600001d37940 .param/l "col" 1 7 214, +C4<010>;
L_0x60000237aae0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396ebc0, C4<1>, C4<1>;
L_0x60000237a4c0 .functor AND 1, L_0x60000396eb20, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237ab50 .functor OR 1, L_0x60000396ea80, L_0x60000237a4c0, C4<0>, C4<0>;
L_0x60000237abc0 .functor AND 1, L_0x12809a4a0, L_0x60000237ab50, C4<1>, C4<1>;
L_0x60000237ac30 .functor AND 1, L_0x60000237abc0, L_0x60000396e9e0, C4<1>, C4<1>;
v0x600003a41ef0_0 .net *"_ivl_0", 3 0, L_0x60000396eda0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a41f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600003a42010_0 .net *"_ivl_13", 0 0, L_0x60000396ea80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a420a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600003a42130_0 .net *"_ivl_17", 0 0, L_0x60000396eb20;  1 drivers
v0x600003a421c0_0 .net *"_ivl_20", 0 0, L_0x60000237a4c0;  1 drivers
v0x600003a42250_0 .net *"_ivl_22", 0 0, L_0x60000237ab50;  1 drivers
v0x600003a422e0_0 .net *"_ivl_24", 0 0, L_0x60000237abc0;  1 drivers
v0x600003a42370_0 .net *"_ivl_25", 31 0, L_0x60000396e940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a42400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a42490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a42520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x600003a425b0_0 .net *"_ivl_31", 0 0, L_0x60000396e9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a42640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x600003a426d0_0 .net *"_ivl_6", 0 0, L_0x60000396ebc0;  1 drivers
v0x600003a42760_0 .net "do_clear", 0 0, L_0x60000237ac30;  1 drivers
v0x600003a427f0_0 .net "load_weight", 0 0, L_0x60000237aae0;  1 drivers
v0x600003a42880_0 .net "weight_in", 7 0, L_0x60000396ec60;  1 drivers
L_0x60000396eda0 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x1280990a8;
L_0x60000396ebc0 .cmp/eq 4, L_0x60000396eda0, L_0x1280990f0;
L_0x60000396ea80 .cmp/eq 3, v0x600003a50990_0, L_0x128099138;
L_0x60000396eb20 .cmp/eq 3, v0x600003a50990_0, L_0x128099180;
L_0x60000396e940 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x1280991c8;
L_0x60000396e9e0 .cmp/eq 32, L_0x60000396e940, L_0x128099210;
S_0x126691d30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126691bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002676140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a413b0_0 .net *"_ivl_11", 0 0, L_0x60000396e1c0;  1 drivers
v0x600003a41440_0 .net *"_ivl_12", 15 0, L_0x60000396dfe0;  1 drivers
v0x600003a414d0_0 .net/s *"_ivl_4", 15 0, L_0x60000396e620;  1 drivers
v0x600003a41560_0 .net/s *"_ivl_6", 15 0, L_0x60000396e6c0;  1 drivers
v0x600003a415f0_0 .net/s "a_signed", 7 0, v0x600003a417a0_0;  1 drivers
v0x600003a41680_0 .net "act_in", 7 0, v0x600003a401b0_0;  alias, 1 drivers
v0x600003a41710_0 .var "act_out", 7 0;
v0x600003a417a0_0 .var "act_reg", 7 0;
v0x600003a41830_0 .net "clear_acc", 0 0, L_0x60000237ac30;  alias, 1 drivers
v0x600003a418c0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a41950_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a419e0_0 .net "load_weight", 0 0, L_0x60000237aae0;  alias, 1 drivers
v0x600003a41a70_0 .net/s "product", 15 0, L_0x60000396e120;  1 drivers
v0x600003a41b00_0 .net/s "product_ext", 31 0, L_0x60000396e080;  1 drivers
v0x600003a41b90_0 .net "psum_in", 31 0, v0x600003a44630_0;  alias, 1 drivers
v0x600003a41c20_0 .var "psum_out", 31 0;
v0x600003a41cb0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a41d40_0 .net/s "w_signed", 7 0, v0x600003a41e60_0;  1 drivers
v0x600003a41dd0_0 .net "weight_in", 7 0, L_0x60000396ec60;  alias, 1 drivers
v0x600003a41e60_0 .var "weight_reg", 7 0;
L_0x60000396e620 .extend/s 16, v0x600003a417a0_0;
L_0x60000396e6c0 .extend/s 16, v0x600003a41e60_0;
L_0x60000396e120 .arith/mult 16, L_0x60000396e620, L_0x60000396e6c0;
L_0x60000396e1c0 .part L_0x60000396e120, 15, 1;
LS_0x60000396dfe0_0_0 .concat [ 1 1 1 1], L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0;
LS_0x60000396dfe0_0_4 .concat [ 1 1 1 1], L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0;
LS_0x60000396dfe0_0_8 .concat [ 1 1 1 1], L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0;
LS_0x60000396dfe0_0_12 .concat [ 1 1 1 1], L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0, L_0x60000396e1c0;
L_0x60000396dfe0 .concat [ 4 4 4 4], LS_0x60000396dfe0_0_0, LS_0x60000396dfe0_0_4, LS_0x60000396dfe0_0_8, LS_0x60000396dfe0_0_12;
L_0x60000396e080 .concat [ 16 16 0 0], L_0x60000396e120, L_0x60000396dfe0;
S_0x12668f570 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126604c80;
 .timescale 0 0;
P_0x600001d37a40 .param/l "col" 1 7 214, +C4<011>;
L_0x60000237ad80 .functor AND 1, v0x600003a2abe0_0, L_0x60000396df40, C4<1>, C4<1>;
L_0x60000237adf0 .functor AND 1, L_0x60000396dc20, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237ae60 .functor OR 1, L_0x60000396de00, L_0x60000237adf0, C4<0>, C4<0>;
L_0x60000237aed0 .functor AND 1, L_0x12809a4a0, L_0x60000237ae60, C4<1>, C4<1>;
L_0x60000237af40 .functor AND 1, L_0x60000237aed0, L_0x60000396dae0, C4<1>, C4<1>;
v0x600003a43450_0 .net *"_ivl_0", 3 0, L_0x60000396dea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a434e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600003a43570_0 .net *"_ivl_13", 0 0, L_0x60000396de00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a43600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x600003a43690_0 .net *"_ivl_17", 0 0, L_0x60000396dc20;  1 drivers
v0x600003a43720_0 .net *"_ivl_20", 0 0, L_0x60000237adf0;  1 drivers
v0x600003a437b0_0 .net *"_ivl_22", 0 0, L_0x60000237ae60;  1 drivers
v0x600003a43840_0 .net *"_ivl_24", 0 0, L_0x60000237aed0;  1 drivers
v0x600003a438d0_0 .net *"_ivl_25", 31 0, L_0x60000396dcc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a43960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a439f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a43a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600003a43b10_0 .net *"_ivl_31", 0 0, L_0x60000396dae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a43ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600003a43c30_0 .net *"_ivl_6", 0 0, L_0x60000396df40;  1 drivers
v0x600003a43cc0_0 .net "do_clear", 0 0, L_0x60000237af40;  1 drivers
v0x600003a43d50_0 .net "load_weight", 0 0, L_0x60000237ad80;  1 drivers
v0x600003a43de0_0 .net "weight_in", 7 0, L_0x60000396dd60;  1 drivers
L_0x60000396dea0 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128099258;
L_0x60000396df40 .cmp/eq 4, L_0x60000396dea0, L_0x1280992a0;
L_0x60000396de00 .cmp/eq 3, v0x600003a50990_0, L_0x1280992e8;
L_0x60000396dc20 .cmp/eq 3, v0x600003a50990_0, L_0x128099330;
L_0x60000396dcc0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099378;
L_0x60000396dae0 .cmp/eq 32, L_0x60000396dcc0, L_0x1280993c0;
S_0x12668f6e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12668f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a42910_0 .net *"_ivl_11", 0 0, L_0x60000396d860;  1 drivers
v0x600003a429a0_0 .net *"_ivl_12", 15 0, L_0x60000396d900;  1 drivers
v0x600003a42a30_0 .net/s *"_ivl_4", 15 0, L_0x60000396db80;  1 drivers
v0x600003a42ac0_0 .net/s *"_ivl_6", 15 0, L_0x60000396d9a0;  1 drivers
v0x600003a42b50_0 .net/s "a_signed", 7 0, v0x600003a42d00_0;  1 drivers
v0x600003a42be0_0 .net "act_in", 7 0, v0x600003a41710_0;  alias, 1 drivers
v0x600003a42c70_0 .var "act_out", 7 0;
v0x600003a42d00_0 .var "act_reg", 7 0;
v0x600003a42d90_0 .net "clear_acc", 0 0, L_0x60000237af40;  alias, 1 drivers
v0x600003a42e20_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a42eb0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a42f40_0 .net "load_weight", 0 0, L_0x60000237ad80;  alias, 1 drivers
v0x600003a42fd0_0 .net/s "product", 15 0, L_0x60000396da40;  1 drivers
v0x600003a43060_0 .net/s "product_ext", 31 0, L_0x60000396d720;  1 drivers
v0x600003a430f0_0 .net "psum_in", 31 0, v0x600003a45b90_0;  alias, 1 drivers
v0x600003a43180_0 .var "psum_out", 31 0;
v0x600003a43210_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a432a0_0 .net/s "w_signed", 7 0, v0x600003a433c0_0;  1 drivers
v0x600003a43330_0 .net "weight_in", 7 0, L_0x60000396dd60;  alias, 1 drivers
v0x600003a433c0_0 .var "weight_reg", 7 0;
L_0x60000396db80 .extend/s 16, v0x600003a42d00_0;
L_0x60000396d9a0 .extend/s 16, v0x600003a433c0_0;
L_0x60000396da40 .arith/mult 16, L_0x60000396db80, L_0x60000396d9a0;
L_0x60000396d860 .part L_0x60000396da40, 15, 1;
LS_0x60000396d900_0_0 .concat [ 1 1 1 1], L_0x60000396d860, L_0x60000396d860, L_0x60000396d860, L_0x60000396d860;
LS_0x60000396d900_0_4 .concat [ 1 1 1 1], L_0x60000396d860, L_0x60000396d860, L_0x60000396d860, L_0x60000396d860;
LS_0x60000396d900_0_8 .concat [ 1 1 1 1], L_0x60000396d860, L_0x60000396d860, L_0x60000396d860, L_0x60000396d860;
LS_0x60000396d900_0_12 .concat [ 1 1 1 1], L_0x60000396d860, L_0x60000396d860, L_0x60000396d860, L_0x60000396d860;
L_0x60000396d900 .concat [ 4 4 4 4], LS_0x60000396d900_0_0, LS_0x60000396d900_0_4, LS_0x60000396d900_0_8, LS_0x60000396d900_0_12;
L_0x60000396d720 .concat [ 16 16 0 0], L_0x60000396da40, L_0x60000396d900;
S_0x12668cf20 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37b40 .param/l "row" 1 7 213, +C4<010>;
S_0x12668d090 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12668cf20;
 .timescale 0 0;
P_0x600001d37bc0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000237b090 .functor AND 1, v0x600003a2abe0_0, L_0x60000396d5e0, C4<1>, C4<1>;
L_0x60000237b100 .functor AND 1, L_0x60000396d540, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237b170 .functor OR 1, L_0x60000396d4a0, L_0x60000237b100, C4<0>, C4<0>;
L_0x60000237b1e0 .functor AND 1, L_0x12809a4a0, L_0x60000237b170, C4<1>, C4<1>;
L_0x60000237b250 .functor AND 1, L_0x60000237b1e0, L_0x60000396d400, C4<1>, C4<1>;
v0x600003a5ca20_0 .net *"_ivl_0", 2 0, L_0x60000396d7c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a5cab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x600003a5cb40_0 .net *"_ivl_13", 0 0, L_0x60000396d4a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x600003a5cc60_0 .net *"_ivl_17", 0 0, L_0x60000396d540;  1 drivers
v0x600003a5ccf0_0 .net *"_ivl_20", 0 0, L_0x60000237b100;  1 drivers
v0x600003a5cd80_0 .net *"_ivl_22", 0 0, L_0x60000237b170;  1 drivers
v0x600003a5ce10_0 .net *"_ivl_24", 0 0, L_0x60000237b1e0;  1 drivers
v0x600003a5cea0_0 .net *"_ivl_25", 31 0, L_0x60000396d360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5cf30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a5d050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x600003a5d0e0_0 .net *"_ivl_31", 0 0, L_0x60000396d400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5d170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x600003a5d200_0 .net *"_ivl_6", 0 0, L_0x60000396d5e0;  1 drivers
v0x600003a5d290_0 .net "do_clear", 0 0, L_0x60000237b250;  1 drivers
v0x600003a5d320_0 .net "load_weight", 0 0, L_0x60000237b090;  1 drivers
v0x600003a5d3b0_0 .net "weight_in", 7 0, L_0x60000396d680;  1 drivers
L_0x60000396d7c0 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128099408;
L_0x60000396d5e0 .cmp/eq 3, L_0x60000396d7c0, L_0x128099450;
L_0x60000396d4a0 .cmp/eq 3, v0x600003a50990_0, L_0x128099498;
L_0x60000396d540 .cmp/eq 3, v0x600003a50990_0, L_0x1280994e0;
L_0x60000396d360 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099528;
L_0x60000396d400 .cmp/eq 32, L_0x60000396d360, L_0x128099570;
S_0x12668a8d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12668d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000026761c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a43e70_0 .net *"_ivl_11", 0 0, L_0x60000396d180;  1 drivers
v0x600003a43f00_0 .net *"_ivl_12", 15 0, L_0x60000396cfa0;  1 drivers
v0x600003a5c000_0 .net/s *"_ivl_4", 15 0, L_0x60000396d220;  1 drivers
v0x600003a5c090_0 .net/s *"_ivl_6", 15 0, L_0x60000396d2c0;  1 drivers
v0x600003a5c120_0 .net/s "a_signed", 7 0, v0x600003a5c2d0_0;  1 drivers
v0x600003a5c1b0_0 .net "act_in", 7 0, L_0x600002378cb0;  alias, 1 drivers
v0x600003a5c240_0 .var "act_out", 7 0;
v0x600003a5c2d0_0 .var "act_reg", 7 0;
v0x600003a5c360_0 .net "clear_acc", 0 0, L_0x60000237b250;  alias, 1 drivers
v0x600003a5c3f0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a5c480_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a5c510_0 .net "load_weight", 0 0, L_0x60000237b090;  alias, 1 drivers
v0x600003a5c5a0_0 .net/s "product", 15 0, L_0x60000396d0e0;  1 drivers
v0x600003a5c630_0 .net/s "product_ext", 31 0, L_0x60000396d040;  1 drivers
v0x600003a5c6c0_0 .net "psum_in", 31 0, v0x600003a470f0_0;  alias, 1 drivers
v0x600003a5c750_0 .var "psum_out", 31 0;
v0x600003a5c7e0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a5c870_0 .net/s "w_signed", 7 0, v0x600003a5c990_0;  1 drivers
v0x600003a5c900_0 .net "weight_in", 7 0, L_0x60000396d680;  alias, 1 drivers
v0x600003a5c990_0 .var "weight_reg", 7 0;
L_0x60000396d220 .extend/s 16, v0x600003a5c2d0_0;
L_0x60000396d2c0 .extend/s 16, v0x600003a5c990_0;
L_0x60000396d0e0 .arith/mult 16, L_0x60000396d220, L_0x60000396d2c0;
L_0x60000396d180 .part L_0x60000396d0e0, 15, 1;
LS_0x60000396cfa0_0_0 .concat [ 1 1 1 1], L_0x60000396d180, L_0x60000396d180, L_0x60000396d180, L_0x60000396d180;
LS_0x60000396cfa0_0_4 .concat [ 1 1 1 1], L_0x60000396d180, L_0x60000396d180, L_0x60000396d180, L_0x60000396d180;
LS_0x60000396cfa0_0_8 .concat [ 1 1 1 1], L_0x60000396d180, L_0x60000396d180, L_0x60000396d180, L_0x60000396d180;
LS_0x60000396cfa0_0_12 .concat [ 1 1 1 1], L_0x60000396d180, L_0x60000396d180, L_0x60000396d180, L_0x60000396d180;
L_0x60000396cfa0 .concat [ 4 4 4 4], LS_0x60000396cfa0_0_0, LS_0x60000396cfa0_0_4, LS_0x60000396cfa0_0_8, LS_0x60000396cfa0_0_12;
L_0x60000396d040 .concat [ 16 16 0 0], L_0x60000396d0e0, L_0x60000396cfa0;
S_0x12668aa40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12668cf20;
 .timescale 0 0;
P_0x600001d37cc0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000237b3a0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396cf00, C4<1>, C4<1>;
L_0x60000237b410 .functor AND 1, L_0x60000396cbe0, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237b480 .functor OR 1, L_0x60000396cdc0, L_0x60000237b410, C4<0>, C4<0>;
L_0x60000237b4f0 .functor AND 1, L_0x12809a4a0, L_0x60000237b480, C4<1>, C4<1>;
L_0x60000237b560 .functor AND 1, L_0x60000237b4f0, L_0x60000396caa0, C4<1>, C4<1>;
v0x600003a5df80_0 .net *"_ivl_0", 2 0, L_0x60000396ce60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a5e010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x600003a5e0a0_0 .net *"_ivl_13", 0 0, L_0x60000396cdc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5e130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x600003a5e1c0_0 .net *"_ivl_17", 0 0, L_0x60000396cbe0;  1 drivers
v0x600003a5e250_0 .net *"_ivl_20", 0 0, L_0x60000237b410;  1 drivers
v0x600003a5e2e0_0 .net *"_ivl_22", 0 0, L_0x60000237b480;  1 drivers
v0x600003a5e370_0 .net *"_ivl_24", 0 0, L_0x60000237b4f0;  1 drivers
v0x600003a5e400_0 .net *"_ivl_25", 31 0, L_0x60000396cc80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5e490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5e520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a5e5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x600003a5e640_0 .net *"_ivl_31", 0 0, L_0x60000396caa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a5e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x600003a5e760_0 .net *"_ivl_6", 0 0, L_0x60000396cf00;  1 drivers
v0x600003a5e7f0_0 .net "do_clear", 0 0, L_0x60000237b560;  1 drivers
v0x600003a5e880_0 .net "load_weight", 0 0, L_0x60000237b3a0;  1 drivers
v0x600003a5e910_0 .net "weight_in", 7 0, L_0x60000396cd20;  1 drivers
L_0x60000396ce60 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x1280995b8;
L_0x60000396cf00 .cmp/eq 3, L_0x60000396ce60, L_0x128099600;
L_0x60000396cdc0 .cmp/eq 3, v0x600003a50990_0, L_0x128099648;
L_0x60000396cbe0 .cmp/eq 3, v0x600003a50990_0, L_0x128099690;
L_0x60000396cc80 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x1280996d8;
L_0x60000396caa0 .cmp/eq 32, L_0x60000396cc80, L_0x128099720;
S_0x126688280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12668aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002675e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002675ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a5d440_0 .net *"_ivl_11", 0 0, L_0x60000396e4e0;  1 drivers
v0x600003a5d4d0_0 .net *"_ivl_12", 15 0, L_0x60000396e580;  1 drivers
v0x600003a5d560_0 .net/s *"_ivl_4", 15 0, L_0x60000396cb40;  1 drivers
v0x600003a5d5f0_0 .net/s *"_ivl_6", 15 0, L_0x60000396c960;  1 drivers
v0x600003a5d680_0 .net/s "a_signed", 7 0, v0x600003a5d830_0;  1 drivers
v0x600003a5d710_0 .net "act_in", 7 0, v0x600003a5c240_0;  alias, 1 drivers
v0x600003a5d7a0_0 .var "act_out", 7 0;
v0x600003a5d830_0 .var "act_reg", 7 0;
v0x600003a5d8c0_0 .net "clear_acc", 0 0, L_0x60000237b560;  alias, 1 drivers
v0x600003a5d950_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a5d9e0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a5da70_0 .net "load_weight", 0 0, L_0x60000237b3a0;  alias, 1 drivers
v0x600003a5db00_0 .net/s "product", 15 0, L_0x60000396ca00;  1 drivers
v0x600003a5db90_0 .net/s "product_ext", 31 0, L_0x60000396e3a0;  1 drivers
v0x600003a5dc20_0 .net "psum_in", 31 0, v0x600003a406c0_0;  alias, 1 drivers
v0x600003a5dcb0_0 .var "psum_out", 31 0;
v0x600003a5dd40_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a5ddd0_0 .net/s "w_signed", 7 0, v0x600003a5def0_0;  1 drivers
v0x600003a5de60_0 .net "weight_in", 7 0, L_0x60000396cd20;  alias, 1 drivers
v0x600003a5def0_0 .var "weight_reg", 7 0;
L_0x60000396cb40 .extend/s 16, v0x600003a5d830_0;
L_0x60000396c960 .extend/s 16, v0x600003a5def0_0;
L_0x60000396ca00 .arith/mult 16, L_0x60000396cb40, L_0x60000396c960;
L_0x60000396e4e0 .part L_0x60000396ca00, 15, 1;
LS_0x60000396e580_0_0 .concat [ 1 1 1 1], L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0;
LS_0x60000396e580_0_4 .concat [ 1 1 1 1], L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0;
LS_0x60000396e580_0_8 .concat [ 1 1 1 1], L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0;
LS_0x60000396e580_0_12 .concat [ 1 1 1 1], L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0, L_0x60000396e4e0;
L_0x60000396e580 .concat [ 4 4 4 4], LS_0x60000396e580_0_0, LS_0x60000396e580_0_4, LS_0x60000396e580_0_8, LS_0x60000396e580_0_12;
L_0x60000396e3a0 .concat [ 16 16 0 0], L_0x60000396ca00, L_0x60000396e580;
S_0x1266883f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12668cf20;
 .timescale 0 0;
P_0x600001d37dc0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000237b6b0 .functor AND 1, v0x600003a2abe0_0, L_0x60000396e260, C4<1>, C4<1>;
L_0x60000237b720 .functor AND 1, L_0x60000396c820, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237b790 .functor OR 1, L_0x60000396c6e0, L_0x60000237b720, C4<0>, C4<0>;
L_0x60000237b800 .functor AND 1, L_0x12809a4a0, L_0x60000237b790, C4<1>, C4<1>;
L_0x60000237b870 .functor AND 1, L_0x60000237b800, L_0x60000396f8e0, C4<1>, C4<1>;
v0x600003a5f4e0_0 .net *"_ivl_0", 3 0, L_0x60000396e440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a5f570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x600003a5f600_0 .net *"_ivl_13", 0 0, L_0x60000396c6e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5f690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x600003a5f720_0 .net *"_ivl_17", 0 0, L_0x60000396c820;  1 drivers
v0x600003a5f7b0_0 .net *"_ivl_20", 0 0, L_0x60000237b720;  1 drivers
v0x600003a5f840_0 .net *"_ivl_22", 0 0, L_0x60000237b790;  1 drivers
v0x600003a5f8d0_0 .net *"_ivl_24", 0 0, L_0x60000237b800;  1 drivers
v0x600003a5f960_0 .net *"_ivl_25", 31 0, L_0x60000396c8c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5f9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a5fb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x600003a5fba0_0 .net *"_ivl_31", 0 0, L_0x60000396f8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a5fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x600003a5fcc0_0 .net *"_ivl_6", 0 0, L_0x60000396e260;  1 drivers
v0x600003a5fd50_0 .net "do_clear", 0 0, L_0x60000237b870;  1 drivers
v0x600003a5fde0_0 .net "load_weight", 0 0, L_0x60000237b6b0;  1 drivers
v0x600003a5fe70_0 .net "weight_in", 7 0, L_0x60000396e300;  1 drivers
L_0x60000396e440 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128099768;
L_0x60000396e260 .cmp/eq 4, L_0x60000396e440, L_0x1280997b0;
L_0x60000396c6e0 .cmp/eq 3, v0x600003a50990_0, L_0x1280997f8;
L_0x60000396c820 .cmp/eq 3, v0x600003a50990_0, L_0x128099840;
L_0x60000396c8c0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099888;
L_0x60000396f8e0 .cmp/eq 32, L_0x60000396c8c0, L_0x1280998d0;
S_0x126685c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1266883f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000026760c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a5e9a0_0 .net *"_ivl_11", 0 0, L_0x6000039641e0;  1 drivers
v0x600003a5ea30_0 .net *"_ivl_12", 15 0, L_0x600003964280;  1 drivers
v0x600003a5eac0_0 .net/s *"_ivl_4", 15 0, L_0x600003964000;  1 drivers
v0x600003a5eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000039640a0;  1 drivers
v0x600003a5ebe0_0 .net/s "a_signed", 7 0, v0x600003a5ed90_0;  1 drivers
v0x600003a5ec70_0 .net "act_in", 7 0, v0x600003a5d7a0_0;  alias, 1 drivers
v0x600003a5ed00_0 .var "act_out", 7 0;
v0x600003a5ed90_0 .var "act_reg", 7 0;
v0x600003a5ee20_0 .net "clear_acc", 0 0, L_0x60000237b870;  alias, 1 drivers
v0x600003a5eeb0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a5ef40_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a5efd0_0 .net "load_weight", 0 0, L_0x60000237b6b0;  alias, 1 drivers
v0x600003a5f060_0 .net/s "product", 15 0, L_0x600003964140;  1 drivers
v0x600003a5f0f0_0 .net/s "product_ext", 31 0, L_0x600003964320;  1 drivers
v0x600003a5f180_0 .net "psum_in", 31 0, v0x600003a41c20_0;  alias, 1 drivers
v0x600003a5f210_0 .var "psum_out", 31 0;
v0x600003a5f2a0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a5f330_0 .net/s "w_signed", 7 0, v0x600003a5f450_0;  1 drivers
v0x600003a5f3c0_0 .net "weight_in", 7 0, L_0x60000396e300;  alias, 1 drivers
v0x600003a5f450_0 .var "weight_reg", 7 0;
L_0x600003964000 .extend/s 16, v0x600003a5ed90_0;
L_0x6000039640a0 .extend/s 16, v0x600003a5f450_0;
L_0x600003964140 .arith/mult 16, L_0x600003964000, L_0x6000039640a0;
L_0x6000039641e0 .part L_0x600003964140, 15, 1;
LS_0x600003964280_0_0 .concat [ 1 1 1 1], L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0;
LS_0x600003964280_0_4 .concat [ 1 1 1 1], L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0;
LS_0x600003964280_0_8 .concat [ 1 1 1 1], L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0;
LS_0x600003964280_0_12 .concat [ 1 1 1 1], L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0, L_0x6000039641e0;
L_0x600003964280 .concat [ 4 4 4 4], LS_0x600003964280_0_0, LS_0x600003964280_0_4, LS_0x600003964280_0_8, LS_0x600003964280_0_12;
L_0x600003964320 .concat [ 16 16 0 0], L_0x600003964140, L_0x600003964280;
S_0x126685da0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12668cf20;
 .timescale 0 0;
P_0x600001d37ec0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000237b9c0 .functor AND 1, v0x600003a2abe0_0, L_0x600003964460, C4<1>, C4<1>;
L_0x60000237ba30 .functor AND 1, L_0x600003964640, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237baa0 .functor OR 1, L_0x6000039645a0, L_0x60000237ba30, C4<0>, C4<0>;
L_0x60000237bb10 .functor AND 1, L_0x12809a4a0, L_0x60000237baa0, C4<1>, C4<1>;
L_0x60000237bb80 .functor AND 1, L_0x60000237bb10, L_0x600003964780, C4<1>, C4<1>;
v0x600003a58ab0_0 .net *"_ivl_0", 3 0, L_0x6000039643c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a58b40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x600003a58bd0_0 .net *"_ivl_13", 0 0, L_0x6000039645a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a58c60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x600003a58cf0_0 .net *"_ivl_17", 0 0, L_0x600003964640;  1 drivers
v0x600003a58d80_0 .net *"_ivl_20", 0 0, L_0x60000237ba30;  1 drivers
v0x600003a58e10_0 .net *"_ivl_22", 0 0, L_0x60000237baa0;  1 drivers
v0x600003a58ea0_0 .net *"_ivl_24", 0 0, L_0x60000237bb10;  1 drivers
v0x600003a58f30_0 .net *"_ivl_25", 31 0, L_0x6000039646e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a58fc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a59050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a590e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x600003a59170_0 .net *"_ivl_31", 0 0, L_0x600003964780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a59200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x600003a59290_0 .net *"_ivl_6", 0 0, L_0x600003964460;  1 drivers
v0x600003a59320_0 .net "do_clear", 0 0, L_0x60000237bb80;  1 drivers
v0x600003a593b0_0 .net "load_weight", 0 0, L_0x60000237b9c0;  1 drivers
v0x600003a59440_0 .net "weight_in", 7 0, L_0x600003964500;  1 drivers
L_0x6000039643c0 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128099918;
L_0x600003964460 .cmp/eq 4, L_0x6000039643c0, L_0x128099960;
L_0x6000039645a0 .cmp/eq 3, v0x600003a50990_0, L_0x1280999a8;
L_0x600003964640 .cmp/eq 3, v0x600003a50990_0, L_0x1280999f0;
L_0x6000039646e0 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099a38;
L_0x600003964780 .cmp/eq 32, L_0x6000039646e0, L_0x128099a80;
S_0x1266835e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126685da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002676240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a5ff00_0 .net *"_ivl_11", 0 0, L_0x600003964a00;  1 drivers
v0x600003a58000_0 .net *"_ivl_12", 15 0, L_0x600003964aa0;  1 drivers
v0x600003a58090_0 .net/s *"_ivl_4", 15 0, L_0x600003964820;  1 drivers
v0x600003a58120_0 .net/s *"_ivl_6", 15 0, L_0x6000039648c0;  1 drivers
v0x600003a581b0_0 .net/s "a_signed", 7 0, v0x600003a58360_0;  1 drivers
v0x600003a58240_0 .net "act_in", 7 0, v0x600003a5ed00_0;  alias, 1 drivers
v0x600003a582d0_0 .var "act_out", 7 0;
v0x600003a58360_0 .var "act_reg", 7 0;
v0x600003a583f0_0 .net "clear_acc", 0 0, L_0x60000237bb80;  alias, 1 drivers
v0x600003a58480_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a58510_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a585a0_0 .net "load_weight", 0 0, L_0x60000237b9c0;  alias, 1 drivers
v0x600003a58630_0 .net/s "product", 15 0, L_0x600003964960;  1 drivers
v0x600003a586c0_0 .net/s "product_ext", 31 0, L_0x600003964b40;  1 drivers
v0x600003a58750_0 .net "psum_in", 31 0, v0x600003a43180_0;  alias, 1 drivers
v0x600003a587e0_0 .var "psum_out", 31 0;
v0x600003a58870_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a58900_0 .net/s "w_signed", 7 0, v0x600003a58a20_0;  1 drivers
v0x600003a58990_0 .net "weight_in", 7 0, L_0x600003964500;  alias, 1 drivers
v0x600003a58a20_0 .var "weight_reg", 7 0;
L_0x600003964820 .extend/s 16, v0x600003a58360_0;
L_0x6000039648c0 .extend/s 16, v0x600003a58a20_0;
L_0x600003964960 .arith/mult 16, L_0x600003964820, L_0x6000039648c0;
L_0x600003964a00 .part L_0x600003964960, 15, 1;
LS_0x600003964aa0_0_0 .concat [ 1 1 1 1], L_0x600003964a00, L_0x600003964a00, L_0x600003964a00, L_0x600003964a00;
LS_0x600003964aa0_0_4 .concat [ 1 1 1 1], L_0x600003964a00, L_0x600003964a00, L_0x600003964a00, L_0x600003964a00;
LS_0x600003964aa0_0_8 .concat [ 1 1 1 1], L_0x600003964a00, L_0x600003964a00, L_0x600003964a00, L_0x600003964a00;
LS_0x600003964aa0_0_12 .concat [ 1 1 1 1], L_0x600003964a00, L_0x600003964a00, L_0x600003964a00, L_0x600003964a00;
L_0x600003964aa0 .concat [ 4 4 4 4], LS_0x600003964aa0_0_0, LS_0x600003964aa0_0_4, LS_0x600003964aa0_0_8, LS_0x600003964aa0_0_12;
L_0x600003964b40 .concat [ 16 16 0 0], L_0x600003964960, L_0x600003964aa0;
S_0x126683750 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d37fc0 .param/l "row" 1 7 213, +C4<011>;
S_0x126680f90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126683750;
 .timescale 0 0;
P_0x600001d40840 .param/l "col" 1 7 214, +C4<00>;
L_0x60000237bcd0 .functor AND 1, v0x600003a2abe0_0, L_0x600003964c80, C4<1>, C4<1>;
L_0x60000237bd40 .functor AND 1, L_0x600003964e60, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237bdb0 .functor OR 1, L_0x600003964dc0, L_0x60000237bd40, C4<0>, C4<0>;
L_0x60000237be20 .functor AND 1, L_0x12809a4a0, L_0x60000237bdb0, C4<1>, C4<1>;
L_0x60000237be90 .functor AND 1, L_0x60000237be20, L_0x600003964fa0, C4<1>, C4<1>;
v0x600003a5a010_0 .net *"_ivl_0", 2 0, L_0x600003964be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a5a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x600003a5a130_0 .net *"_ivl_13", 0 0, L_0x600003964dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x600003a5a250_0 .net *"_ivl_17", 0 0, L_0x600003964e60;  1 drivers
v0x600003a5a2e0_0 .net *"_ivl_20", 0 0, L_0x60000237bd40;  1 drivers
v0x600003a5a370_0 .net *"_ivl_22", 0 0, L_0x60000237bdb0;  1 drivers
v0x600003a5a400_0 .net *"_ivl_24", 0 0, L_0x60000237be20;  1 drivers
v0x600003a5a490_0 .net *"_ivl_25", 31 0, L_0x600003964f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5a520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a5a640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x600003a5a6d0_0 .net *"_ivl_31", 0 0, L_0x600003964fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5a760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x600003a5a7f0_0 .net *"_ivl_6", 0 0, L_0x600003964c80;  1 drivers
v0x600003a5a880_0 .net "do_clear", 0 0, L_0x60000237be90;  1 drivers
v0x600003a5a910_0 .net "load_weight", 0 0, L_0x60000237bcd0;  1 drivers
v0x600003a5a9a0_0 .net "weight_in", 7 0, L_0x600003964d20;  1 drivers
L_0x600003964be0 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128099ac8;
L_0x600003964c80 .cmp/eq 3, L_0x600003964be0, L_0x128099b10;
L_0x600003964dc0 .cmp/eq 3, v0x600003a50990_0, L_0x128099b58;
L_0x600003964e60 .cmp/eq 3, v0x600003a50990_0, L_0x128099ba0;
L_0x600003964f00 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099be8;
L_0x600003964fa0 .cmp/eq 32, L_0x600003964f00, L_0x128099c30;
S_0x126681100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126680f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000026762c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a594d0_0 .net *"_ivl_11", 0 0, L_0x600003965220;  1 drivers
v0x600003a59560_0 .net *"_ivl_12", 15 0, L_0x6000039652c0;  1 drivers
v0x600003a595f0_0 .net/s *"_ivl_4", 15 0, L_0x600003965040;  1 drivers
v0x600003a59680_0 .net/s *"_ivl_6", 15 0, L_0x6000039650e0;  1 drivers
v0x600003a59710_0 .net/s "a_signed", 7 0, v0x600003a598c0_0;  1 drivers
v0x600003a597a0_0 .net "act_in", 7 0, L_0x600002378b60;  alias, 1 drivers
v0x600003a59830_0 .var "act_out", 7 0;
v0x600003a598c0_0 .var "act_reg", 7 0;
v0x600003a59950_0 .net "clear_acc", 0 0, L_0x60000237be90;  alias, 1 drivers
v0x600003a599e0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a59a70_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a59b00_0 .net "load_weight", 0 0, L_0x60000237bcd0;  alias, 1 drivers
v0x600003a59b90_0 .net/s "product", 15 0, L_0x600003965180;  1 drivers
v0x600003a59c20_0 .net/s "product_ext", 31 0, L_0x600003965360;  1 drivers
v0x600003a59cb0_0 .net "psum_in", 31 0, v0x600003a5c750_0;  alias, 1 drivers
v0x600003a59d40_0 .var "psum_out", 31 0;
v0x600003a59dd0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a59e60_0 .net/s "w_signed", 7 0, v0x600003a59f80_0;  1 drivers
v0x600003a59ef0_0 .net "weight_in", 7 0, L_0x600003964d20;  alias, 1 drivers
v0x600003a59f80_0 .var "weight_reg", 7 0;
L_0x600003965040 .extend/s 16, v0x600003a598c0_0;
L_0x6000039650e0 .extend/s 16, v0x600003a59f80_0;
L_0x600003965180 .arith/mult 16, L_0x600003965040, L_0x6000039650e0;
L_0x600003965220 .part L_0x600003965180, 15, 1;
LS_0x6000039652c0_0_0 .concat [ 1 1 1 1], L_0x600003965220, L_0x600003965220, L_0x600003965220, L_0x600003965220;
LS_0x6000039652c0_0_4 .concat [ 1 1 1 1], L_0x600003965220, L_0x600003965220, L_0x600003965220, L_0x600003965220;
LS_0x6000039652c0_0_8 .concat [ 1 1 1 1], L_0x600003965220, L_0x600003965220, L_0x600003965220, L_0x600003965220;
LS_0x6000039652c0_0_12 .concat [ 1 1 1 1], L_0x600003965220, L_0x600003965220, L_0x600003965220, L_0x600003965220;
L_0x6000039652c0 .concat [ 4 4 4 4], LS_0x6000039652c0_0_0, LS_0x6000039652c0_0_4, LS_0x6000039652c0_0_8, LS_0x6000039652c0_0_12;
L_0x600003965360 .concat [ 16 16 0 0], L_0x600003965180, L_0x6000039652c0;
S_0x12667e940 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126683750;
 .timescale 0 0;
P_0x600001d300c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000237faa0 .functor AND 1, v0x600003a2abe0_0, L_0x6000039654a0, C4<1>, C4<1>;
L_0x60000237f640 .functor AND 1, L_0x600003965680, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237f1e0 .functor OR 1, L_0x6000039655e0, L_0x60000237f640, C4<0>, C4<0>;
L_0x60000237ed80 .functor AND 1, L_0x12809a4a0, L_0x60000237f1e0, C4<1>, C4<1>;
L_0x60000237e920 .functor AND 1, L_0x60000237ed80, L_0x6000039657c0, C4<1>, C4<1>;
v0x600003a5b570_0 .net *"_ivl_0", 2 0, L_0x600003965400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a5b600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x600003a5b690_0 .net *"_ivl_13", 0 0, L_0x6000039655e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a5b720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x600003a5b7b0_0 .net *"_ivl_17", 0 0, L_0x600003965680;  1 drivers
v0x600003a5b840_0 .net *"_ivl_20", 0 0, L_0x60000237f640;  1 drivers
v0x600003a5b8d0_0 .net *"_ivl_22", 0 0, L_0x60000237f1e0;  1 drivers
v0x600003a5b960_0 .net *"_ivl_24", 0 0, L_0x60000237ed80;  1 drivers
v0x600003a5b9f0_0 .net *"_ivl_25", 31 0, L_0x600003965720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5ba80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a5bb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a5bba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x600003a5bc30_0 .net *"_ivl_31", 0 0, L_0x6000039657c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a5bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x600003a5bd50_0 .net *"_ivl_6", 0 0, L_0x6000039654a0;  1 drivers
v0x600003a5bde0_0 .net "do_clear", 0 0, L_0x60000237e920;  1 drivers
v0x600003a5be70_0 .net "load_weight", 0 0, L_0x60000237faa0;  1 drivers
v0x600003a5bf00_0 .net "weight_in", 7 0, L_0x600003965540;  1 drivers
L_0x600003965400 .concat [ 2 1 0 0], v0x600003a2ab50_0, L_0x128099c78;
L_0x6000039654a0 .cmp/eq 3, L_0x600003965400, L_0x128099cc0;
L_0x6000039655e0 .cmp/eq 3, v0x600003a50990_0, L_0x128099d08;
L_0x600003965680 .cmp/eq 3, v0x600003a50990_0, L_0x128099d50;
L_0x600003965720 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099d98;
L_0x6000039657c0 .cmp/eq 32, L_0x600003965720, L_0x128099de0;
S_0x12667eab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12667e940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002676340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a5aa30_0 .net *"_ivl_11", 0 0, L_0x600003965a40;  1 drivers
v0x600003a5aac0_0 .net *"_ivl_12", 15 0, L_0x600003965ae0;  1 drivers
v0x600003a5ab50_0 .net/s *"_ivl_4", 15 0, L_0x600003965860;  1 drivers
v0x600003a5abe0_0 .net/s *"_ivl_6", 15 0, L_0x600003965900;  1 drivers
v0x600003a5ac70_0 .net/s "a_signed", 7 0, v0x600003a5ae20_0;  1 drivers
v0x600003a5ad00_0 .net "act_in", 7 0, v0x600003a59830_0;  alias, 1 drivers
v0x600003a5ad90_0 .var "act_out", 7 0;
v0x600003a5ae20_0 .var "act_reg", 7 0;
v0x600003a5aeb0_0 .net "clear_acc", 0 0, L_0x60000237e920;  alias, 1 drivers
v0x600003a5af40_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a5afd0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a5b060_0 .net "load_weight", 0 0, L_0x60000237faa0;  alias, 1 drivers
v0x600003a5b0f0_0 .net/s "product", 15 0, L_0x6000039659a0;  1 drivers
v0x600003a5b180_0 .net/s "product_ext", 31 0, L_0x600003965b80;  1 drivers
v0x600003a5b210_0 .net "psum_in", 31 0, v0x600003a5dcb0_0;  alias, 1 drivers
v0x600003a5b2a0_0 .var "psum_out", 31 0;
v0x600003a5b330_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a5b3c0_0 .net/s "w_signed", 7 0, v0x600003a5b4e0_0;  1 drivers
v0x600003a5b450_0 .net "weight_in", 7 0, L_0x600003965540;  alias, 1 drivers
v0x600003a5b4e0_0 .var "weight_reg", 7 0;
L_0x600003965860 .extend/s 16, v0x600003a5ae20_0;
L_0x600003965900 .extend/s 16, v0x600003a5b4e0_0;
L_0x6000039659a0 .arith/mult 16, L_0x600003965860, L_0x600003965900;
L_0x600003965a40 .part L_0x6000039659a0, 15, 1;
LS_0x600003965ae0_0_0 .concat [ 1 1 1 1], L_0x600003965a40, L_0x600003965a40, L_0x600003965a40, L_0x600003965a40;
LS_0x600003965ae0_0_4 .concat [ 1 1 1 1], L_0x600003965a40, L_0x600003965a40, L_0x600003965a40, L_0x600003965a40;
LS_0x600003965ae0_0_8 .concat [ 1 1 1 1], L_0x600003965a40, L_0x600003965a40, L_0x600003965a40, L_0x600003965a40;
LS_0x600003965ae0_0_12 .concat [ 1 1 1 1], L_0x600003965a40, L_0x600003965a40, L_0x600003965a40, L_0x600003965a40;
L_0x600003965ae0 .concat [ 4 4 4 4], LS_0x600003965ae0_0_0, LS_0x600003965ae0_0_4, LS_0x600003965ae0_0_8, LS_0x600003965ae0_0_12;
L_0x600003965b80 .concat [ 16 16 0 0], L_0x6000039659a0, L_0x600003965ae0;
S_0x12667c2f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126683750;
 .timescale 0 0;
P_0x600001d301c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000237dc00 .functor AND 1, v0x600003a2abe0_0, L_0x600003965cc0, C4<1>, C4<1>;
L_0x60000237d7a0 .functor AND 1, L_0x600003965ea0, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237d340 .functor OR 1, L_0x600003965e00, L_0x60000237d7a0, C4<0>, C4<0>;
L_0x60000237cee0 .functor AND 1, L_0x12809a4a0, L_0x60000237d340, C4<1>, C4<1>;
L_0x60000237ca80 .functor AND 1, L_0x60000237cee0, L_0x600003965fe0, C4<1>, C4<1>;
v0x600003a54b40_0 .net *"_ivl_0", 3 0, L_0x600003965c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a54bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600003a54c60_0 .net *"_ivl_13", 0 0, L_0x600003965e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a54cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600003a54d80_0 .net *"_ivl_17", 0 0, L_0x600003965ea0;  1 drivers
v0x600003a54e10_0 .net *"_ivl_20", 0 0, L_0x60000237d7a0;  1 drivers
v0x600003a54ea0_0 .net *"_ivl_22", 0 0, L_0x60000237d340;  1 drivers
v0x600003a54f30_0 .net *"_ivl_24", 0 0, L_0x60000237cee0;  1 drivers
v0x600003a54fc0_0 .net *"_ivl_25", 31 0, L_0x600003965f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a55050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a550e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a55170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600003a55200_0 .net *"_ivl_31", 0 0, L_0x600003965fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a55290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600003a55320_0 .net *"_ivl_6", 0 0, L_0x600003965cc0;  1 drivers
v0x600003a553b0_0 .net "do_clear", 0 0, L_0x60000237ca80;  1 drivers
v0x600003a55440_0 .net "load_weight", 0 0, L_0x60000237dc00;  1 drivers
v0x600003a554d0_0 .net "weight_in", 7 0, L_0x600003965d60;  1 drivers
L_0x600003965c20 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128099e28;
L_0x600003965cc0 .cmp/eq 4, L_0x600003965c20, L_0x128099e70;
L_0x600003965e00 .cmp/eq 3, v0x600003a50990_0, L_0x128099eb8;
L_0x600003965ea0 .cmp/eq 3, v0x600003a50990_0, L_0x128099f00;
L_0x600003965f40 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x128099f48;
L_0x600003965fe0 .cmp/eq 32, L_0x600003965f40, L_0x128099f90;
S_0x12667c460 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12667c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000026763c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a54000_0 .net *"_ivl_11", 0 0, L_0x600003966260;  1 drivers
v0x600003a54090_0 .net *"_ivl_12", 15 0, L_0x600003966300;  1 drivers
v0x600003a54120_0 .net/s *"_ivl_4", 15 0, L_0x600003966080;  1 drivers
v0x600003a541b0_0 .net/s *"_ivl_6", 15 0, L_0x600003966120;  1 drivers
v0x600003a54240_0 .net/s "a_signed", 7 0, v0x600003a543f0_0;  1 drivers
v0x600003a542d0_0 .net "act_in", 7 0, v0x600003a5ad90_0;  alias, 1 drivers
v0x600003a54360_0 .var "act_out", 7 0;
v0x600003a543f0_0 .var "act_reg", 7 0;
v0x600003a54480_0 .net "clear_acc", 0 0, L_0x60000237ca80;  alias, 1 drivers
v0x600003a54510_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a545a0_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a54630_0 .net "load_weight", 0 0, L_0x60000237dc00;  alias, 1 drivers
v0x600003a546c0_0 .net/s "product", 15 0, L_0x6000039661c0;  1 drivers
v0x600003a54750_0 .net/s "product_ext", 31 0, L_0x6000039663a0;  1 drivers
v0x600003a547e0_0 .net "psum_in", 31 0, v0x600003a5f210_0;  alias, 1 drivers
v0x600003a54870_0 .var "psum_out", 31 0;
v0x600003a54900_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a54990_0 .net/s "w_signed", 7 0, v0x600003a54ab0_0;  1 drivers
v0x600003a54a20_0 .net "weight_in", 7 0, L_0x600003965d60;  alias, 1 drivers
v0x600003a54ab0_0 .var "weight_reg", 7 0;
L_0x600003966080 .extend/s 16, v0x600003a543f0_0;
L_0x600003966120 .extend/s 16, v0x600003a54ab0_0;
L_0x6000039661c0 .arith/mult 16, L_0x600003966080, L_0x600003966120;
L_0x600003966260 .part L_0x6000039661c0, 15, 1;
LS_0x600003966300_0_0 .concat [ 1 1 1 1], L_0x600003966260, L_0x600003966260, L_0x600003966260, L_0x600003966260;
LS_0x600003966300_0_4 .concat [ 1 1 1 1], L_0x600003966260, L_0x600003966260, L_0x600003966260, L_0x600003966260;
LS_0x600003966300_0_8 .concat [ 1 1 1 1], L_0x600003966260, L_0x600003966260, L_0x600003966260, L_0x600003966260;
LS_0x600003966300_0_12 .concat [ 1 1 1 1], L_0x600003966260, L_0x600003966260, L_0x600003966260, L_0x600003966260;
L_0x600003966300 .concat [ 4 4 4 4], LS_0x600003966300_0_0, LS_0x600003966300_0_4, LS_0x600003966300_0_8, LS_0x600003966300_0_12;
L_0x6000039663a0 .concat [ 16 16 0 0], L_0x6000039661c0, L_0x600003966300;
S_0x126675000 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126683750;
 .timescale 0 0;
P_0x600001d302c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000237fbf0 .functor AND 1, v0x600003a2abe0_0, L_0x6000039664e0, C4<1>, C4<1>;
L_0x60000237fb80 .functor AND 1, L_0x6000039666c0, v0x600003a29680_0, C4<1>, C4<1>;
L_0x60000237fb10 .functor OR 1, L_0x600003966620, L_0x60000237fb80, C4<0>, C4<0>;
L_0x60000237ff70 .functor AND 1, L_0x12809a4a0, L_0x60000237fb10, C4<1>, C4<1>;
L_0x600002363d40 .functor AND 1, L_0x60000237ff70, L_0x600003966800, C4<1>, C4<1>;
v0x600003a560a0_0 .net *"_ivl_0", 3 0, L_0x600003966440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a56130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x600003a561c0_0 .net *"_ivl_13", 0 0, L_0x600003966620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a56250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x600003a562e0_0 .net *"_ivl_17", 0 0, L_0x6000039666c0;  1 drivers
v0x600003a56370_0 .net *"_ivl_20", 0 0, L_0x60000237fb80;  1 drivers
v0x600003a56400_0 .net *"_ivl_22", 0 0, L_0x60000237fb10;  1 drivers
v0x600003a56490_0 .net *"_ivl_24", 0 0, L_0x60000237ff70;  1 drivers
v0x600003a56520_0 .net *"_ivl_25", 31 0, L_0x600003966760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a565b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a56640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a566d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600003a56760_0 .net *"_ivl_31", 0 0, L_0x600003966800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a567f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600003a56880_0 .net *"_ivl_6", 0 0, L_0x6000039664e0;  1 drivers
v0x600003a56910_0 .net "do_clear", 0 0, L_0x600002363d40;  1 drivers
v0x600003a569a0_0 .net "load_weight", 0 0, L_0x60000237fbf0;  1 drivers
v0x600003a56a30_0 .net "weight_in", 7 0, L_0x600003966580;  1 drivers
L_0x600003966440 .concat [ 2 2 0 0], v0x600003a2ab50_0, L_0x128099fd8;
L_0x6000039664e0 .cmp/eq 4, L_0x600003966440, L_0x12809a020;
L_0x600003966620 .cmp/eq 3, v0x600003a50990_0, L_0x12809a068;
L_0x6000039666c0 .cmp/eq 3, v0x600003a50990_0, L_0x12809a0b0;
L_0x600003966760 .concat [ 16 16 0 0], v0x600003a50090_0, L_0x12809a0f8;
L_0x600003966800 .cmp/eq 32, L_0x600003966760, L_0x12809a140;
S_0x126675170 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126675000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002676400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002676440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a55560_0 .net *"_ivl_11", 0 0, L_0x600003966a80;  1 drivers
v0x600003a555f0_0 .net *"_ivl_12", 15 0, L_0x600003966b20;  1 drivers
v0x600003a55680_0 .net/s *"_ivl_4", 15 0, L_0x6000039668a0;  1 drivers
v0x600003a55710_0 .net/s *"_ivl_6", 15 0, L_0x600003966940;  1 drivers
v0x600003a557a0_0 .net/s "a_signed", 7 0, v0x600003a55950_0;  1 drivers
v0x600003a55830_0 .net "act_in", 7 0, v0x600003a54360_0;  alias, 1 drivers
v0x600003a558c0_0 .var "act_out", 7 0;
v0x600003a55950_0 .var "act_reg", 7 0;
v0x600003a559e0_0 .net "clear_acc", 0 0, L_0x600002363d40;  alias, 1 drivers
v0x600003a55a70_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a55b00_0 .net "enable", 0 0, L_0x600002374460;  alias, 1 drivers
v0x600003a55b90_0 .net "load_weight", 0 0, L_0x60000237fbf0;  alias, 1 drivers
v0x600003a55c20_0 .net/s "product", 15 0, L_0x6000039669e0;  1 drivers
v0x600003a55cb0_0 .net/s "product_ext", 31 0, L_0x600003966bc0;  1 drivers
v0x600003a55d40_0 .net "psum_in", 31 0, v0x600003a587e0_0;  alias, 1 drivers
v0x600003a55dd0_0 .var "psum_out", 31 0;
v0x600003a55e60_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a55ef0_0 .net/s "w_signed", 7 0, v0x600003a56010_0;  1 drivers
v0x600003a55f80_0 .net "weight_in", 7 0, L_0x600003966580;  alias, 1 drivers
v0x600003a56010_0 .var "weight_reg", 7 0;
L_0x6000039668a0 .extend/s 16, v0x600003a55950_0;
L_0x600003966940 .extend/s 16, v0x600003a56010_0;
L_0x6000039669e0 .arith/mult 16, L_0x6000039668a0, L_0x600003966940;
L_0x600003966a80 .part L_0x6000039669e0, 15, 1;
LS_0x600003966b20_0_0 .concat [ 1 1 1 1], L_0x600003966a80, L_0x600003966a80, L_0x600003966a80, L_0x600003966a80;
LS_0x600003966b20_0_4 .concat [ 1 1 1 1], L_0x600003966a80, L_0x600003966a80, L_0x600003966a80, L_0x600003966a80;
LS_0x600003966b20_0_8 .concat [ 1 1 1 1], L_0x600003966a80, L_0x600003966a80, L_0x600003966a80, L_0x600003966a80;
LS_0x600003966b20_0_12 .concat [ 1 1 1 1], L_0x600003966a80, L_0x600003966a80, L_0x600003966a80, L_0x600003966a80;
L_0x600003966b20 .concat [ 4 4 4 4], LS_0x600003966b20_0_0, LS_0x600003966b20_0_4, LS_0x600003966b20_0_8, LS_0x600003966b20_0_12;
L_0x600003966bc0 .concat [ 16 16 0 0], L_0x6000039669e0, L_0x600003966b20;
S_0x1266729b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d303c0 .param/l "row" 1 7 198, +C4<00>;
L_0x600002378d90 .functor BUFZ 8, v0x600003a48870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x126672b20 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30440 .param/l "row" 1 7 198, +C4<01>;
L_0x600002378c40 .functor BUFZ 8, v0x600003a48b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x126670360 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d304c0 .param/l "row" 1 7 198, +C4<010>;
L_0x600002378cb0 .functor BUFZ 8, v0x600003a48e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1266704d0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30540 .param/l "row" 1 7 198, +C4<011>;
L_0x600002378b60 .functor BUFZ 8, v0x600003a490e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12666dd10 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d305c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600002374150 .functor BUFZ 32, v0x600003a48510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a56ac0_0 .net *"_ivl_2", 31 0, L_0x600002374150;  1 drivers
S_0x12666de80 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30640 .param/l "col" 1 7 279, +C4<01>;
L_0x6000023741c0 .functor BUFZ 32, v0x600003a48630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a56b50_0 .net *"_ivl_2", 31 0, L_0x6000023741c0;  1 drivers
S_0x1266a7e60 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d306c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600002374230 .functor BUFZ 32, v0x600003a48750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a56be0_0 .net *"_ivl_2", 31 0, L_0x600002374230;  1 drivers
S_0x1266a7fd0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30740 .param/l "col" 1 7 279, +C4<011>;
L_0x6000023742a0 .functor BUFZ 32, L_0x6000023740e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a56c70_0 .net *"_ivl_2", 31 0, L_0x6000023742a0;  1 drivers
S_0x1266a67b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d307c0 .param/l "col" 1 7 206, +C4<00>;
S_0x1266a6920 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30840 .param/l "col" 1 7 206, +C4<01>;
S_0x126699c90 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d308c0 .param/l "col" 1 7 206, +C4<010>;
S_0x126699e00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12668e470;
 .timescale 0 0;
P_0x600001d30940 .param/l "col" 1 7 206, +C4<011>;
S_0x12669a170 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x126695310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1266693f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x126669430 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x126669470 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x1266694b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1266694f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x126669530 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002375260 .functor BUFZ 256, v0x600003a533c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000023752d0 .functor BUFZ 256, v0x600003a53f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002375340 .functor BUFZ 256, v0x600003a52d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003a522e0_0 .var/i "b", 31 0;
v0x600003a52370 .array "bank_addr", 3 0, 7 0;
v0x600003a52400_0 .net "bank_dma", 1 0, L_0x600003962760;  1 drivers
v0x600003a52490_0 .var "bank_dma_d", 1 0;
v0x600003a52520_0 .net "bank_mxu_a", 1 0, L_0x600003962580;  1 drivers
v0x600003a525b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003a52640_0 .net "bank_mxu_o", 1 0, L_0x600003962620;  1 drivers
v0x600003a526d0_0 .net "bank_mxu_w", 1 0, L_0x6000039624e0;  1 drivers
v0x600003a52760_0 .var "bank_mxu_w_d", 1 0;
v0x600003a527f0 .array "bank_rdata", 3 0;
v0x600003a527f0_0 .net v0x600003a527f0 0, 255 0, v0x600003a50f30_0; 1 drivers
v0x600003a527f0_1 .net v0x600003a527f0 1, 255 0, v0x600003a51440_0; 1 drivers
v0x600003a527f0_2 .net v0x600003a527f0 2, 255 0, v0x600003a51950_0; 1 drivers
v0x600003a527f0_3 .net v0x600003a527f0 3, 255 0, v0x600003a51e60_0; 1 drivers
v0x600003a52880_0 .var "bank_re", 3 0;
v0x600003a52910_0 .net "bank_vpu", 1 0, L_0x6000039626c0;  1 drivers
v0x600003a529a0_0 .var "bank_vpu_d", 1 0;
v0x600003a52a30 .array "bank_wdata", 3 0, 255 0;
v0x600003a52ac0_0 .var "bank_we", 3 0;
v0x600003a52b50_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a52be0_0 .net "dma_addr", 19 0, v0x600003a4ce10_0;  alias, 1 drivers
v0x600003a52c70_0 .net "dma_rdata", 255 0, L_0x600002375340;  alias, 1 drivers
v0x600003a52d00_0 .var "dma_rdata_reg", 255 0;
v0x600003a52d90_0 .net "dma_re", 0 0, L_0x600002374d20;  alias, 1 drivers
v0x600003a52e20_0 .net "dma_ready", 0 0, L_0x600003962da0;  alias, 1 drivers
v0x600003a52eb0_0 .net "dma_wdata", 255 0, L_0x600002374c40;  alias, 1 drivers
v0x600003a52f40_0 .net "dma_we", 0 0, L_0x600002374cb0;  alias, 1 drivers
v0x600003a52fd0_0 .var "grant_dma", 3 0;
v0x600003a53060_0 .var "grant_mxu_a", 3 0;
v0x600003a530f0_0 .var "grant_mxu_o", 3 0;
v0x600003a53180_0 .var "grant_mxu_w", 3 0;
v0x600003a53210_0 .var "grant_vpu", 3 0;
v0x600003a532a0_0 .net "mxu_a_addr", 19 0, L_0x600003967980;  alias, 1 drivers
v0x600003a53330_0 .net "mxu_a_rdata", 255 0, L_0x600002375260;  alias, 1 drivers
v0x600003a533c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003a53450_0 .net "mxu_a_re", 0 0, L_0x600003967a20;  alias, 1 drivers
v0x600003a534e0_0 .net "mxu_a_ready", 0 0, L_0x600003962c60;  alias, 1 drivers
v0x600003a53570_0 .net "mxu_o_addr", 19 0, L_0x600003967c00;  alias, 1 drivers
v0x600003a53600_0 .net "mxu_o_ready", 0 0, L_0x600003962d00;  alias, 1 drivers
v0x600003a53690_0 .net "mxu_o_wdata", 255 0, L_0x600003967de0;  alias, 1 drivers
v0x600003a53720_0 .net "mxu_o_we", 0 0, L_0x600002374700;  alias, 1 drivers
v0x600003a537b0_0 .net "mxu_w_addr", 19 0, L_0x600003967700;  alias, 1 drivers
v0x600003a53840_0 .net "mxu_w_rdata", 255 0, v0x600003a538d0_0;  alias, 1 drivers
v0x600003a538d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003a53960_0 .net "mxu_w_re", 0 0, L_0x6000039677a0;  alias, 1 drivers
v0x600003a539f0_0 .net "mxu_w_ready", 0 0, L_0x600003962b20;  alias, 1 drivers
v0x600003a53a80_0 .var "req_dma", 3 0;
v0x600003a53b10_0 .var "req_mxu_a", 3 0;
v0x600003a53ba0_0 .var "req_mxu_o", 3 0;
v0x600003a53c30_0 .var "req_mxu_w", 3 0;
v0x600003a53cc0_0 .var "req_vpu", 3 0;
v0x600003a53d50_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a53de0_0 .net "vpu_addr", 19 0, v0x600003a2d710_0;  alias, 1 drivers
v0x600003a53e70_0 .net "vpu_rdata", 255 0, L_0x6000023752d0;  alias, 1 drivers
v0x600003a53f00_0 .var "vpu_rdata_reg", 255 0;
v0x600003a2c000_0 .net "vpu_re", 0 0, L_0x600002374af0;  alias, 1 drivers
v0x600003a2c090_0 .net "vpu_ready", 0 0, L_0x600003962bc0;  alias, 1 drivers
v0x600003a2c120_0 .net "vpu_wdata", 255 0, L_0x600002374a10;  alias, 1 drivers
v0x600003a2c1b0_0 .net "vpu_we", 0 0, L_0x600002374a80;  alias, 1 drivers
v0x600003a2c240_0 .net "word_dma", 7 0, L_0x600003962a80;  1 drivers
v0x600003a2c2d0_0 .net "word_mxu_a", 7 0, L_0x6000039628a0;  1 drivers
v0x600003a2c360_0 .net "word_mxu_o", 7 0, L_0x600003962940;  1 drivers
v0x600003a2c3f0_0 .net "word_mxu_w", 7 0, L_0x600003962800;  1 drivers
v0x600003a2c480_0 .net "word_vpu", 7 0, L_0x6000039629e0;  1 drivers
E_0x600001d31140/0 .event anyedge, v0x600003a52760_0, v0x600003a50f30_0, v0x600003a51440_0, v0x600003a51950_0;
E_0x600001d31140/1 .event anyedge, v0x600003a51e60_0, v0x600003a525b0_0, v0x600003a529a0_0, v0x600003a52490_0;
E_0x600001d31140 .event/or E_0x600001d31140/0, E_0x600001d31140/1;
E_0x600001d311c0/0 .event anyedge, v0x600003a53c30_0, v0x600003a53b10_0, v0x600003a53ba0_0, v0x600003a53cc0_0;
E_0x600001d311c0/1 .event anyedge, v0x600003a53a80_0, v0x600003a53180_0, v0x600003a2c3f0_0, v0x600003a53060_0;
E_0x600001d311c0/2 .event anyedge, v0x600003a2c2d0_0, v0x600003a530f0_0, v0x600003a2c360_0, v0x600003a53690_0;
E_0x600001d311c0/3 .event anyedge, v0x600003a53210_0, v0x600003a2c480_0, v0x600003a2c120_0, v0x600003a2c1b0_0;
E_0x600001d311c0/4 .event anyedge, v0x600003a2c000_0, v0x600003a52fd0_0, v0x600003a2c240_0, v0x600003a4d0e0_0;
E_0x600001d311c0/5 .event anyedge, v0x600003a4d200_0, v0x600003a4cf30_0;
E_0x600001d311c0 .event/or E_0x600001d311c0/0, E_0x600001d311c0/1, E_0x600001d311c0/2, E_0x600001d311c0/3, E_0x600001d311c0/4, E_0x600001d311c0/5;
E_0x600001d31200/0 .event anyedge, v0x600003a53960_0, v0x600003a526d0_0, v0x600003a53450_0, v0x600003a52520_0;
E_0x600001d31200/1 .event anyedge, v0x600003a53720_0, v0x600003a52640_0, v0x600003a2c1b0_0, v0x600003a2c000_0;
E_0x600001d31200/2 .event anyedge, v0x600003a52910_0, v0x600003a4d200_0, v0x600003a4cf30_0, v0x600003a52400_0;
E_0x600001d31200 .event/or E_0x600001d31200/0, E_0x600001d31200/1, E_0x600001d31200/2;
L_0x600003961fe0 .part v0x600003a52ac0_0, 0, 1;
L_0x600003962080 .part v0x600003a52880_0, 0, 1;
L_0x600003962120 .part v0x600003a52ac0_0, 1, 1;
L_0x6000039621c0 .part v0x600003a52880_0, 1, 1;
L_0x600003962260 .part v0x600003a52ac0_0, 2, 1;
L_0x600003962300 .part v0x600003a52880_0, 2, 1;
L_0x6000039623a0 .part v0x600003a52ac0_0, 3, 1;
L_0x600003962440 .part v0x600003a52880_0, 3, 1;
L_0x6000039624e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600003967700 (v0x600003a520a0_0) S_0x12669aa70;
L_0x600003962580 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600003967980 (v0x600003a520a0_0) S_0x12669aa70;
L_0x600003962620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600003967c00 (v0x600003a520a0_0) S_0x12669aa70;
L_0x6000039626c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600003a2d710_0 (v0x600003a520a0_0) S_0x12669aa70;
L_0x600003962760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600003a4ce10_0 (v0x600003a520a0_0) S_0x12669aa70;
L_0x600003962800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600003967700 (v0x600003a521c0_0) S_0x12669abe0;
L_0x6000039628a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600003967980 (v0x600003a521c0_0) S_0x12669abe0;
L_0x600003962940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600003967c00 (v0x600003a521c0_0) S_0x12669abe0;
L_0x6000039629e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600003a2d710_0 (v0x600003a521c0_0) S_0x12669abe0;
L_0x600003962a80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600003a4ce10_0 (v0x600003a521c0_0) S_0x12669abe0;
L_0x600003962b20 .part/v v0x600003a53180_0, L_0x6000039624e0, 1;
L_0x600003962c60 .part/v v0x600003a53060_0, L_0x600003962580, 1;
L_0x600003962d00 .part/v v0x600003a530f0_0, L_0x600003962620, 1;
L_0x600003962bc0 .part/v v0x600003a53210_0, L_0x6000039626c0, 1;
L_0x600003962da0 .part/v v0x600003a52fd0_0, L_0x600003962760, 1;
S_0x12666a2a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12669a170;
 .timescale 0 0;
P_0x600001d31240 .param/l "i" 1 9 184, +C4<00>;
S_0x12666a410 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12666a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002675900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002675940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a52370_0 .array/port v0x600003a52370, 0;
v0x600003a50cf0_0 .net "addr", 7 0, v0x600003a52370_0;  1 drivers
v0x600003a50d80_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a50e10_0 .var/i "i", 31 0;
v0x600003a50ea0 .array "mem", 255 0, 255 0;
v0x600003a50f30_0 .var "rdata", 255 0;
v0x600003a50fc0_0 .net "re", 0 0, L_0x600003962080;  1 drivers
v0x600003a52a30_0 .array/port v0x600003a52a30, 0;
v0x600003a51050_0 .net "wdata", 255 0, v0x600003a52a30_0;  1 drivers
v0x600003a510e0_0 .net "we", 0 0, L_0x600003961fe0;  1 drivers
E_0x600001d31340 .event posedge, v0x600003a4c090_0;
S_0x12666a580 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12669a170;
 .timescale 0 0;
P_0x600001d313c0 .param/l "i" 1 9 184, +C4<01>;
S_0x12666a6f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12666a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002676480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000026764c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a52370_1 .array/port v0x600003a52370, 1;
v0x600003a51200_0 .net "addr", 7 0, v0x600003a52370_1;  1 drivers
v0x600003a51290_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a51320_0 .var/i "i", 31 0;
v0x600003a513b0 .array "mem", 255 0, 255 0;
v0x600003a51440_0 .var "rdata", 255 0;
v0x600003a514d0_0 .net "re", 0 0, L_0x6000039621c0;  1 drivers
v0x600003a52a30_1 .array/port v0x600003a52a30, 1;
v0x600003a51560_0 .net "wdata", 255 0, v0x600003a52a30_1;  1 drivers
v0x600003a515f0_0 .net "we", 0 0, L_0x600003962120;  1 drivers
S_0x1266a0700 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12669a170;
 .timescale 0 0;
P_0x600001d31500 .param/l "i" 1 9 184, +C4<010>;
S_0x1266a0870 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1266a0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002676500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002676540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a52370_2 .array/port v0x600003a52370, 2;
v0x600003a51710_0 .net "addr", 7 0, v0x600003a52370_2;  1 drivers
v0x600003a517a0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a51830_0 .var/i "i", 31 0;
v0x600003a518c0 .array "mem", 255 0, 255 0;
v0x600003a51950_0 .var "rdata", 255 0;
v0x600003a519e0_0 .net "re", 0 0, L_0x600003962300;  1 drivers
v0x600003a52a30_2 .array/port v0x600003a52a30, 2;
v0x600003a51a70_0 .net "wdata", 255 0, v0x600003a52a30_2;  1 drivers
v0x600003a51b00_0 .net "we", 0 0, L_0x600003962260;  1 drivers
S_0x1266a09e0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12669a170;
 .timescale 0 0;
P_0x600001d31640 .param/l "i" 1 9 184, +C4<011>;
S_0x12669a900 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1266a09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002676580 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000026765c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a52370_3 .array/port v0x600003a52370, 3;
v0x600003a51c20_0 .net "addr", 7 0, v0x600003a52370_3;  1 drivers
v0x600003a51cb0_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a51d40_0 .var/i "i", 31 0;
v0x600003a51dd0 .array "mem", 255 0, 255 0;
v0x600003a51e60_0 .var "rdata", 255 0;
v0x600003a51ef0_0 .net "re", 0 0, L_0x600003962440;  1 drivers
v0x600003a52a30_3 .array/port v0x600003a52a30, 3;
v0x600003a51f80_0 .net "wdata", 255 0, v0x600003a52a30_3;  1 drivers
v0x600003a52010_0 .net "we", 0 0, L_0x6000039623a0;  1 drivers
S_0x12669aa70 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12669a170;
 .timescale 0 0;
v0x600003a520a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12669aa70
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003a520a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003a520a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12669abe0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12669a170;
 .timescale 0 0;
v0x600003a521c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12669abe0
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x600003a521c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12669af50 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x126695310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12680f800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12680f840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12680f880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12680f8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12680f900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12680f940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12680f980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12680f9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12680fa00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12680fa40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12680fa80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12680fac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12680fb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12680fb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12680fb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12680fbc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12680fc00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12680fc40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12680fc80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12680fcc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12680fd00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12680fd40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12680fd80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12680fdc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12680fe00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12680fe40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12680fe80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12680fec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12680ff00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002374850 .functor BUFZ 256, L_0x6000039617c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000023748c0 .functor BUFZ 256, L_0x600003961900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002374930 .functor BUFZ 1, v0x600003a2cea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002374a10 .functor BUFZ 256, v0x600003a2da70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002374a80 .functor BUFZ 1, v0x600003a2db90_0, C4<0>, C4<0>, C4<0>;
L_0x600002374af0 .functor BUFZ 1, v0x600003a2d8c0_0, C4<0>, C4<0>, C4<0>;
v0x600003a2c510_0 .net *"_ivl_48", 255 0, L_0x6000039617c0;  1 drivers
v0x600003a2c5a0_0 .net *"_ivl_50", 6 0, L_0x600003961860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a2c630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x600003a2c6c0_0 .net *"_ivl_56", 255 0, L_0x600003961900;  1 drivers
v0x600003a2c750_0 .net *"_ivl_58", 6 0, L_0x6000039619a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a2c7e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a2c870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x600003a2c900_0 .var "addr_reg", 19 0;
v0x600003a2c990_0 .var "alu_result", 255 0;
v0x600003a2ca20_0 .net "clk", 0 0, v0x600003a2b720_0;  alias, 1 drivers
v0x600003a2cab0_0 .net "cmd", 127 0, v0x600003a48240_0;  alias, 1 drivers
v0x600003a2cb40_0 .net "cmd_done", 0 0, L_0x600002374930;  alias, 1 drivers
v0x600003a2cbd0_0 .net "cmd_ready", 0 0, L_0x600003961a40;  alias, 1 drivers
v0x600003a2cc60_0 .var "cmd_reg", 127 0;
v0x600003a2ccf0_0 .net "cmd_valid", 0 0, L_0x6000023792d0;  alias, 1 drivers
v0x600003a2cd80_0 .net "count", 15 0, L_0x600003961720;  1 drivers
v0x600003a2ce10_0 .var "count_reg", 15 0;
v0x600003a2cea0_0 .var "done_reg", 0 0;
v0x600003a2cf30_0 .var "elem_count", 15 0;
v0x600003a2cfc0_0 .net "imm", 15 0, L_0x6000039615e0;  1 drivers
v0x600003a2d050_0 .var "imm_reg", 15 0;
v0x600003a2d0e0_0 .var/i "lane", 31 0;
v0x600003a2d170 .array "lane_a", 15 0;
v0x600003a2d170_0 .net v0x600003a2d170 0, 15 0, L_0x600003967f20; 1 drivers
v0x600003a2d170_1 .net v0x600003a2d170 1, 15 0, L_0x600003960000; 1 drivers
v0x600003a2d170_2 .net v0x600003a2d170 2, 15 0, L_0x600003960140; 1 drivers
v0x600003a2d170_3 .net v0x600003a2d170 3, 15 0, L_0x600003960280; 1 drivers
v0x600003a2d170_4 .net v0x600003a2d170 4, 15 0, L_0x6000039603c0; 1 drivers
v0x600003a2d170_5 .net v0x600003a2d170 5, 15 0, L_0x600003960500; 1 drivers
v0x600003a2d170_6 .net v0x600003a2d170 6, 15 0, L_0x600003960640; 1 drivers
v0x600003a2d170_7 .net v0x600003a2d170 7, 15 0, L_0x600003960780; 1 drivers
v0x600003a2d170_8 .net v0x600003a2d170 8, 15 0, L_0x6000039608c0; 1 drivers
v0x600003a2d170_9 .net v0x600003a2d170 9, 15 0, L_0x600003960a00; 1 drivers
v0x600003a2d170_10 .net v0x600003a2d170 10, 15 0, L_0x600003960be0; 1 drivers
v0x600003a2d170_11 .net v0x600003a2d170 11, 15 0, L_0x600003960c80; 1 drivers
v0x600003a2d170_12 .net v0x600003a2d170 12, 15 0, L_0x600003960dc0; 1 drivers
v0x600003a2d170_13 .net v0x600003a2d170 13, 15 0, L_0x600003960f00; 1 drivers
v0x600003a2d170_14 .net v0x600003a2d170 14, 15 0, L_0x600003961040; 1 drivers
v0x600003a2d170_15 .net v0x600003a2d170 15, 15 0, L_0x600003961180; 1 drivers
v0x600003a2d200 .array "lane_b", 15 0;
v0x600003a2d200_0 .net v0x600003a2d200 0, 15 0, L_0x60000396c640; 1 drivers
v0x600003a2d200_1 .net v0x600003a2d200 1, 15 0, L_0x6000039600a0; 1 drivers
v0x600003a2d200_2 .net v0x600003a2d200 2, 15 0, L_0x6000039601e0; 1 drivers
v0x600003a2d200_3 .net v0x600003a2d200 3, 15 0, L_0x600003960320; 1 drivers
v0x600003a2d200_4 .net v0x600003a2d200 4, 15 0, L_0x600003960460; 1 drivers
v0x600003a2d200_5 .net v0x600003a2d200 5, 15 0, L_0x6000039605a0; 1 drivers
v0x600003a2d200_6 .net v0x600003a2d200 6, 15 0, L_0x6000039606e0; 1 drivers
v0x600003a2d200_7 .net v0x600003a2d200 7, 15 0, L_0x600003960820; 1 drivers
v0x600003a2d200_8 .net v0x600003a2d200 8, 15 0, L_0x600003960960; 1 drivers
v0x600003a2d200_9 .net v0x600003a2d200 9, 15 0, L_0x600003960b40; 1 drivers
v0x600003a2d200_10 .net v0x600003a2d200 10, 15 0, L_0x600003960aa0; 1 drivers
v0x600003a2d200_11 .net v0x600003a2d200 11, 15 0, L_0x600003960d20; 1 drivers
v0x600003a2d200_12 .net v0x600003a2d200 12, 15 0, L_0x600003960e60; 1 drivers
v0x600003a2d200_13 .net v0x600003a2d200 13, 15 0, L_0x600003960fa0; 1 drivers
v0x600003a2d200_14 .net v0x600003a2d200 14, 15 0, L_0x6000039610e0; 1 drivers
v0x600003a2d200_15 .net v0x600003a2d200 15, 15 0, L_0x600003961220; 1 drivers
v0x600003a2d290 .array "lane_result", 15 0, 15 0;
v0x600003a2d320_0 .net "mem_addr", 19 0, L_0x600003961680;  1 drivers
v0x600003a2d3b0_0 .var "mem_addr_reg", 19 0;
v0x600003a2d440_0 .net "opcode", 7 0, L_0x6000039612c0;  1 drivers
v0x600003a2d4d0_0 .var "reduce_result", 15 0;
v0x600003a2d560 .array "reduce_tree", 79 0, 15 0;
v0x600003a2d5f0_0 .net "rst_n", 0 0, v0x600003a24090_0;  alias, 1 drivers
v0x600003a2d680_0 .net "sram_addr", 19 0, v0x600003a2d710_0;  alias, 1 drivers
v0x600003a2d710_0 .var "sram_addr_reg", 19 0;
v0x600003a2d7a0_0 .net "sram_rdata", 255 0, L_0x6000023752d0;  alias, 1 drivers
v0x600003a2d830_0 .net "sram_re", 0 0, L_0x600002374af0;  alias, 1 drivers
v0x600003a2d8c0_0 .var "sram_re_reg", 0 0;
v0x600003a2d950_0 .net "sram_ready", 0 0, L_0x600003962bc0;  alias, 1 drivers
v0x600003a2d9e0_0 .net "sram_wdata", 255 0, L_0x600002374a10;  alias, 1 drivers
v0x600003a2da70_0 .var "sram_wdata_reg", 255 0;
v0x600003a2db00_0 .net "sram_we", 0 0, L_0x600002374a80;  alias, 1 drivers
v0x600003a2db90_0 .var "sram_we_reg", 0 0;
v0x600003a2dc20_0 .var/i "stage", 31 0;
v0x600003a2dcb0_0 .var "state", 2 0;
v0x600003a2dd40_0 .net "subop", 7 0, L_0x600003961360;  1 drivers
v0x600003a2ddd0_0 .var "subop_reg", 7 0;
v0x600003a2de60_0 .net "vd", 4 0, L_0x600003961400;  1 drivers
v0x600003a2def0_0 .var "vd_reg", 4 0;
v0x600003a2df80 .array "vrf", 31 0, 255 0;
v0x600003a2e010_0 .net "vs1", 4 0, L_0x6000039614a0;  1 drivers
v0x600003a2e0a0_0 .net "vs1_data", 255 0, L_0x600002374850;  1 drivers
v0x600003a2e130_0 .var "vs1_reg", 4 0;
v0x600003a2e1c0_0 .net "vs2", 4 0, L_0x600003961540;  1 drivers
v0x600003a2e250_0 .net "vs2_data", 255 0, L_0x6000023748c0;  1 drivers
v0x600003a2e2e0_0 .var "vs2_reg", 4 0;
E_0x600001d31f40/0 .event anyedge, v0x600003a2d170_0, v0x600003a2d170_1, v0x600003a2d170_2, v0x600003a2d170_3;
E_0x600001d31f40/1 .event anyedge, v0x600003a2d170_4, v0x600003a2d170_5, v0x600003a2d170_6, v0x600003a2d170_7;
E_0x600001d31f40/2 .event anyedge, v0x600003a2d170_8, v0x600003a2d170_9, v0x600003a2d170_10, v0x600003a2d170_11;
E_0x600001d31f40/3 .event anyedge, v0x600003a2d170_12, v0x600003a2d170_13, v0x600003a2d170_14, v0x600003a2d170_15;
v0x600003a2d560_0 .array/port v0x600003a2d560, 0;
v0x600003a2d560_1 .array/port v0x600003a2d560, 1;
v0x600003a2d560_2 .array/port v0x600003a2d560, 2;
E_0x600001d31f40/4 .event anyedge, v0x600003a2ddd0_0, v0x600003a2d560_0, v0x600003a2d560_1, v0x600003a2d560_2;
v0x600003a2d560_3 .array/port v0x600003a2d560, 3;
v0x600003a2d560_4 .array/port v0x600003a2d560, 4;
v0x600003a2d560_5 .array/port v0x600003a2d560, 5;
v0x600003a2d560_6 .array/port v0x600003a2d560, 6;
E_0x600001d31f40/5 .event anyedge, v0x600003a2d560_3, v0x600003a2d560_4, v0x600003a2d560_5, v0x600003a2d560_6;
v0x600003a2d560_7 .array/port v0x600003a2d560, 7;
v0x600003a2d560_8 .array/port v0x600003a2d560, 8;
v0x600003a2d560_9 .array/port v0x600003a2d560, 9;
v0x600003a2d560_10 .array/port v0x600003a2d560, 10;
E_0x600001d31f40/6 .event anyedge, v0x600003a2d560_7, v0x600003a2d560_8, v0x600003a2d560_9, v0x600003a2d560_10;
v0x600003a2d560_11 .array/port v0x600003a2d560, 11;
v0x600003a2d560_12 .array/port v0x600003a2d560, 12;
v0x600003a2d560_13 .array/port v0x600003a2d560, 13;
v0x600003a2d560_14 .array/port v0x600003a2d560, 14;
E_0x600001d31f40/7 .event anyedge, v0x600003a2d560_11, v0x600003a2d560_12, v0x600003a2d560_13, v0x600003a2d560_14;
v0x600003a2d560_15 .array/port v0x600003a2d560, 15;
v0x600003a2d560_16 .array/port v0x600003a2d560, 16;
v0x600003a2d560_17 .array/port v0x600003a2d560, 17;
v0x600003a2d560_18 .array/port v0x600003a2d560, 18;
E_0x600001d31f40/8 .event anyedge, v0x600003a2d560_15, v0x600003a2d560_16, v0x600003a2d560_17, v0x600003a2d560_18;
v0x600003a2d560_19 .array/port v0x600003a2d560, 19;
v0x600003a2d560_20 .array/port v0x600003a2d560, 20;
v0x600003a2d560_21 .array/port v0x600003a2d560, 21;
v0x600003a2d560_22 .array/port v0x600003a2d560, 22;
E_0x600001d31f40/9 .event anyedge, v0x600003a2d560_19, v0x600003a2d560_20, v0x600003a2d560_21, v0x600003a2d560_22;
v0x600003a2d560_23 .array/port v0x600003a2d560, 23;
v0x600003a2d560_24 .array/port v0x600003a2d560, 24;
v0x600003a2d560_25 .array/port v0x600003a2d560, 25;
v0x600003a2d560_26 .array/port v0x600003a2d560, 26;
E_0x600001d31f40/10 .event anyedge, v0x600003a2d560_23, v0x600003a2d560_24, v0x600003a2d560_25, v0x600003a2d560_26;
v0x600003a2d560_27 .array/port v0x600003a2d560, 27;
v0x600003a2d560_28 .array/port v0x600003a2d560, 28;
v0x600003a2d560_29 .array/port v0x600003a2d560, 29;
v0x600003a2d560_30 .array/port v0x600003a2d560, 30;
E_0x600001d31f40/11 .event anyedge, v0x600003a2d560_27, v0x600003a2d560_28, v0x600003a2d560_29, v0x600003a2d560_30;
v0x600003a2d560_31 .array/port v0x600003a2d560, 31;
v0x600003a2d560_32 .array/port v0x600003a2d560, 32;
v0x600003a2d560_33 .array/port v0x600003a2d560, 33;
v0x600003a2d560_34 .array/port v0x600003a2d560, 34;
E_0x600001d31f40/12 .event anyedge, v0x600003a2d560_31, v0x600003a2d560_32, v0x600003a2d560_33, v0x600003a2d560_34;
v0x600003a2d560_35 .array/port v0x600003a2d560, 35;
v0x600003a2d560_36 .array/port v0x600003a2d560, 36;
v0x600003a2d560_37 .array/port v0x600003a2d560, 37;
v0x600003a2d560_38 .array/port v0x600003a2d560, 38;
E_0x600001d31f40/13 .event anyedge, v0x600003a2d560_35, v0x600003a2d560_36, v0x600003a2d560_37, v0x600003a2d560_38;
v0x600003a2d560_39 .array/port v0x600003a2d560, 39;
v0x600003a2d560_40 .array/port v0x600003a2d560, 40;
v0x600003a2d560_41 .array/port v0x600003a2d560, 41;
v0x600003a2d560_42 .array/port v0x600003a2d560, 42;
E_0x600001d31f40/14 .event anyedge, v0x600003a2d560_39, v0x600003a2d560_40, v0x600003a2d560_41, v0x600003a2d560_42;
v0x600003a2d560_43 .array/port v0x600003a2d560, 43;
v0x600003a2d560_44 .array/port v0x600003a2d560, 44;
v0x600003a2d560_45 .array/port v0x600003a2d560, 45;
v0x600003a2d560_46 .array/port v0x600003a2d560, 46;
E_0x600001d31f40/15 .event anyedge, v0x600003a2d560_43, v0x600003a2d560_44, v0x600003a2d560_45, v0x600003a2d560_46;
v0x600003a2d560_47 .array/port v0x600003a2d560, 47;
v0x600003a2d560_48 .array/port v0x600003a2d560, 48;
v0x600003a2d560_49 .array/port v0x600003a2d560, 49;
v0x600003a2d560_50 .array/port v0x600003a2d560, 50;
E_0x600001d31f40/16 .event anyedge, v0x600003a2d560_47, v0x600003a2d560_48, v0x600003a2d560_49, v0x600003a2d560_50;
v0x600003a2d560_51 .array/port v0x600003a2d560, 51;
v0x600003a2d560_52 .array/port v0x600003a2d560, 52;
v0x600003a2d560_53 .array/port v0x600003a2d560, 53;
v0x600003a2d560_54 .array/port v0x600003a2d560, 54;
E_0x600001d31f40/17 .event anyedge, v0x600003a2d560_51, v0x600003a2d560_52, v0x600003a2d560_53, v0x600003a2d560_54;
v0x600003a2d560_55 .array/port v0x600003a2d560, 55;
v0x600003a2d560_56 .array/port v0x600003a2d560, 56;
v0x600003a2d560_57 .array/port v0x600003a2d560, 57;
v0x600003a2d560_58 .array/port v0x600003a2d560, 58;
E_0x600001d31f40/18 .event anyedge, v0x600003a2d560_55, v0x600003a2d560_56, v0x600003a2d560_57, v0x600003a2d560_58;
v0x600003a2d560_59 .array/port v0x600003a2d560, 59;
v0x600003a2d560_60 .array/port v0x600003a2d560, 60;
v0x600003a2d560_61 .array/port v0x600003a2d560, 61;
v0x600003a2d560_62 .array/port v0x600003a2d560, 62;
E_0x600001d31f40/19 .event anyedge, v0x600003a2d560_59, v0x600003a2d560_60, v0x600003a2d560_61, v0x600003a2d560_62;
v0x600003a2d560_63 .array/port v0x600003a2d560, 63;
v0x600003a2d560_64 .array/port v0x600003a2d560, 64;
v0x600003a2d560_65 .array/port v0x600003a2d560, 65;
v0x600003a2d560_66 .array/port v0x600003a2d560, 66;
E_0x600001d31f40/20 .event anyedge, v0x600003a2d560_63, v0x600003a2d560_64, v0x600003a2d560_65, v0x600003a2d560_66;
v0x600003a2d560_67 .array/port v0x600003a2d560, 67;
v0x600003a2d560_68 .array/port v0x600003a2d560, 68;
v0x600003a2d560_69 .array/port v0x600003a2d560, 69;
v0x600003a2d560_70 .array/port v0x600003a2d560, 70;
E_0x600001d31f40/21 .event anyedge, v0x600003a2d560_67, v0x600003a2d560_68, v0x600003a2d560_69, v0x600003a2d560_70;
v0x600003a2d560_71 .array/port v0x600003a2d560, 71;
v0x600003a2d560_72 .array/port v0x600003a2d560, 72;
v0x600003a2d560_73 .array/port v0x600003a2d560, 73;
v0x600003a2d560_74 .array/port v0x600003a2d560, 74;
E_0x600001d31f40/22 .event anyedge, v0x600003a2d560_71, v0x600003a2d560_72, v0x600003a2d560_73, v0x600003a2d560_74;
v0x600003a2d560_75 .array/port v0x600003a2d560, 75;
v0x600003a2d560_76 .array/port v0x600003a2d560, 76;
v0x600003a2d560_77 .array/port v0x600003a2d560, 77;
v0x600003a2d560_78 .array/port v0x600003a2d560, 78;
E_0x600001d31f40/23 .event anyedge, v0x600003a2d560_75, v0x600003a2d560_76, v0x600003a2d560_77, v0x600003a2d560_78;
v0x600003a2d560_79 .array/port v0x600003a2d560, 79;
E_0x600001d31f40/24 .event anyedge, v0x600003a2d560_79;
E_0x600001d31f40 .event/or E_0x600001d31f40/0, E_0x600001d31f40/1, E_0x600001d31f40/2, E_0x600001d31f40/3, E_0x600001d31f40/4, E_0x600001d31f40/5, E_0x600001d31f40/6, E_0x600001d31f40/7, E_0x600001d31f40/8, E_0x600001d31f40/9, E_0x600001d31f40/10, E_0x600001d31f40/11, E_0x600001d31f40/12, E_0x600001d31f40/13, E_0x600001d31f40/14, E_0x600001d31f40/15, E_0x600001d31f40/16, E_0x600001d31f40/17, E_0x600001d31f40/18, E_0x600001d31f40/19, E_0x600001d31f40/20, E_0x600001d31f40/21, E_0x600001d31f40/22, E_0x600001d31f40/23, E_0x600001d31f40/24;
L_0x600003967f20 .part L_0x600002374850, 0, 16;
L_0x60000396c640 .part L_0x6000023748c0, 0, 16;
L_0x600003960000 .part L_0x600002374850, 16, 16;
L_0x6000039600a0 .part L_0x6000023748c0, 16, 16;
L_0x600003960140 .part L_0x600002374850, 32, 16;
L_0x6000039601e0 .part L_0x6000023748c0, 32, 16;
L_0x600003960280 .part L_0x600002374850, 48, 16;
L_0x600003960320 .part L_0x6000023748c0, 48, 16;
L_0x6000039603c0 .part L_0x600002374850, 64, 16;
L_0x600003960460 .part L_0x6000023748c0, 64, 16;
L_0x600003960500 .part L_0x600002374850, 80, 16;
L_0x6000039605a0 .part L_0x6000023748c0, 80, 16;
L_0x600003960640 .part L_0x600002374850, 96, 16;
L_0x6000039606e0 .part L_0x6000023748c0, 96, 16;
L_0x600003960780 .part L_0x600002374850, 112, 16;
L_0x600003960820 .part L_0x6000023748c0, 112, 16;
L_0x6000039608c0 .part L_0x600002374850, 128, 16;
L_0x600003960960 .part L_0x6000023748c0, 128, 16;
L_0x600003960a00 .part L_0x600002374850, 144, 16;
L_0x600003960b40 .part L_0x6000023748c0, 144, 16;
L_0x600003960be0 .part L_0x600002374850, 160, 16;
L_0x600003960aa0 .part L_0x6000023748c0, 160, 16;
L_0x600003960c80 .part L_0x600002374850, 176, 16;
L_0x600003960d20 .part L_0x6000023748c0, 176, 16;
L_0x600003960dc0 .part L_0x600002374850, 192, 16;
L_0x600003960e60 .part L_0x6000023748c0, 192, 16;
L_0x600003960f00 .part L_0x600002374850, 208, 16;
L_0x600003960fa0 .part L_0x6000023748c0, 208, 16;
L_0x600003961040 .part L_0x600002374850, 224, 16;
L_0x6000039610e0 .part L_0x6000023748c0, 224, 16;
L_0x600003961180 .part L_0x600002374850, 240, 16;
L_0x600003961220 .part L_0x6000023748c0, 240, 16;
L_0x6000039612c0 .part v0x600003a48240_0, 120, 8;
L_0x600003961360 .part v0x600003a48240_0, 112, 8;
L_0x600003961400 .part v0x600003a48240_0, 107, 5;
L_0x6000039614a0 .part v0x600003a48240_0, 102, 5;
L_0x600003961540 .part v0x600003a48240_0, 97, 5;
L_0x6000039615e0 .part v0x600003a48240_0, 32, 16;
L_0x600003961680 .part v0x600003a48240_0, 76, 20;
L_0x600003961720 .part v0x600003a48240_0, 48, 16;
L_0x6000039617c0 .array/port v0x600003a2df80, L_0x600003961860;
L_0x600003961860 .concat [ 5 2 0 0], v0x600003a2e130_0, L_0x12809a848;
L_0x600003961900 .array/port v0x600003a2df80, L_0x6000039619a0;
L_0x6000039619a0 .concat [ 5 2 0 0], v0x600003a2e2e0_0, L_0x12809a890;
L_0x600003961a40 .cmp/eq 3, v0x600003a2dcb0_0, L_0x12809a8d8;
S_0x12669b3d0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d31f80 .param/l "i" 1 10 137, +C4<00>;
v0x600003a2d290_0 .array/port v0x600003a2d290, 0;
v0x600003a2d290_1 .array/port v0x600003a2d290, 1;
v0x600003a2d290_2 .array/port v0x600003a2d290, 2;
v0x600003a2d290_3 .array/port v0x600003a2d290, 3;
E_0x600001d32000/0 .event anyedge, v0x600003a2d290_0, v0x600003a2d290_1, v0x600003a2d290_2, v0x600003a2d290_3;
v0x600003a2d290_4 .array/port v0x600003a2d290, 4;
v0x600003a2d290_5 .array/port v0x600003a2d290, 5;
v0x600003a2d290_6 .array/port v0x600003a2d290, 6;
v0x600003a2d290_7 .array/port v0x600003a2d290, 7;
E_0x600001d32000/1 .event anyedge, v0x600003a2d290_4, v0x600003a2d290_5, v0x600003a2d290_6, v0x600003a2d290_7;
v0x600003a2d290_8 .array/port v0x600003a2d290, 8;
v0x600003a2d290_9 .array/port v0x600003a2d290, 9;
v0x600003a2d290_10 .array/port v0x600003a2d290, 10;
v0x600003a2d290_11 .array/port v0x600003a2d290, 11;
E_0x600001d32000/2 .event anyedge, v0x600003a2d290_8, v0x600003a2d290_9, v0x600003a2d290_10, v0x600003a2d290_11;
v0x600003a2d290_12 .array/port v0x600003a2d290, 12;
v0x600003a2d290_13 .array/port v0x600003a2d290, 13;
v0x600003a2d290_14 .array/port v0x600003a2d290, 14;
v0x600003a2d290_15 .array/port v0x600003a2d290, 15;
E_0x600001d32000/3 .event anyedge, v0x600003a2d290_12, v0x600003a2d290_13, v0x600003a2d290_14, v0x600003a2d290_15;
E_0x600001d32000 .event/or E_0x600001d32000/0, E_0x600001d32000/1, E_0x600001d32000/2, E_0x600001d32000/3;
E_0x600001d32040/0 .event anyedge, v0x600003a2ddd0_0, v0x600003a2d170_0, v0x600003a2d170_1, v0x600003a2d170_2;
E_0x600001d32040/1 .event anyedge, v0x600003a2d170_3, v0x600003a2d170_4, v0x600003a2d170_5, v0x600003a2d170_6;
E_0x600001d32040/2 .event anyedge, v0x600003a2d170_7, v0x600003a2d170_8, v0x600003a2d170_9, v0x600003a2d170_10;
E_0x600001d32040/3 .event anyedge, v0x600003a2d170_11, v0x600003a2d170_12, v0x600003a2d170_13, v0x600003a2d170_14;
E_0x600001d32040/4 .event anyedge, v0x600003a2d170_15, v0x600003a2d200_0, v0x600003a2d200_1, v0x600003a2d200_2;
E_0x600001d32040/5 .event anyedge, v0x600003a2d200_3, v0x600003a2d200_4, v0x600003a2d200_5, v0x600003a2d200_6;
E_0x600001d32040/6 .event anyedge, v0x600003a2d200_7, v0x600003a2d200_8, v0x600003a2d200_9, v0x600003a2d200_10;
E_0x600001d32040/7 .event anyedge, v0x600003a2d200_11, v0x600003a2d200_12, v0x600003a2d200_13, v0x600003a2d200_14;
E_0x600001d32040/8 .event anyedge, v0x600003a2d200_15, v0x600003a2d050_0;
E_0x600001d32040 .event/or E_0x600001d32040/0, E_0x600001d32040/1, E_0x600001d32040/2, E_0x600001d32040/3, E_0x600001d32040/4, E_0x600001d32040/5, E_0x600001d32040/6, E_0x600001d32040/7, E_0x600001d32040/8;
S_0x12669b540 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32080 .param/l "i" 1 10 137, +C4<01>;
S_0x12669b6b0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32100 .param/l "i" 1 10 137, +C4<010>;
S_0x12669b820 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32180 .param/l "i" 1 10 137, +C4<011>;
S_0x12669b990 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32240 .param/l "i" 1 10 137, +C4<0100>;
S_0x12669bb00 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d322c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x12669bc70 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32340 .param/l "i" 1 10 137, +C4<0110>;
S_0x12669bde0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d323c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x12669bf50 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32200 .param/l "i" 1 10 137, +C4<01000>;
S_0x12669c0c0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32480 .param/l "i" 1 10 137, +C4<01001>;
S_0x12669c230 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32500 .param/l "i" 1 10 137, +C4<01010>;
S_0x12669c3a0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32580 .param/l "i" 1 10 137, +C4<01011>;
S_0x12669c510 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32600 .param/l "i" 1 10 137, +C4<01100>;
S_0x12669c680 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32680 .param/l "i" 1 10 137, +C4<01101>;
S_0x12669c7f0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32700 .param/l "i" 1 10 137, +C4<01110>;
S_0x12669c960 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12669af50;
 .timescale 0 0;
P_0x600001d32780 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12666ac30;
T_2 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a4fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003a4f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a4fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003a4fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a4fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x600003a482d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a4fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003a4fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a4fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600003a4e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a4f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600003a4f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a4f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600003a4f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003a4f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003a4fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a4fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003a48480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003a48360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003a4fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a4fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600003a4eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003a4ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600003a4f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a4f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12666ac30;
T_3 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a4fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a4f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a4ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a4f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a48240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a48480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a4e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a48090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4e760_0, 0;
    %fork t_1, S_0x126690ac0;
    %jmp t_0;
    .scope S_0x126690ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a4d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003a4d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003a4d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a4f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003a4d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a4f330, 0, 4;
    %load/vec4 v0x600003a4d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a4d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12666ac30;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003a4f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003a4f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003a48480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003a48360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a48480_0, 0;
T_3.7 ;
    %load/vec4 v0x600003a4eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003a4ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4f0f0_0, 0;
    %load/vec4 v0x600003a4fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003a4fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003a4fcc0_0;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003a4f960_0;
    %assign/vec4 v0x600003a4ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003a4f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003a4efd0_0;
    %assign/vec4 v0x600003a4f210_0, 0;
    %load/vec4 v0x600003a4efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003a4e6d0_0, 0;
    %load/vec4 v0x600003a4efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003a4e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600003a4e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a4f450, 0, 4;
    %load/vec4 v0x600003a4f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a4f330, 0, 4;
    %load/vec4 v0x600003a4f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a4f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a4f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a4f330, 0, 4;
    %load/vec4 v0x600003a4f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a4f450, 4;
    %assign/vec4 v0x600003a4f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600003a4f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a48090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003a4e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003a4e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600003a4e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003a4f210_0;
    %assign/vec4 v0x600003a4f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4f840_0, 0;
    %load/vec4 v0x600003a4f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003a4f210_0;
    %assign/vec4 v0x600003a48240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a48480_0, 0;
    %load/vec4 v0x600003a48360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003a4f210_0;
    %assign/vec4 v0x600003a4e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4eb50_0, 0;
    %load/vec4 v0x600003a4ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003a4e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600003a4f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003a48120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600003a4e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003a4e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003a4fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a48090_0, 0;
    %load/vec4 v0x600003a4f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003a4fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003a4fcc0_0;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003a4fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4ed90_0, 0;
    %load/vec4 v0x600003a4fcc0_0;
    %assign/vec4 v0x600003a4f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a4f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1266718b0;
T_4 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a48870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003a50750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a507e0, 4;
    %assign/vec4 v0x600003a48870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12666cc10;
T_5 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a48ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003a48ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a48ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48a20, 0, 4;
    %load/vec4 v0x600003a48ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a48ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a48b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003a50750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a507e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a48ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003a48ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003a48ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48a20, 4;
    %ix/getv/s 3, v0x600003a48ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48a20, 0, 4;
    %load/vec4 v0x600003a48ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a48ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a48a20, 4;
    %assign/vec4 v0x600003a48b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12661ced0;
T_6 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a48d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003a48d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a48d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48cf0, 0, 4;
    %load/vec4 v0x600003a48d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a48d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a48e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003a50750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a507e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a48d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003a48d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003a48d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48cf0, 4;
    %ix/getv/s 3, v0x600003a48d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48cf0, 0, 4;
    %load/vec4 v0x600003a48d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a48d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a48cf0, 4;
    %assign/vec4 v0x600003a48e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1266208d0;
T_7 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a49050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003a49050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a49050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48fc0, 0, 4;
    %load/vec4 v0x600003a49050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a49050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a490e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003a50750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a507e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a49050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003a49050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003a49050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48fc0, 4;
    %ix/getv/s 3, v0x600003a49050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48fc0, 0, 4;
    %load/vec4 v0x600003a49050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a49050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a48fc0, 4;
    %assign/vec4 v0x600003a490e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x126619c40;
T_8 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a49b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a49d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a49680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a495f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a49b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003a498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003a49cb0_0;
    %assign/vec4 v0x600003a49d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003a49830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003a49560_0;
    %assign/vec4 v0x600003a49680_0, 0;
    %load/vec4 v0x600003a49680_0;
    %assign/vec4 v0x600003a495f0_0, 0;
    %load/vec4 v0x600003a49710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600003a499e0_0;
    %assign/vec4 v0x600003a49b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003a49a70_0;
    %load/vec4 v0x600003a499e0_0;
    %add;
    %assign/vec4 v0x600003a49b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12661c0a0;
T_9 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a4b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a4b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003a4ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003a4b210_0;
    %assign/vec4 v0x600003a4b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003a4ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003a4aac0_0;
    %assign/vec4 v0x600003a4abe0_0, 0;
    %load/vec4 v0x600003a4abe0_0;
    %assign/vec4 v0x600003a4ab50_0, 0;
    %load/vec4 v0x600003a4ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003a4af40_0;
    %assign/vec4 v0x600003a4b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003a4afd0_0;
    %load/vec4 v0x600003a4af40_0;
    %add;
    %assign/vec4 v0x600003a4b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12660ff40;
T_10 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a44870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a441b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a44120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a44630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003a443f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003a447e0_0;
    %assign/vec4 v0x600003a44870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003a44360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003a44090_0;
    %assign/vec4 v0x600003a441b0_0, 0;
    %load/vec4 v0x600003a441b0_0;
    %assign/vec4 v0x600003a44120_0, 0;
    %load/vec4 v0x600003a44240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003a44510_0;
    %assign/vec4 v0x600003a44630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003a445a0_0;
    %load/vec4 v0x600003a44510_0;
    %add;
    %assign/vec4 v0x600003a44630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x126604b10;
T_11 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a45c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a45dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a45710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a45680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a45b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003a45950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003a45d40_0;
    %assign/vec4 v0x600003a45dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600003a458c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003a455f0_0;
    %assign/vec4 v0x600003a45710_0, 0;
    %load/vec4 v0x600003a45710_0;
    %assign/vec4 v0x600003a45680_0, 0;
    %load/vec4 v0x600003a457a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003a45a70_0;
    %assign/vec4 v0x600003a45b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003a45b00_0;
    %load/vec4 v0x600003a45a70_0;
    %add;
    %assign/vec4 v0x600003a45b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126616270;
T_12 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a47180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a47330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a46c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a46be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a470f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003a46eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003a472a0_0;
    %assign/vec4 v0x600003a47330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003a46e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003a46b50_0;
    %assign/vec4 v0x600003a46c70_0, 0;
    %load/vec4 v0x600003a46c70_0;
    %assign/vec4 v0x600003a46be0_0, 0;
    %load/vec4 v0x600003a46d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003a46fd0_0;
    %assign/vec4 v0x600003a470f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003a47060_0;
    %load/vec4 v0x600003a46fd0_0;
    %add;
    %assign/vec4 v0x600003a470f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1266976f0;
T_13 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a40750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a40900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a40240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a401b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a406c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003a40480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003a40870_0;
    %assign/vec4 v0x600003a40900_0, 0;
T_13.2 ;
    %load/vec4 v0x600003a403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003a40120_0;
    %assign/vec4 v0x600003a40240_0, 0;
    %load/vec4 v0x600003a40240_0;
    %assign/vec4 v0x600003a401b0_0, 0;
    %load/vec4 v0x600003a402d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003a405a0_0;
    %assign/vec4 v0x600003a406c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003a40630_0;
    %load/vec4 v0x600003a405a0_0;
    %add;
    %assign/vec4 v0x600003a406c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x126691d30;
T_14 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a41cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a41e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a417a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a41710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a41c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003a419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003a41dd0_0;
    %assign/vec4 v0x600003a41e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003a41950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003a41680_0;
    %assign/vec4 v0x600003a417a0_0, 0;
    %load/vec4 v0x600003a417a0_0;
    %assign/vec4 v0x600003a41710_0, 0;
    %load/vec4 v0x600003a41830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003a41b00_0;
    %assign/vec4 v0x600003a41c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003a41b90_0;
    %load/vec4 v0x600003a41b00_0;
    %add;
    %assign/vec4 v0x600003a41c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12668f6e0;
T_15 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a43210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a433c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a42d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a42c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a43180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003a42f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003a43330_0;
    %assign/vec4 v0x600003a433c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003a42eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003a42be0_0;
    %assign/vec4 v0x600003a42d00_0, 0;
    %load/vec4 v0x600003a42d00_0;
    %assign/vec4 v0x600003a42c70_0, 0;
    %load/vec4 v0x600003a42d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003a43060_0;
    %assign/vec4 v0x600003a43180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003a430f0_0;
    %load/vec4 v0x600003a43060_0;
    %add;
    %assign/vec4 v0x600003a43180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12668a8d0;
T_16 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a5c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a5c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003a5c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003a5c900_0;
    %assign/vec4 v0x600003a5c990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003a5c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003a5c1b0_0;
    %assign/vec4 v0x600003a5c2d0_0, 0;
    %load/vec4 v0x600003a5c2d0_0;
    %assign/vec4 v0x600003a5c240_0, 0;
    %load/vec4 v0x600003a5c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003a5c630_0;
    %assign/vec4 v0x600003a5c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003a5c6c0_0;
    %load/vec4 v0x600003a5c630_0;
    %add;
    %assign/vec4 v0x600003a5c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126688280;
T_17 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a5dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a5dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003a5da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003a5de60_0;
    %assign/vec4 v0x600003a5def0_0, 0;
T_17.2 ;
    %load/vec4 v0x600003a5d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003a5d710_0;
    %assign/vec4 v0x600003a5d830_0, 0;
    %load/vec4 v0x600003a5d830_0;
    %assign/vec4 v0x600003a5d7a0_0, 0;
    %load/vec4 v0x600003a5d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003a5db90_0;
    %assign/vec4 v0x600003a5dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003a5dc20_0;
    %load/vec4 v0x600003a5db90_0;
    %add;
    %assign/vec4 v0x600003a5dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x126685c30;
T_18 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a5f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a5f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003a5efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003a5f3c0_0;
    %assign/vec4 v0x600003a5f450_0, 0;
T_18.2 ;
    %load/vec4 v0x600003a5ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003a5ec70_0;
    %assign/vec4 v0x600003a5ed90_0, 0;
    %load/vec4 v0x600003a5ed90_0;
    %assign/vec4 v0x600003a5ed00_0, 0;
    %load/vec4 v0x600003a5ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003a5f0f0_0;
    %assign/vec4 v0x600003a5f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003a5f180_0;
    %load/vec4 v0x600003a5f0f0_0;
    %add;
    %assign/vec4 v0x600003a5f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1266835e0;
T_19 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a58870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a58a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a58360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a582d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a587e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003a585a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003a58990_0;
    %assign/vec4 v0x600003a58a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003a58510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003a58240_0;
    %assign/vec4 v0x600003a58360_0, 0;
    %load/vec4 v0x600003a58360_0;
    %assign/vec4 v0x600003a582d0_0, 0;
    %load/vec4 v0x600003a583f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003a586c0_0;
    %assign/vec4 v0x600003a587e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003a58750_0;
    %load/vec4 v0x600003a586c0_0;
    %add;
    %assign/vec4 v0x600003a587e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x126681100;
T_20 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a59dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a59f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a598c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a59830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a59d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003a59b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003a59ef0_0;
    %assign/vec4 v0x600003a59f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003a59a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003a597a0_0;
    %assign/vec4 v0x600003a598c0_0, 0;
    %load/vec4 v0x600003a598c0_0;
    %assign/vec4 v0x600003a59830_0, 0;
    %load/vec4 v0x600003a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003a59c20_0;
    %assign/vec4 v0x600003a59d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003a59cb0_0;
    %load/vec4 v0x600003a59c20_0;
    %add;
    %assign/vec4 v0x600003a59d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12667eab0;
T_21 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a5b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a5ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a5b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003a5b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003a5b450_0;
    %assign/vec4 v0x600003a5b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003a5afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003a5ad00_0;
    %assign/vec4 v0x600003a5ae20_0, 0;
    %load/vec4 v0x600003a5ae20_0;
    %assign/vec4 v0x600003a5ad90_0, 0;
    %load/vec4 v0x600003a5aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003a5b180_0;
    %assign/vec4 v0x600003a5b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003a5b210_0;
    %load/vec4 v0x600003a5b180_0;
    %add;
    %assign/vec4 v0x600003a5b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12667c460;
T_22 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a54900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a54ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a543f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a54360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a54870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003a54630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003a54a20_0;
    %assign/vec4 v0x600003a54ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600003a545a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003a542d0_0;
    %assign/vec4 v0x600003a543f0_0, 0;
    %load/vec4 v0x600003a543f0_0;
    %assign/vec4 v0x600003a54360_0, 0;
    %load/vec4 v0x600003a54480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003a54750_0;
    %assign/vec4 v0x600003a54870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003a547e0_0;
    %load/vec4 v0x600003a54750_0;
    %add;
    %assign/vec4 v0x600003a54870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x126675170;
T_23 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a55e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a56010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a55950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a558c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a55dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003a55b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003a55f80_0;
    %assign/vec4 v0x600003a56010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003a55b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003a55830_0;
    %assign/vec4 v0x600003a55950_0, 0;
    %load/vec4 v0x600003a55950_0;
    %assign/vec4 v0x600003a558c0_0, 0;
    %load/vec4 v0x600003a559e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003a55cb0_0;
    %assign/vec4 v0x600003a55dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003a55d40_0;
    %load/vec4 v0x600003a55cb0_0;
    %add;
    %assign/vec4 v0x600003a55dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x126684b30;
T_24 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a485a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600003a485a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a485a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48510, 0, 4;
    %load/vec4 v0x600003a485a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a485a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003a50360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a503f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a485a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600003a485a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600003a485a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48510, 4;
    %ix/getv/s 3, v0x600003a485a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48510, 0, 4;
    %load/vec4 v0x600003a485a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a485a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12667fe90;
T_25 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a486c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600003a486c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a486c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48630, 0, 4;
    %load/vec4 v0x600003a486c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a486c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003a50360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a503f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a486c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600003a486c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600003a486c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48630, 4;
    %ix/getv/s 3, v0x600003a486c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48630, 0, 4;
    %load/vec4 v0x600003a486c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a486c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12667b1f0;
T_26 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a487e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003a487e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a487e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48750, 0, 4;
    %load/vec4 v0x600003a487e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a487e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003a50360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a503f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a487e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003a487e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003a487e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a48750, 4;
    %ix/getv/s 3, v0x600003a487e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a48750, 0, 4;
    %load/vec4 v0x600003a487e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a487e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12668e470;
T_27 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a50990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a50090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003a50a20_0;
    %assign/vec4 v0x600003a50990_0, 0;
    %load/vec4 v0x600003a50120_0;
    %assign/vec4 v0x600003a50090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12668e470;
T_28 ;
    %wait E_0x600001d36e00;
    %load/vec4 v0x600003a50990_0;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %load/vec4 v0x600003a50090_0;
    %store/vec4 v0x600003a50120_0, 0, 16;
    %load/vec4 v0x600003a50990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003a50900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003a50bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003a50bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003a50090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
    %load/vec4 v0x600003a57e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a50090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003a50090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
    %load/vec4 v0x600003a502d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003a50090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a50120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003a50a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12669b3d0;
T_29 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12669b3d0;
T_30 ;
    %wait E_0x600001d32000;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12669b540;
T_31 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12669b540;
T_32 ;
    %wait E_0x600001d32000;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12669b6b0;
T_33 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12669b6b0;
T_34 ;
    %wait E_0x600001d32000;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12669b820;
T_35 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12669b820;
T_36 ;
    %wait E_0x600001d32000;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12669b990;
T_37 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12669b990;
T_38 ;
    %wait E_0x600001d32000;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12669bb00;
T_39 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12669bb00;
T_40 ;
    %wait E_0x600001d32000;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12669bc70;
T_41 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12669bc70;
T_42 ;
    %wait E_0x600001d32000;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12669bde0;
T_43 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12669bde0;
T_44 ;
    %wait E_0x600001d32000;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12669bf50;
T_45 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12669bf50;
T_46 ;
    %wait E_0x600001d32000;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12669c0c0;
T_47 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12669c0c0;
T_48 ;
    %wait E_0x600001d32000;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12669c230;
T_49 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12669c230;
T_50 ;
    %wait E_0x600001d32000;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12669c3a0;
T_51 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12669c3a0;
T_52 ;
    %wait E_0x600001d32000;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12669c510;
T_53 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12669c510;
T_54 ;
    %wait E_0x600001d32000;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12669c680;
T_55 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12669c680;
T_56 ;
    %wait E_0x600001d32000;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12669c7f0;
T_57 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12669c7f0;
T_58 ;
    %wait E_0x600001d32000;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12669c960;
T_59 ;
    %wait E_0x600001d32040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003a2d050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a2d290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12669c960;
T_60 ;
    %wait E_0x600001d32000;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a2c990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12669af50;
T_61 ;
    %wait E_0x600001d31f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a2d0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600003a2d0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600003a2d0e0_0;
    %load/vec4a v0x600003a2d170, 4;
    %ix/getv/s 4, v0x600003a2d0e0_0;
    %store/vec4a v0x600003a2d560, 4, 0;
    %load/vec4 v0x600003a2d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a2d0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a2dc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003a2dc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a2d0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600003a2d0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003a2dc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %load/vec4 v0x600003a2dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a2d560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %add;
    %load/vec4 v0x600003a2dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a2d560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003a2dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a2d560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003a2dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a2d560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003a2dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a2d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a2d560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003a2d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a2d0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003a2dc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a2dc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a2d560, 4;
    %store/vec4 v0x600003a2d4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12669af50;
T_62 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a2d5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a2cc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a2cf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a2c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2cea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a2ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a2def0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a2e130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a2e2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a2d050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a2d3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a2ce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2cea0_0, 0;
    %load/vec4 v0x600003a2dcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003a2ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003a2cab0_0;
    %assign/vec4 v0x600003a2cc60_0, 0;
    %load/vec4 v0x600003a2dd40_0;
    %assign/vec4 v0x600003a2ddd0_0, 0;
    %load/vec4 v0x600003a2de60_0;
    %assign/vec4 v0x600003a2def0_0, 0;
    %load/vec4 v0x600003a2e010_0;
    %assign/vec4 v0x600003a2e130_0, 0;
    %load/vec4 v0x600003a2e1c0_0;
    %assign/vec4 v0x600003a2e2e0_0, 0;
    %load/vec4 v0x600003a2cfc0_0;
    %assign/vec4 v0x600003a2d050_0, 0;
    %load/vec4 v0x600003a2d320_0;
    %assign/vec4 v0x600003a2d3b0_0, 0;
    %load/vec4 v0x600003a2cd80_0;
    %assign/vec4 v0x600003a2ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003a2ce10_0;
    %assign/vec4 v0x600003a2cf30_0, 0;
    %load/vec4 v0x600003a2d3b0_0;
    %assign/vec4 v0x600003a2c900_0, 0;
    %load/vec4 v0x600003a2ddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a2d8c0_0, 0;
    %load/vec4 v0x600003a2d3b0_0;
    %assign/vec4 v0x600003a2d710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a2db90_0, 0;
    %load/vec4 v0x600003a2d3b0_0;
    %assign/vec4 v0x600003a2d710_0, 0;
    %load/vec4 v0x600003a2e0a0_0;
    %assign/vec4 v0x600003a2da70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003a2c990_0;
    %load/vec4 v0x600003a2def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a2df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003a2d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003a2ddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600003a2d7a0_0;
    %load/vec4 v0x600003a2def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a2df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003a2d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003a2def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a2df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a2cea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a2dcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12666b070;
T_63 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a4ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a4cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a4c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a4c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a4c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a4c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a4c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a4ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a73450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a73060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a73570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a73180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a73cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a746c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a4c510_0, 0;
    %load/vec4 v0x600003a4d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600003a4c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600003a4d3b0_0;
    %assign/vec4 v0x600003a4cb40_0, 0;
    %load/vec4 v0x600003a4c5a0_0;
    %assign/vec4 v0x600003a4c630_0, 0;
    %load/vec4 v0x600003a4c870_0;
    %assign/vec4 v0x600003a4c900_0, 0;
    %load/vec4 v0x600003a4c000_0;
    %assign/vec4 v0x600003a4cc60_0, 0;
    %load/vec4 v0x600003a74630_0;
    %assign/vec4 v0x600003a4c3f0_0, 0;
    %load/vec4 v0x600003a4c750_0;
    %assign/vec4 v0x600003a4c7e0_0, 0;
    %load/vec4 v0x600003a4ca20_0;
    %assign/vec4 v0x600003a4cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003a4c630_0;
    %assign/vec4 v0x600003a4c6c0_0, 0;
    %load/vec4 v0x600003a4c900_0;
    %assign/vec4 v0x600003a4c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4c360_0, 0;
    %load/vec4 v0x600003a4cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600003a4c6c0_0;
    %assign/vec4 v0x600003a73060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a73180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a73330_0, 0;
    %load/vec4 v0x600003a73210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003a73330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a73b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003a73ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003a73b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003a73960_0;
    %assign/vec4 v0x600003a4c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003a4c990_0;
    %assign/vec4 v0x600003a4ce10_0, 0;
    %load/vec4 v0x600003a4c480_0;
    %assign/vec4 v0x600003a4d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4d290_0, 0;
    %load/vec4 v0x600003a4d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003a4c990_0;
    %assign/vec4 v0x600003a4ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4cfc0_0, 0;
    %load/vec4 v0x600003a4d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003a4cea0_0;
    %assign/vec4 v0x600003a4c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600003a4c6c0_0;
    %assign/vec4 v0x600003a73450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a73570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a73720_0, 0;
    %load/vec4 v0x600003a73600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003a73720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003a4c480_0;
    %assign/vec4 v0x600003a73cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a73de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a746c0_0, 0;
    %load/vec4 v0x600003a73e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600003a746c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a746c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a73de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600003a738d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003a4c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003a4c360_0, 0;
    %load/vec4 v0x600003a4c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003a4c6c0_0, 0;
    %load/vec4 v0x600003a4c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003a4c990_0, 0;
    %load/vec4 v0x600003a4c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a4c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003a4cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003a4cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003a4cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a4c360_0, 0;
    %load/vec4 v0x600003a4cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a4cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003a4c630_0;
    %load/vec4 v0x600003a4cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003a4c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003a4c6c0_0, 0;
    %load/vec4 v0x600003a4c900_0;
    %load/vec4 v0x600003a4cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003a4cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003a4c990_0, 0;
    %load/vec4 v0x600003a4cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a4c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a4d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12666a410;
T_64 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003a51050_0;
    %load/vec4 v0x600003a50cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a50ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003a50fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003a50cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a50ea0, 4;
    %assign/vec4 v0x600003a50f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12666a410;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a50e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003a50e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a50e10_0;
    %store/vec4a v0x600003a50ea0, 4, 0;
    %load/vec4 v0x600003a50e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a50e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12666a6f0;
T_66 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a515f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003a51560_0;
    %load/vec4 v0x600003a51200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a513b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003a514d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003a51200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a513b0, 4;
    %assign/vec4 v0x600003a51440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12666a6f0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a51320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003a51320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a51320_0;
    %store/vec4a v0x600003a513b0, 4, 0;
    %load/vec4 v0x600003a51320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a51320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1266a0870;
T_68 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a51b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003a51a70_0;
    %load/vec4 v0x600003a51710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a518c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003a519e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003a51710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a518c0, 4;
    %assign/vec4 v0x600003a51950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1266a0870;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a51830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003a51830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a51830_0;
    %store/vec4a v0x600003a518c0, 4, 0;
    %load/vec4 v0x600003a51830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a51830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12669a900;
T_70 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a52010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003a51f80_0;
    %load/vec4 v0x600003a51c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a51dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003a51ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003a51c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a51dd0, 4;
    %assign/vec4 v0x600003a51e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12669a900;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a51d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003a51d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a51d40_0;
    %store/vec4a v0x600003a51dd0, 4, 0;
    %load/vec4 v0x600003a51d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a51d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12669a170;
T_72 ;
    %wait E_0x600001d31200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a522e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600003a522e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003a53960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600003a526d0_0;
    %pad/u 32;
    %load/vec4 v0x600003a522e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53c30_0, 4, 1;
    %load/vec4 v0x600003a53450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003a52520_0;
    %pad/u 32;
    %load/vec4 v0x600003a522e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53b10_0, 4, 1;
    %load/vec4 v0x600003a53720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003a52640_0;
    %pad/u 32;
    %load/vec4 v0x600003a522e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53ba0_0, 4, 1;
    %load/vec4 v0x600003a2c1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003a2c000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003a52910_0;
    %pad/u 32;
    %load/vec4 v0x600003a522e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53cc0_0, 4, 1;
    %load/vec4 v0x600003a52f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003a52d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003a52400_0;
    %pad/u 32;
    %load/vec4 v0x600003a522e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53a80_0, 4, 1;
    %load/vec4 v0x600003a522e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a522e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12669a170;
T_73 ;
    %wait E_0x600001d311c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a522e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003a522e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003a53c30_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53180_0, 4, 1;
    %load/vec4 v0x600003a53b10_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003a53c30_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53060_0, 4, 1;
    %load/vec4 v0x600003a53ba0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003a53c30_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003a53b10_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a530f0_0, 4, 1;
    %load/vec4 v0x600003a53cc0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003a53c30_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003a53b10_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003a53ba0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a53210_0, 4, 1;
    %load/vec4 v0x600003a53a80_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003a53c30_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003a53b10_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003a53ba0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003a53cc0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52fd0_0, 4, 1;
    %load/vec4 v0x600003a53180_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600003a2c3f0_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003a53060_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600003a2c2d0_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003a530f0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003a2c360_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %load/vec4 v0x600003a53690_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003a53210_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003a2c480_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %load/vec4 v0x600003a2c120_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %load/vec4 v0x600003a2c1b0_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %load/vec4 v0x600003a2c000_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003a52fd0_0;
    %load/vec4 v0x600003a522e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003a2c240_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %load/vec4 v0x600003a52eb0_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %load/vec4 v0x600003a52f40_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %load/vec4 v0x600003a52d90_0;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4a v0x600003a52a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a522e0_0;
    %store/vec4 v0x600003a52880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600003a522e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a522e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12669a170;
T_74 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a526d0_0;
    %assign/vec4 v0x600003a52760_0, 0;
    %load/vec4 v0x600003a52520_0;
    %assign/vec4 v0x600003a525b0_0, 0;
    %load/vec4 v0x600003a52910_0;
    %assign/vec4 v0x600003a529a0_0, 0;
    %load/vec4 v0x600003a52400_0;
    %assign/vec4 v0x600003a52490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12669a170;
T_75 ;
    %wait E_0x600001d31140;
    %load/vec4 v0x600003a52760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a527f0, 4;
    %store/vec4 v0x600003a538d0_0, 0, 256;
    %load/vec4 v0x600003a525b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a527f0, 4;
    %store/vec4 v0x600003a533c0_0, 0, 256;
    %load/vec4 v0x600003a529a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a527f0, 4;
    %store/vec4 v0x600003a53f00_0, 0, 256;
    %load/vec4 v0x600003a52490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a527f0, 4;
    %store/vec4 v0x600003a52d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x126695310;
T_76 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a2a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a28360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a283f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600003a286c0_0;
    %assign/vec4 v0x600003a283f0_0, 0;
    %load/vec4 v0x600003a286c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600003a285a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003a282d0, 4;
    %assign/vec4 v0x600003a28360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x126695310;
T_77 ;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a29d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003a29cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003a29c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003a29b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003a29b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a282d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x126695310;
T_78 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a2a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2abe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a2ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a2f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a29680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a2f060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003a29710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003a2abe0_0, 0;
    %load/vec4 v0x600003a28e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003a2ab50_0, 0;
    %load/vec4 v0x600003a29710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003a2f0f0_0, 0;
    %load/vec4 v0x600003a2f0f0_0;
    %assign/vec4 v0x600003a2f180_0, 0;
    %load/vec4 v0x600003a295f0_0;
    %assign/vec4 v0x600003a29680_0, 0;
    %load/vec4 v0x600003a28ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003a2f060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x126695310;
T_79 ;
    %wait E_0x600001d36500;
    %load/vec4 v0x600003a2a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a28ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a293b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a28e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a295f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a29440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a28f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a295f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a28f30_0, 0;
    %load/vec4 v0x600003a2a370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003a29200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003a29710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003a29710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600003a293b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003a293b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003a29710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a29440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a293b0_0, 0;
    %load/vec4 v0x600003a28870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a29440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a28e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600003a299e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003a28e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003a28e10_0, 0;
    %load/vec4 v0x600003a28e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a295f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a28ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003a28bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003a28ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003a28ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003a2a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600003a293b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a28f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a29710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12669a500;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a24090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a243f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003a24480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a24120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003a2b960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003a2b8d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a2bcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a2afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a2ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a2b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a2b330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003a2b180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003a2b2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12669a500;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003a2b720_0;
    %inv;
    %store/vec4 v0x600003a2b720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12669a500;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a50ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a513b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a518c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a51dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a50ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a513b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a518c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a51dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a282d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a282d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a24090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a24090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001d35b40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a243f0_0, 0, 1;
    %wait E_0x600001d31340;
    %wait E_0x600001d31340;
    %wait E_0x600001d35b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a243f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a2b840_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003a2b840_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001d31340;
    %load/vec4 v0x600003a242d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600003a2b840_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003a2b840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a2b840_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a50ea0, 4;
    %store/vec4 v0x600003a2bde0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a513b0, 4;
    %store/vec4 v0x600003a2be70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a518c0, 4;
    %store/vec4 v0x600003a2bf00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a51dd0, 4;
    %store/vec4 v0x600003a24000_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x600003a2bde0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x600003a2be70_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x600003a2bf00_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x600003a24000_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
