\doxysection{include/core/cortex-\/m4/gpio\+\_\+reg.h File Reference}
\hypertarget{gpio__reg_8h}{}\label{gpio__reg_8h}\index{include/core/cortex-\/m4/gpio\_reg.h@{include/core/cortex-\/m4/gpio\_reg.h}}


Register map and base addresses for GPIO ports on STM32\+F4 series.  


{\ttfamily \#include "{}utils/types.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for gpio\+\_\+reg.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_ox___typedef}{GPIOx\+\_\+\+Typedef}}
\begin{DoxyCompactList}\small\item\em GPIO port register map structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a312c4a0ecb7f7df814b6dc660acff0e1}{GPIOA\+\_\+\+BASE\+\_\+\+ADDR}}~0x40020000
\begin{DoxyCompactList}\small\item\em Base address of GPIOA port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a93393583ac13481b25732f754b300efd}{GPIOB\+\_\+\+BASE\+\_\+\+ADDR}}~0x40020400
\begin{DoxyCompactList}\small\item\em Base address of GPIOB port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a92e9aec75c825d01a0d4c5ebe9a09e38}{GPIOC\+\_\+\+BASE\+\_\+\+ADDR}}~0x40020800
\begin{DoxyCompactList}\small\item\em Base address of GPIOC port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a5542cfab7e2101bae98b650d19a19e90}{GPIOD\+\_\+\+BASE\+\_\+\+ADDR}}~0x40020\+C00
\begin{DoxyCompactList}\small\item\em Base address of GPIOD port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a223cb9c5def01f7315fbf6fa5322bc9b}{GPIOE\+\_\+\+BASE\+\_\+\+ADDR}}~0x40021000
\begin{DoxyCompactList}\small\item\em Base address of GPIOE port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a03ec8a869ee6f256c882978a71fa5ffa}{GPIOH\+\_\+\+BASE\+\_\+\+ADDR}}~0x40021\+C00
\begin{DoxyCompactList}\small\item\em Base address of GPIOH port registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a2f48db2915042d2e1e819453ff05c0ab}{GPIO\+\_\+\+GET\+\_\+\+PORT\+\_\+\+NUMBER}}(n)
\begin{DoxyCompactList}\small\item\em Get GPIO port number from pin index. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a00d2d6c40a947794f1c27e984b84f1db}{GPIO\+\_\+\+GET\+\_\+\+PORT}}(n)
\begin{DoxyCompactList}\small\item\em Get GPIO port structure pointer from pin index. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{gpio__reg_8h_a3c789f3a6c3190c9c8cc399c6cf2ee29}{GPIO\+\_\+\+GET\+\_\+\+PIN}}(n)
\begin{DoxyCompactList}\small\item\em Get pin number within its port. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register map and base addresses for GPIO ports on STM32\+F4 series. 

This header defines the memory-\/mapped structure for GPIO port registers, as well as macros for accessing GPIO ports and pins on STM32\+F4 microcontrollers.

The GPIO ports are located at fixed base addresses in the AHB1 peripheral space. Each port consists of control registers for mode, type, speed, pull-\/up/pull-\/down, input/output data, bit set/reset, lock, and alternate functions. 

\label{doc-define-members}
\Hypertarget{gpio__reg_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{gpio__reg_8h_a3c789f3a6c3190c9c8cc399c6cf2ee29}\index{gpio\_reg.h@{gpio\_reg.h}!GPIO\_GET\_PIN@{GPIO\_GET\_PIN}}
\index{GPIO\_GET\_PIN@{GPIO\_GET\_PIN}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_GET\_PIN}{GPIO\_GET\_PIN}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a3c789f3a6c3190c9c8cc399c6cf2ee29} 
\#define GPIO\+\_\+\+GET\+\_\+\+PIN(\begin{DoxyParamCaption}\item[{}]{n}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(n\ \%\ 16)}

\end{DoxyCode}


Get pin number within its port. 


\begin{DoxyParams}{Parameters}
{\em n} & Pin index (0..127). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pin number (0..15). 
\end{DoxyReturn}
\Hypertarget{gpio__reg_8h_a00d2d6c40a947794f1c27e984b84f1db}\index{gpio\_reg.h@{gpio\_reg.h}!GPIO\_GET\_PORT@{GPIO\_GET\_PORT}}
\index{GPIO\_GET\_PORT@{GPIO\_GET\_PORT}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_GET\_PORT}{GPIO\_GET\_PORT}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a00d2d6c40a947794f1c27e984b84f1db} 
\#define GPIO\+\_\+\+GET\+\_\+\+PORT(\begin{DoxyParamCaption}\item[{}]{n}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ ((\mbox{\hyperlink{struct_g_p_i_ox___typedef}{GPIOx\_Typedef}}\ *)(\mbox{\hyperlink{gpio__reg_8h_a312c4a0ecb7f7df814b6dc660acff0e1}{GPIOA\_BASE\_ADDR}}\ +\ ((\mbox{\hyperlink{gpio__reg_8h_a2f48db2915042d2e1e819453ff05c0ab}{GPIO\_GET\_PORT\_NUMBER}}(n))\ *\ 0x400)))}

\end{DoxyCode}


Get GPIO port structure pointer from pin index. 


\begin{DoxyParams}{Parameters}
{\em n} & Pin index (0..127). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pointer to the corresponding {\ttfamily \doxylink{struct_g_p_i_ox___typedef}{GPIOx\+\_\+\+Typedef}}. 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{comment}{//\ Example:\ set\ pin\ 5\ (PA5)\ high}}
\DoxyCodeLine{\mbox{\hyperlink{gpio__reg_8h_a00d2d6c40a947794f1c27e984b84f1db}{GPIO\_GET\_PORT}}(5)-\/>BSRR\ =\ (1\ <<\ \mbox{\hyperlink{gpio__reg_8h_a3c789f3a6c3190c9c8cc399c6cf2ee29}{GPIO\_GET\_PIN}}(5));}

\end{DoxyCode}
 
\end{DoxyReturn}
\Hypertarget{gpio__reg_8h_a2f48db2915042d2e1e819453ff05c0ab}\index{gpio\_reg.h@{gpio\_reg.h}!GPIO\_GET\_PORT\_NUMBER@{GPIO\_GET\_PORT\_NUMBER}}
\index{GPIO\_GET\_PORT\_NUMBER@{GPIO\_GET\_PORT\_NUMBER}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_GET\_PORT\_NUMBER}{GPIO\_GET\_PORT\_NUMBER}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a2f48db2915042d2e1e819453ff05c0ab} 
\#define GPIO\+\_\+\+GET\+\_\+\+PORT\+\_\+\+NUMBER(\begin{DoxyParamCaption}\item[{}]{n}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(n\ /\ 16\ ==\ 5\ ?\ 7\ :\ n\ /\ 16)}

\end{DoxyCode}


Get GPIO port number from pin index. 


\begin{DoxyParams}{Parameters}
{\em n} & Pin index (0..127). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Port number (0 for GPIOA, 1 for GPIOB, etc.). 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Special case\+: port 5 maps to port H (index 7). 
\end{DoxyNote}
\Hypertarget{gpio__reg_8h_a312c4a0ecb7f7df814b6dc660acff0e1}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOA\_BASE\_ADDR@{GPIOA\_BASE\_ADDR}}
\index{GPIOA\_BASE\_ADDR@{GPIOA\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASE\_ADDR}{GPIOA\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a312c4a0ecb7f7df814b6dc660acff0e1} 
\#define GPIOA\+\_\+\+BASE\+\_\+\+ADDR~0x40020000}



Base address of GPIOA port registers. 

\Hypertarget{gpio__reg_8h_a93393583ac13481b25732f754b300efd}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOB\_BASE\_ADDR@{GPIOB\_BASE\_ADDR}}
\index{GPIOB\_BASE\_ADDR@{GPIOB\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASE\_ADDR}{GPIOB\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a93393583ac13481b25732f754b300efd} 
\#define GPIOB\+\_\+\+BASE\+\_\+\+ADDR~0x40020400}



Base address of GPIOB port registers. 

\Hypertarget{gpio__reg_8h_a92e9aec75c825d01a0d4c5ebe9a09e38}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOC\_BASE\_ADDR@{GPIOC\_BASE\_ADDR}}
\index{GPIOC\_BASE\_ADDR@{GPIOC\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASE\_ADDR}{GPIOC\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a92e9aec75c825d01a0d4c5ebe9a09e38} 
\#define GPIOC\+\_\+\+BASE\+\_\+\+ADDR~0x40020800}



Base address of GPIOC port registers. 

\Hypertarget{gpio__reg_8h_a5542cfab7e2101bae98b650d19a19e90}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOD\_BASE\_ADDR@{GPIOD\_BASE\_ADDR}}
\index{GPIOD\_BASE\_ADDR@{GPIOD\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOD\_BASE\_ADDR}{GPIOD\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a5542cfab7e2101bae98b650d19a19e90} 
\#define GPIOD\+\_\+\+BASE\+\_\+\+ADDR~0x40020\+C00}



Base address of GPIOD port registers. 

\Hypertarget{gpio__reg_8h_a223cb9c5def01f7315fbf6fa5322bc9b}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOE\_BASE\_ADDR@{GPIOE\_BASE\_ADDR}}
\index{GPIOE\_BASE\_ADDR@{GPIOE\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOE\_BASE\_ADDR}{GPIOE\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a223cb9c5def01f7315fbf6fa5322bc9b} 
\#define GPIOE\+\_\+\+BASE\+\_\+\+ADDR~0x40021000}



Base address of GPIOE port registers. 

\Hypertarget{gpio__reg_8h_a03ec8a869ee6f256c882978a71fa5ffa}\index{gpio\_reg.h@{gpio\_reg.h}!GPIOH\_BASE\_ADDR@{GPIOH\_BASE\_ADDR}}
\index{GPIOH\_BASE\_ADDR@{GPIOH\_BASE\_ADDR}!gpio\_reg.h@{gpio\_reg.h}}
\doxysubsubsection{\texorpdfstring{GPIOH\_BASE\_ADDR}{GPIOH\_BASE\_ADDR}}
{\footnotesize\ttfamily \label{gpio__reg_8h_a03ec8a869ee6f256c882978a71fa5ffa} 
\#define GPIOH\+\_\+\+BASE\+\_\+\+ADDR~0x40021\+C00}



Base address of GPIOH port registers. 

