# Synchronous-FIFO-DESIGN-using-VERILOG-HDL
 single clock domain 
 DATA_WIDTH = configurable
 ADDR_WIDTH = configurable
 
 
 Although I used simulation testbench to control write enable, read enable , data input , however A FSM Could be made to control the write enable and read enable 
 port of synchronous FIFO , depending upon how much data to be written to and read from Memory module.
 
# RTL
![RTL](https://user-images.githubusercontent.com/98607828/208850043-728725dd-67e5-497b-8848-dc7b70132cb7.jpg)
# Simulation
![simulation_synchronous_fifo](https://user-images.githubusercontent.com/98607828/208850086-03296f61-a315-4a97-b291-ed66ac194168.jpg)
