TimeQuest Timing Analyzer report for UART_Nios
Tue Sep 08 09:50:49 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 49. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Summary
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 74. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 78. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Summary
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Board Trace Model Assignments
102. Input Transition Times
103. Signal Integrity Metrics (Slow 1200mv 0c Model)
104. Signal Integrity Metrics (Slow 1200mv 85c Model)
105. Signal Integrity Metrics (Fast 1200mv 0c Model)
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; UART_Nios                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; uart_kernel/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Sep 08 09:50:42 2020 ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc   ; OK     ; Tue Sep 08 09:50:42 2020 ;
; UART_Nios.SDC                                                ; OK     ; Tue Sep 08 09:50:42 2020 ;
+--------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { altera_reserved_tck }                                  ;
; CLOCK2_50                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK2_50 }                                            ;
; CLOCK3_50                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK3_50 }                                            ;
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -2.000 ; 3.000  ; 50.00      ; 1         ; 2           ; -72.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 117.61 MHz ; 117.61 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 127.42 MHz ; 127.42 MHz      ; altera_reserved_tck                                  ;      ;
; 216.4 MHz  ; 216.4 MHz       ; CLOCK_50                                             ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.497  ; 0.000         ;
; CLOCK_50                                             ; 15.379 ; 0.000         ;
; altera_reserved_tck                                  ; 46.076 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.332 ; 0.000         ;
; altera_reserved_tck                                  ; 0.402 ; 0.000         ;
; CLOCK_50                                             ; 0.406 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.962  ; 0.000         ;
; altera_reserved_tck                                  ; 47.723 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 1.220 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.891 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.621  ; 0.000         ;
; CLOCK_50                                             ; 9.683  ; 0.000         ;
; CLOCK2_50                                            ; 16.000 ; 0.000         ;
; CLOCK3_50                                            ; 16.000 ; 0.000         ;
; altera_reserved_tck                                  ; 49.549 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.497 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 8.230      ;
; 1.584 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 8.118      ;
; 1.600 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 8.141      ;
; 1.635 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 8.070      ;
; 1.655 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 8.029      ;
; 1.684 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.223      ;
; 1.686 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.221      ;
; 1.688 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.219      ;
; 1.711 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 8.022      ;
; 1.781 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 7.932      ;
; 1.789 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 7.933      ;
; 1.791 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 7.936      ;
; 1.809 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 7.967      ;
; 1.813 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 7.921      ;
; 1.829 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 7.893      ;
; 1.833 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.074      ;
; 1.834 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.073      ;
; 1.835 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.072      ;
; 1.837 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.873      ;
; 1.905 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.805      ;
; 1.906 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 7.799      ;
; 1.910 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.838      ;
; 1.924 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.014      ;
; 1.926 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.012      ;
; 1.928 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.010      ;
; 1.933 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.777      ;
; 1.953 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.749      ;
; 1.965 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.751      ;
; 1.996 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 7.683      ;
; 2.000 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|dbrk_hit0_latch ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.909      ;
; 2.023 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.725      ;
; 2.025 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.691      ;
; 2.032 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 7.681      ;
; 2.032 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.910      ;
; 2.034 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.908      ;
; 2.036 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.906      ;
; 2.062 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.844      ;
; 2.064 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.842      ;
; 2.066 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.840      ;
; 2.072 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.276     ; 7.428      ;
; 2.073 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[18]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 7.647      ;
; 2.073 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.865      ;
; 2.074 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.864      ;
; 2.075 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.863      ;
; 2.104 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[22]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.612      ;
; 2.138 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.610      ;
; 2.141 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[27]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 7.634      ;
; 2.145 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.818      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.146 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.800      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.816      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.147 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.797      ;
; 2.148 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.758      ;
; 2.149 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 7.814      ;
; 2.150 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.756      ;
; 2.152 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.754      ;
; 2.154 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.789      ;
; 2.154 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.789      ;
; 2.154 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.789      ;
; 2.155 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.786      ;
; 2.155 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.786      ;
; 2.155 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.786      ;
; 2.168 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.276     ; 7.332      ;
; 2.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.761      ;
; 2.182 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.760      ;
; 2.183 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.759      ;
; 2.192 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 7.318      ;
; 2.196 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 7.564      ;
; 2.197 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.709      ;
; 2.198 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.708      ;
; 2.199 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.707      ;
; 2.200 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.502      ;
; 2.203 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.513      ;
; 2.211 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.695      ;
; 2.212 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.694      ;
; 2.213 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.693      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
; 2.227 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.703      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                             ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 15.379 ; Cont[8]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.379 ; Cont[8]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.537      ;
; 15.638 ; Cont[8]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.278      ;
; 15.780 ; Cont[9]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.780 ; Cont[9]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.136      ;
; 15.827 ; Cont[8]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.827 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.089      ;
; 15.864 ; Cont[11]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.864 ; Cont[11]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.053      ;
; 15.959 ; Cont[12]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 15.959 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.958      ;
; 16.039 ; Cont[9]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.877      ;
; 16.121 ; Cont[13]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.121 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.796      ;
; 16.123 ; Cont[11]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.794      ;
; 16.131 ; Cont[10]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.131 ; Cont[10]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.786      ;
; 16.218 ; Cont[12]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.699      ;
; 16.228 ; Cont[9]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.228 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.688      ;
; 16.255 ; Cont[8]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.661      ;
; 16.312 ; Cont[11]  ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.312 ; Cont[11]  ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.605      ;
; 16.380 ; Cont[13]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.537      ;
; 16.390 ; Cont[10]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.527      ;
; 16.407 ; Cont[12]  ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
; 16.407 ; Cont[12]  ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
; 16.407 ; Cont[12]  ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
; 16.407 ; Cont[12]  ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
; 16.407 ; Cont[12]  ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
; 16.407 ; Cont[12]  ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.510      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.076 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.071      ;
; 46.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.175      ;
; 46.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.161      ;
; 47.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.149      ;
; 47.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.039      ;
; 47.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.030      ;
; 47.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.991      ;
; 47.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.974      ;
; 47.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.962      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.918      ;
; 47.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.899      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.624      ;
; 47.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.590      ;
; 47.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.535      ;
; 47.729 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.448      ;
; 47.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.418      ;
; 47.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.387      ;
; 49.027 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.131      ;
; 93.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.505      ;
; 93.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.352      ;
; 93.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.312      ;
; 93.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.123      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.829      ;
; 94.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.790      ;
; 94.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.653      ;
; 94.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.611      ;
; 94.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.618      ;
; 94.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.614      ;
; 94.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.580      ;
; 94.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.578      ;
; 94.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.574      ;
; 94.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.545      ;
; 94.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.545      ;
; 94.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.522      ;
; 94.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.516      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.501      ;
; 94.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.454      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.437      ;
; 94.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.445      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.447      ;
; 94.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.444      ;
; 94.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.414      ;
; 94.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.408      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.405      ;
; 94.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.408      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.404      ;
; 94.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.378      ;
; 94.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.378      ;
; 94.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.378      ;
; 94.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.378      ;
; 94.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.344      ;
; 94.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.344      ;
; 94.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.339      ;
; 94.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.324      ;
; 94.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.310      ;
; 94.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.296      ;
; 94.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.296      ;
; 94.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.296      ;
; 94.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.296      ;
; 94.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.296      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.284      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.284      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.284      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.284      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.284      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.299      ;
; 94.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.284      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.271      ;
; 94.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.268      ;
; 94.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.229      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.229      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.222      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.207      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.207      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.201      ;
; 94.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.203      ;
; 94.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.196      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.189      ;
; 94.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.178      ;
; 94.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.178      ;
; 94.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.178      ;
; 94.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.178      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.159      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.159      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.159      ;
; 94.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.147      ;
; 94.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.147      ;
; 94.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.147      ;
; 94.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.147      ;
; 94.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.154      ;
; 94.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.140      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.134      ;
; 94.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.126      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.086      ;
; 94.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.055      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.332 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.002      ;
; 0.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[2]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.002      ;
; 0.335 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[5]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.004      ;
; 0.337 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.007      ;
; 0.341 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.005      ;
; 0.345 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.013      ;
; 0.357 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.359 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.027      ;
; 0.359 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[7]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.035      ;
; 0.359 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.018      ;
; 0.362 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.021      ;
; 0.363 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.031      ;
; 0.368 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.027      ;
; 0.368 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.027      ;
; 0.377 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[6]                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.046      ;
; 0.377 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.041      ;
; 0.378 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.037      ;
; 0.380 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.048      ;
; 0.381 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.049      ;
; 0.386 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[19]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.048      ;
; 0.387 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[4]                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.056      ;
; 0.390 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[21]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.052      ;
; 0.391 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[0]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.054      ;
; 0.393 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[14]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.042      ;
; 0.396 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.061      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                            ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                               ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetlatch             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetlatch                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|jtag_break             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|jtag_break                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|break_on_reset         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|break_on_reset                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_go             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_go                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                   ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                          ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_frametype[1] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_frametype[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                            ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                             ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                             ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[3]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[3]                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[2]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[2]                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[1]                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[4]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[4]                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[5]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[5]                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.697      ;
; 0.421 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.100                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.010                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[6]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.713      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.459 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.727      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.748      ;
; 0.553 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.824      ;
; 0.574 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.583 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.867      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.853      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.862      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.869      ;
; 0.602 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.871      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.878      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.891      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.897      ;
; 0.634 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.900      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.915      ;
; 0.651 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.917      ;
; 0.652 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[2]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.918      ;
; 0.654 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.920      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.000                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.923      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                             ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.406 ; Cont[0]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.427 ; Cont[19]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.640 ; Cont[7]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; Cont[5]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Cont[6]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Cont[2]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Cont[4]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Cont[16]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Cont[15]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Cont[14]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; Cont[3]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; Cont[18]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; Cont[17]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.659 ; Cont[0]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; Cont[1]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.808 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.076      ;
; 0.958 ; Cont[6]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; Cont[4]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; Cont[2]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.960 ; Cont[14]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Cont[16]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.962 ; Cont[18]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.967 ; Cont[7]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.235      ;
; 0.968 ; Cont[5]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.236      ;
; 0.969 ; Cont[0]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.237      ;
; 0.969 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; Cont[15]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; Cont[7]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Cont[3]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; Cont[5]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Cont[1]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; Cont[0]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; Cont[17]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Cont[15]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; Cont[3]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.978 ; Cont[1]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.246      ;
; 0.980 ; Cont[17]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.983 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.988 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 1.079 ; Cont[6]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; Cont[4]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.348      ;
; 1.080 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.080 ; Cont[2]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.348      ;
; 1.081 ; Cont[14]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; Cont[16]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.084 ; Cont[6]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.352      ;
; 1.084 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.351      ;
; 1.085 ; Cont[4]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.353      ;
; 1.085 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.352      ;
; 1.085 ; Cont[2]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.353      ;
; 1.086 ; Cont[14]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; Cont[16]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.094 ; Cont[7]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; Cont[5]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.095 ; Cont[0]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; Cont[15]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.364      ;
; 1.098 ; Cont[3]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.366      ;
; 1.099 ; Cont[7]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; Cont[5]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.099 ; Cont[1]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.100 ; Cont[0]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; Cont[15]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.369      ;
; 1.103 ; Cont[3]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.371      ;
; 1.104 ; Cont[1]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.372      ;
; 1.109 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.114 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.126 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.394      ;
; 1.155 ; Cont[2]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.423      ;
; 1.205 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.472      ;
; 1.206 ; Cont[6]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.473      ;
; 1.206 ; Cont[4]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.474      ;
; 1.206 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.473      ;
; 1.206 ; Cont[2]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.474      ;
; 1.207 ; Cont[14]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.474      ;
; 1.210 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.477      ;
; 1.211 ; Cont[6]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.478      ;
; 1.211 ; Cont[4]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.479      ;
; 1.211 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.478      ;
; 1.211 ; Cont[2]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.479      ;
; 1.212 ; Cont[14]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.479      ;
; 1.220 ; Cont[7]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; Cont[5]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; Cont[0]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.489      ;
; 1.221 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.223 ; Cont[11]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.490      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.962 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[22]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.285     ; 4.628      ;
; 4.962 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.296     ; 4.617      ;
; 4.962 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[16]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.285     ; 4.628      ;
; 4.963 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 4.595      ;
; 4.963 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.288     ; 4.624      ;
; 4.963 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[19]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.288     ; 4.624      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 4.747      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 4.730      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.741      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 4.730      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.741      ;
; 4.970 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 4.747      ;
; 4.971 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.206     ; 4.708      ;
; 4.971 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.737      ;
; 4.971 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.737      ;
; 4.978 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.616      ;
; 4.979 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[23]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.291     ; 4.605      ;
; 4.986 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[18]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.729      ;
; 4.986 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.629      ;
; 4.987 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.718      ;
; 4.988 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.291     ; 4.596      ;
; 4.994 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 4.742      ;
; 4.994 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.728      ;
; 4.994 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.728      ;
; 4.994 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 4.740      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.716      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.734      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.734      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 4.627      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 4.627      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 4.627      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[29]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 4.651      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[24]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 4.627      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 4.642      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 4.645      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 4.642      ;
; 4.995 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 4.645      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.709      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.709      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.701      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.709      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.701      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.232     ; 4.647      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 4.653      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.638      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 4.653      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 4.653      ;
; 4.996 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.638      ;
; 4.998 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.268     ; 4.609      ;
; 4.999 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 4.651      ;
; 4.999 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 4.651      ;
; 4.999 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 4.651      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.764      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.740      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.740      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.740      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.740      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.755      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.755      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.758      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.758      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.764      ;
; 5.003 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.255     ; 4.617      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.760      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.760      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.766      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.766      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[25]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.766      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.751      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.751      ;
; 5.004 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.592      ;
; 5.005 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 4.763      ;
; 5.006 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 4.722      ;
; 5.007 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.764      ;
; 5.007 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.764      ;
; 5.007 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.764      ;
; 5.007 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 4.764      ;
; 5.011 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 4.730      ;
; 5.011 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 4.725      ;
; 5.012 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 4.705      ;
; 5.012 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 4.705      ;
; 5.013 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.605      ;
; 5.021 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 4.718      ;
; 5.195 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_16 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.473      ;
; 5.195 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_17 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 4.462      ;
; 5.195 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_22 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.473      ;
; 5.196 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_19 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.469      ;
; 5.196 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_20 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 4.469      ;
; 5.196 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_21 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 4.440      ;
; 5.211 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_18 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 4.461      ;
; 5.212 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_23 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.450      ;
; 5.219 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.474      ;
; 5.221 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 4.441      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.490      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.490      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 4.487      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 4.487      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.472      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.472      ;
; 5.228 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.472      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.428      ;
; 47.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.428      ;
; 48.006 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.146      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.130      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.771      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.487      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.428      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.086      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.086      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.070      ;
; 98.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.842      ;
; 98.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.805      ;
; 98.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.805      ;
; 98.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.805      ;
; 98.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.805      ;
; 98.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.805      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
; 98.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.624      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.220  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.487      ;
; 1.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.671      ;
; 1.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.671      ;
; 1.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.671      ;
; 1.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.671      ;
; 1.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.671      ;
; 1.462  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.727      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.948      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.968      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.968      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.305      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.038  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.345      ;
; 2.371  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.631      ;
; 2.371  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.631      ;
; 2.371  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.631      ;
; 2.371  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.631      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.383  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.643      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.989      ;
; 51.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 2.015      ;
; 51.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 2.305      ;
; 51.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 2.305      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|delayed_unxsync_rxdxx1                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[2]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[3]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[4]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[5]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[6]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[7]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[8]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[9]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_clk_en                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 2.891 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|do_start_rx                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.528      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_late_result                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.528      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_late_result                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.527      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_illegal_inst_pri15                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_trap_inst_pri15                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[28]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[26]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[27]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[25]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[16]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[14]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[9]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.527      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_st_data[8]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[8]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.527      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_exc_illegal_inst_pri15                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_exc_unimp_inst_pri15                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_break                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.521      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[15]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[31]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[31]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[25]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[18]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[18]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[20]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[20]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[23]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[23]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[23]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[16]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.527      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[7]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[31]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[33]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[7]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[15]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[22]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[22]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[28]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[27]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[26]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[25]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[24]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[23]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.529      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[22]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.531      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[35]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[30]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.548      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.540      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.540      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_6[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.533      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.538      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.537      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.536      ;
; 3.275 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.534      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                        ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.621 ; 4.972        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.624 ; 4.975        ; 0.351          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 9.683  ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ;
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ;
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                      ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                      ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                      ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[10] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[12] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.372 ; 1.551 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.370 ; 1.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.397 ; 1.576 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.332 ; 1.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.547 ; 1.671 ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 7.051 ; 7.289 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.741 ; -0.920 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.736 ; -0.915 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.767 ; -0.946 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.781 ; -0.960 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.756 ; -0.935 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.715 ; -0.894 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.729 ; -0.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.758 ; -0.937 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.696 ; -0.875 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.678 ; -0.857 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.682 ; -0.861 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.559  ; 1.383  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 0.026  ; -0.135 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.118  ; 3.026  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 8.465  ; 8.729  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.345 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.424 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.471 ; 12.956 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.772  ; 2.675  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.706  ; 2.609  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.728  ; 2.631  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.633  ; 2.542  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.740  ; 2.643  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.769  ; 2.672  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.722  ; 2.625  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.789  ; 2.692  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.634  ; 2.543  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.738  ; 2.641  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.802  ; 2.705  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.787  ; 2.690  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.792  ; 2.695  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.819  ; 2.722  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.774  ; 2.677  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.784  ; 2.687  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.826  ; 2.729  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.736  ; 2.639  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.806  ; 2.709  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.820  ; 2.723  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.634  ; 2.543  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.804  ; 2.707  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.735  ; 2.638  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.770  ; 2.673  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.763  ; 2.666  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.753  ; 2.656  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.659  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.744  ; 2.647  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.771  ; 2.674  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.815  ; 2.718  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.732  ; 2.635  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.737  ; 2.640  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.718  ; 2.621  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.749  ; 8.019  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.804 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.884 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.137 ; 10.624 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.970 ; 2.832 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.099 ; 2.954 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.124 ; 2.979 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.145 ; 3.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.119 ; 2.974 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.145 ; 3.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.142 ; 2.997 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.142 ; 2.997 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.139 ; 2.994 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.086 ; 2.941 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.139 ; 2.994 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.122 ; 2.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.970 ; 2.832 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.107 ; 2.962 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.122 ; 2.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.085 ; 2.940 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.151 ; 3.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.148 ; 3.003 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.488 ; 2.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.617 ; 2.472 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.641 ; 2.496 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.636 ; 2.491 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.605 ; 2.460 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.488 ; 2.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.624 ; 2.479 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.667 ; 2.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.664 ; 2.519 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.900     ; 3.038     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ; 3.167     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.047     ; 3.192     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.042     ; 3.187     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.900     ; 3.038     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.030     ; 3.175     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.074     ; 3.219     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.071     ; 3.216     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.416     ; 2.554     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.538     ; 2.683     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.562     ; 2.707     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.557     ; 2.702     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.416     ; 2.554     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.545     ; 2.690     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.588     ; 2.733     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.585     ; 2.730     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.601 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 128.22 MHz ; 128.22 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 143.88 MHz ; 143.88 MHz      ; altera_reserved_tck                                  ;      ;
; 238.38 MHz ; 238.38 MHz      ; CLOCK_50                                             ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.201  ; 0.000         ;
; CLOCK_50                                             ; 15.805 ; 0.000         ;
; altera_reserved_tck                                  ; 46.525 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
; altera_reserved_tck                                  ; 0.353 ; 0.000         ;
; CLOCK_50                                             ; 0.364 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.407  ; 0.000         ;
; altera_reserved_tck                                  ; 48.040 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 1.120 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.582 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.651  ; 0.000         ;
; CLOCK_50                                             ; 9.691  ; 0.000         ;
; CLOCK2_50                                            ; 16.000 ; 0.000         ;
; CLOCK3_50                                            ; 16.000 ; 0.000         ;
; altera_reserved_tck                                  ; 49.479 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.201 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 7.541      ;
; 2.294 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 7.463      ;
; 2.321 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.395      ;
; 2.322 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 7.402      ;
; 2.326 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.591      ;
; 2.328 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.589      ;
; 2.329 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.588      ;
; 2.344 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 7.359      ;
; 2.388 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 7.359      ;
; 2.453 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 7.278      ;
; 2.460 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 7.282      ;
; 2.460 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.288      ;
; 2.463 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 7.279      ;
; 2.465 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.452      ;
; 2.466 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.451      ;
; 2.467 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.450      ;
; 2.481 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.255      ;
; 2.499 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.291      ;
; 2.503 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.225      ;
; 2.551 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 7.173      ;
; 2.552 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.164      ;
; 2.585 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.138      ;
; 2.596 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.127      ;
; 2.603 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 7.160      ;
; 2.635 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|dbrk_hit0_latch ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.284      ;
; 2.646 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 7.088      ;
; 2.651 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.303      ;
; 2.653 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.301      ;
; 2.654 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.300      ;
; 2.660 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.290      ;
; 2.662 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.288      ;
; 2.663 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.287      ;
; 2.666 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.251      ;
; 2.668 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.249      ;
; 2.669 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.248      ;
; 2.670 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.060      ;
; 2.674 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 6.859      ;
; 2.679 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 7.015      ;
; 2.683 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 7.080      ;
; 2.695 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 7.036      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.701 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.256      ;
; 2.702 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.253      ;
; 2.702 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.253      ;
; 2.702 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.253      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.704 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 7.255      ;
; 2.705 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.252      ;
; 2.705 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.252      ;
; 2.705 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.252      ;
; 2.728 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[18]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 7.012      ;
; 2.754 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[22]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 6.980      ;
; 2.775 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 6.758      ;
; 2.784 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.132      ;
; 2.786 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.130      ;
; 2.787 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.129      ;
; 2.789 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 6.974      ;
; 2.790 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.164      ;
; 2.791 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.163      ;
; 2.792 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.162      ;
; 2.795 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[27]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.995      ;
; 2.798 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.119      ;
; 2.798 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.119      ;
; 2.798 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.119      ;
; 2.799 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 6.744      ;
; 2.799 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.151      ;
; 2.799 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.118      ;
; 2.800 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.117      ;
; 2.800 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.117      ;
; 2.800 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.150      ;
; 2.801 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.149      ;
; 2.805 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.112      ;
; 2.806 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.111      ;
; 2.807 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.110      ;
; 2.834 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entry_1[50]                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 6.911      ;
; 2.837 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 6.706      ;
; 2.837 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.893      ;
; 2.838 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.079      ;
; 2.840 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.077      ;
; 2.841 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.076      ;
; 2.845 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.129      ;
; 2.847 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.127      ;
; 2.848 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 7.126      ;
; 2.853 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.077      ;
; 2.853 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.077      ;
; 2.853 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32]               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.077      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                              ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 15.805 ; Cont[8]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 15.805 ; Cont[8]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.120      ;
; 16.066 ; Cont[8]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.859      ;
; 16.152 ; Cont[9]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.152 ; Cont[9]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.773      ;
; 16.252 ; Cont[8]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.252 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.674      ;
; 16.284 ; Cont[11]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.284 ; Cont[11]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.642      ;
; 16.363 ; Cont[12]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.363 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.563      ;
; 16.413 ; Cont[9]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.512      ;
; 16.483 ; Cont[10]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.483 ; Cont[10]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.443      ;
; 16.487 ; Cont[13]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.487 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.439      ;
; 16.521 ; Cont[11]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.405      ;
; 16.599 ; Cont[12]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.599 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.327      ;
; 16.653 ; Cont[8]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.273      ;
; 16.683 ; Cont[11]  ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.683 ; Cont[11]  ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.244      ;
; 16.744 ; Cont[10]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.182      ;
; 16.746 ; Cont[13]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.180      ;
; 16.761 ; Cont[12]  ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
; 16.761 ; Cont[12]  ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
; 16.761 ; Cont[12]  ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
; 16.761 ; Cont[12]  ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
; 16.761 ; Cont[12]  ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
; 16.761 ; Cont[12]  ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.166      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.708      ;
; 47.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.898      ;
; 47.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.895      ;
; 47.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.854      ;
; 47.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.805      ;
; 47.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.744      ;
; 47.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.739      ;
; 47.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.710      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.677      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.680      ;
; 47.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.642      ;
; 47.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.403      ;
; 47.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.374      ;
; 47.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.325      ;
; 47.972 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.289      ;
; 48.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.197      ;
; 48.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.190      ;
; 49.212 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.028      ;
; 93.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.967      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.796      ;
; 94.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.740      ;
; 94.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.573      ;
; 94.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.378      ;
; 94.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.346      ;
; 94.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.200      ;
; 94.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.207      ;
; 94.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.175      ;
; 94.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.157      ;
; 94.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.151      ;
; 94.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.114      ;
; 94.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.119      ;
; 94.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.106      ;
; 94.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.094      ;
; 94.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.051      ;
; 94.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.051      ;
; 94.881 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.029      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.025      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.013      ;
; 94.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.986      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.985      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.984      ;
; 94.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.973      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.948      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.948      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.948      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.948      ;
; 94.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.952      ;
; 94.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.943      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.935      ;
; 94.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.930      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.923      ;
; 95.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.873      ;
; 95.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.873      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.887      ;
; 95.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.879      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.878      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.867      ;
; 95.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.855      ;
; 95.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.842      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.822      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.822      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.822      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.822      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.822      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.825      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.825      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.825      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.825      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.825      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.807      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.807      ;
; 95.108 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.806      ;
; 95.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.805      ;
; 95.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.802      ;
; 95.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.786      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.756      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.756      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.756      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.756      ;
; 95.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.765      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.766      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.759      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.759      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.759      ;
; 95.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.745      ;
; 95.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.729      ;
; 95.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.729      ;
; 95.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.729      ;
; 95.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.729      ;
; 95.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.712      ;
; 95.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.700      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.684      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.658      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.658      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[5]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.933      ;
; 0.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.943      ;
; 0.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[2]                                                                                                                                                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.944      ;
; 0.346 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.348 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.944      ;
; 0.351 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                               ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                              ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                            ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                   ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                                          ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][106]                                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][106]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][68]                                                                                                          ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][68]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|break_readreg[0]       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|break_readreg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|trigger_state          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|trigger_state          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_rdptr[1]            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_rdptr[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_rdptr[0]            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_rdptr[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|dbrk_hit0_latch        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|dbrk_hit0_latch        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|tx_ready                                                                                                                                                   ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|tx_ready                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                          ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                            ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                             ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                             ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[3]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[3]                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[2]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[2]                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[1]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[1]                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[4]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[4]                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[5]                                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[5]                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                     ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                         ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_active                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_active                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                     ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.100                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.382 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.010                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.382 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.641      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.402 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[6]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.652      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.657      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.423 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.426 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.685      ;
; 0.508 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.526 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.792      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.785      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.795      ;
; 0.556 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.800      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.559 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.802      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.808      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.817      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.821      ;
; 0.580 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.823      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.837      ;
; 0.596 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.839      ;
; 0.596 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[2]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.840      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                              ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Cont[0]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; Cont[19]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.630      ;
; 0.585 ; Cont[5]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Cont[7]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; Cont[15]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; Cont[6]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Cont[16]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; Cont[2]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Cont[4]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Cont[14]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; Cont[3]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Cont[18]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; Cont[17]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.836      ;
; 0.598 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.606 ; Cont[1]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.850      ;
; 0.607 ; Cont[0]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.851      ;
; 0.749 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.993      ;
; 0.873 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Cont[16]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Cont[5]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Cont[7]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Cont[6]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; Cont[15]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; Cont[4]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Cont[14]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Cont[2]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Cont[0]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; Cont[18]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; Cont[3]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; Cont[1]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; Cont[17]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.124      ;
; 0.884 ; Cont[7]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; Cont[5]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; Cont[15]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; Cont[0]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.889 ; Cont[3]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; Cont[1]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; Cont[17]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.898 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.141      ;
; 0.972 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.216      ;
; 0.972 ; Cont[16]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.216      ;
; 0.973 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.217      ;
; 0.973 ; Cont[6]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.217      ;
; 0.974 ; Cont[4]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; Cont[14]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; Cont[2]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.983 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Cont[16]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Cont[5]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.984 ; Cont[6]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; Cont[7]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; Cont[15]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.985 ; Cont[4]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Cont[14]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Cont[2]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Cont[0]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.988 ; Cont[3]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; Cont[1]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.994 ; Cont[5]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 0.995 ; Cont[7]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; Cont[15]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.239      ;
; 0.996 ; Cont[0]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.999 ; Cont[3]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 1.000 ; Cont[1]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.008 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.035 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.279      ;
; 1.068 ; Cont[2]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.312      ;
; 1.082 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.326      ;
; 1.083 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.327      ;
; 1.084 ; Cont[4]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.328      ;
; 1.084 ; Cont[6]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.327      ;
; 1.084 ; Cont[14]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.328      ;
; 1.084 ; Cont[2]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.328      ;
; 1.093 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.093 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.094 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.338      ;
; 1.094 ; Cont[7]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.094 ; Cont[5]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; Cont[4]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; Cont[6]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.095 ; Cont[14]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; Cont[2]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; Cont[0]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.339      ;
; 1.096 ; Cont[11]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.340      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.407 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[22]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 4.207      ;
; 5.407 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 4.204      ;
; 5.407 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[16]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 4.207      ;
; 5.407 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[19]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 4.204      ;
; 5.408 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.276     ; 4.196      ;
; 5.409 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 4.174      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 4.316      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 4.308      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 4.305      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 4.305      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 4.308      ;
; 5.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 4.316      ;
; 5.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 4.297      ;
; 5.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 4.297      ;
; 5.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.197      ;
; 5.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[23]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.272     ; 4.185      ;
; 5.424 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 4.275      ;
; 5.428 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.209      ;
; 5.429 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.277     ; 4.174      ;
; 5.437 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[29]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 4.230      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.286      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[18]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 4.298      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 4.205      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 4.225      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 4.205      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 4.205      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 4.217      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[24]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 4.205      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 4.232      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 4.217      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.220      ;
; 5.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 4.220      ;
; 5.439 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.218     ; 4.223      ;
; 5.439 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.218     ; 4.223      ;
; 5.440 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 4.187      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 4.310      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 4.295      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 4.295      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 4.301      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 4.301      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 4.306      ;
; 5.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.239     ; 4.198      ;
; 5.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.282      ;
; 5.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.275      ;
; 5.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.275      ;
; 5.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.275      ;
; 5.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 4.172      ;
; 5.445 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.267      ;
; 5.445 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.267      ;
; 5.452 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.331      ;
; 5.452 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.331      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.326      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 4.326      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[25]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.306      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.306      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.318      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.318      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.306      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.306      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.321      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.321      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.333      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.332      ;
; 5.453 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.184      ;
; 5.454 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 4.324      ;
; 5.454 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 4.324      ;
; 5.455 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 4.288      ;
; 5.458 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.299      ;
; 5.458 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 4.295      ;
; 5.459 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 4.273      ;
; 5.459 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 4.273      ;
; 5.468 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 4.285      ;
; 5.633 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_16 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.055      ;
; 5.633 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_19 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.052      ;
; 5.633 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_20 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 4.052      ;
; 5.633 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_22 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.055      ;
; 5.634 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_17 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 4.044      ;
; 5.635 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_21 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 4.022      ;
; 5.649 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_18 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.045      ;
; 5.649 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_23 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.033      ;
; 5.654 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 4.057      ;
; 5.655 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.022      ;
; 5.663 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_29 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.078      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_31 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 4.073      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.068      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.068      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 4.080      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.053      ;
; 5.664 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 4.053      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.040 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.197      ;
; 48.040 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.197      ;
; 48.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.939      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.856      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.520      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.514      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.514      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.514      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.514      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.245      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.197      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.879      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.879      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.868      ;
; 98.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.689      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.619      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.619      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.619      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.619      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.619      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
; 98.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.464      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.364      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.533      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.533      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.533      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.533      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.533      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.548      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 1.785      ;
; 1.565  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.801      ;
; 1.565  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.801      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.811  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.092      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 1.858  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.140      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.369      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.369      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.369      ;
; 2.133  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.369      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.384      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.691      ;
; 51.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.387      ; 1.852      ;
; 51.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.430      ; 2.092      ;
; 51.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.430      ; 2.092      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|delayed_unxsync_rxdxx1                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[2]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[3]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[4]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[5]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[6]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[7]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[8]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[9]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_clk_en                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.582 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|do_start_rx                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.167      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.165      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.168      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.165      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.168      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.165      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.168      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.166      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.164      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.926 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.162      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[15]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[25]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[26]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[26]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[18]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[18]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[18]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[24]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[24]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[28]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[28]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[22]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[25]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[20]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[20]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[20]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[32]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.142      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[22]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[22]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[6]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[6]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.157      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[27]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[22]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.159      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[0]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[2]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[1]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[3]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[12]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[9]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[11]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[10]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[16]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[15]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[13]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 3.158      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.146      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_6[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.162      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.142      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.146      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.142      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.146      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.142      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.146      ;
; 2.927 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.144      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                        ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.651 ; 4.981        ; 0.330          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                  ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                             ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.237 ; 1.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.198 ; 1.369 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.193 ; 1.364 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.172 ; 1.343 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.207 ; 1.378 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.162 ; 1.333 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.186 ; 1.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.196 ; 1.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.181 ; 1.352 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.209 ; 1.380 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221 ; 1.392 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.189 ; 1.360 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.237 ; 1.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.217 ; 1.388 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.211 ; 1.382 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.169 ; 1.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.363 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.182 ; 1.353 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.210 ; 1.381 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.165 ; 1.336 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.151 ; 1.322 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.124 ; 1.295 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.134 ; 1.305 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.137 ; 1.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.181 ; 1.352 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.639 ; 1.833 ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 6.974 ; 7.171 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.603 ; -0.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.638 ; -0.809 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.593 ; -0.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.617 ; -0.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.627 ; -0.798 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.622 ; -0.793 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.640 ; -0.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.654 ; -0.825 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.620 ; -0.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.668 ; -0.839 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.649 ; -0.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.642 ; -0.813 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.614 ; -0.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.644 ; -0.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.598 ; -0.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.582 ; -0.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.567 ; -0.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.274  ; 1.065  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; -0.287 ; -0.466 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.892  ; 2.783  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.792  ; 2.714  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.902  ; 2.793  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.876  ; 2.798  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.909  ; 2.800  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.980  ; 2.871  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.972  ; 2.863  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.993  ; 2.884  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.978  ; 2.869  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.999  ; 2.890  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.009  ; 2.900  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.964  ; 2.855  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.974  ; 2.865  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.996  ; 2.887  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.008  ; 2.899  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.874  ; 2.796  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.935  ; 2.826  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.952  ; 2.843  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.942  ; 2.833  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.934  ; 2.825  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.962  ; 2.853  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.004  ; 2.895  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.919  ; 2.810  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.840  ; 2.762  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.905  ; 2.796  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.564  ; 8.035  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.277 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.352 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.644 ; 11.960 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.464  ; 2.354  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.474  ; 2.364  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.499  ; 2.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.530  ; 2.420  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.481  ; 2.371  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.550  ; 2.440  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.497  ; 2.387  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.563  ; 2.453  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.548  ; 2.438  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.553  ; 2.443  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.579  ; 2.469  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.586  ; 2.476  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.566  ; 2.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.578  ; 2.468  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.506  ; 2.396  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.496  ; 2.386  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.532  ; 2.422  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.523  ; 2.413  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.513  ; 2.403  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.490  ; 2.380  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.504  ; 2.394  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.541  ; 2.431  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.538  ; 2.428  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.574  ; 2.464  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.491  ; 2.381  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.498  ; 2.388  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.477  ; 2.367  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.911  ; 7.381  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.702 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.778 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.342  ; 9.664  ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.738 ; 2.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.818 ; 2.653 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.845 ; 2.680 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.866 ; 2.701 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.841 ; 2.676 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.866 ; 2.701 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.862 ; 2.697 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.862 ; 2.697 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859 ; 2.694 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.859 ; 2.694 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.841 ; 2.676 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.738 ; 2.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.828 ; 2.663 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.844 ; 2.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.872 ; 2.707 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.867 ; 2.702 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.312 ; 2.182 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.228 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.414 ; 2.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.380 ; 2.215 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.414 ; 2.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.312 ; 2.182 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.402 ; 2.237 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.406 ; 2.241 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.444 ; 2.279 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.440 ; 2.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.675     ; 2.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.720     ; 2.885     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.747     ; 2.912     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.743     ; 2.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.743     ; 2.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.675     ; 2.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.730     ; 2.895     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.746     ; 2.911     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.774     ; 2.939     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.769     ; 2.934     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.246     ; 2.376     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.292     ; 2.457     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.313     ; 2.478     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.279     ; 2.444     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.313     ; 2.478     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.246     ; 2.376     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.301     ; 2.466     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.305     ; 2.470     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.343     ; 2.508     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.339     ; 2.504     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.842 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.682  ; 0.000         ;
; CLOCK_50                                             ; 17.655 ; 0.000         ;
; altera_reserved_tck                                  ; 48.400 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.129 ; 0.000         ;
; altera_reserved_tck                                  ; 0.180 ; 0.000         ;
; CLOCK_50                                             ; 0.188 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.321  ; 0.000         ;
; altera_reserved_tck                                  ; 49.173 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 0.567 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.523 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.750  ; 0.000         ;
; CLOCK_50                                             ; 9.268  ; 0.000         ;
; CLOCK2_50                                            ; 16.000 ; 0.000         ;
; CLOCK3_50                                            ; 16.000 ; 0.000         ;
; altera_reserved_tck                                  ; 49.303 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.682 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.255      ;
; 5.684 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.253      ;
; 5.685 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.252      ;
; 5.719 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.122      ;
; 5.762 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.175      ;
; 5.763 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.174      ;
; 5.764 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.173      ;
; 5.772 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.039      ;
; 5.776 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.080      ;
; 5.778 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 4.037      ;
; 5.779 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.052      ;
; 5.826 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.016      ;
; 5.857 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.078      ;
; 5.859 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.076      ;
; 5.860 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.075      ;
; 5.864 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.977      ;
; 5.865 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.981      ;
; 5.877 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.963      ;
; 5.885 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.084      ;
; 5.886 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.945      ;
; 5.887 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.082      ;
; 5.888 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.081      ;
; 5.890 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.946      ;
; 5.895 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.955      ;
; 5.896 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.094      ;
; 5.898 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.092      ;
; 5.899 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.091      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.900 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.073      ;
; 5.903 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.933      ;
; 5.907 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.066      ;
; 5.909 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.064      ;
; 5.910 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 4.063      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[23]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[21]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[19]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.911 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 4.064      ;
; 5.923 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.960      ;
; 5.927 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.043      ;
; 5.927 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.043      ;
; 5.927 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.043      ;
; 5.929 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 3.887      ;
; 5.933 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|dbrk_hit0_latch ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.004      ;
; 5.933 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[5]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.001      ;
; 5.935 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[5]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.999      ;
; 5.936 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[5]                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.998      ;
; 5.937 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.998      ;
; 5.938 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.997      ;
; 5.938 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 4.034      ;
; 5.938 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 4.034      ;
; 5.938 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 4.034      ;
; 5.939 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[10]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.996      ;
; 5.940 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.882      ;
; 5.941 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.916      ;
; 5.948 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.874      ;
; 5.951 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.984      ;
; 5.953 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.982      ;
; 5.954 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[12]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.981      ;
; 5.957 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.991      ;
; 5.957 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.991      ;
; 5.957 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.991      ;
; 5.965 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 3.850      ;
; 5.965 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.004      ;
; 5.966 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.003      ;
; 5.967 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_sel                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.002      ;
; 5.968 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.875      ;
; 5.968 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.982      ;
; 5.968 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.982      ;
; 5.968 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[33] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.982      ;
; 5.975 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.959      ;
; 5.976 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.014      ;
; 5.977 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.957      ;
; 5.977 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.013      ;
; 5.978 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.956      ;
; 5.978 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[13]                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 4.012      ;
; 5.986 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[30]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.948      ;
; 5.987 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.986      ;
; 5.988 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceoff     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.985      ;
; 5.988 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[30]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.946      ;
; 5.989 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto1        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.984      ;
; 5.989 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[30]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.945      ;
; 5.990 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[18]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_goto0        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.948      ;
; 5.992 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[18]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceme      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.946      ;
; 5.993 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[18]                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|dbrk_traceon      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.945      ;
; 6.002 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.827      ;
; 6.007 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.850      ;
; 6.009 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.831      ;
; 6.011 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[32] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[27]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 3.964      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                              ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 17.655 ; Cont[8]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.655 ; Cont[8]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.289      ;
; 17.792 ; Cont[8]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.152      ;
; 17.877 ; Cont[9]   ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.877 ; Cont[9]   ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.067      ;
; 17.904 ; Cont[8]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.904 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.041      ;
; 17.917 ; Cont[11]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.917 ; Cont[11]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.028      ;
; 17.976 ; Cont[12]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 17.976 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.969      ;
; 18.014 ; Cont[9]   ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.930      ;
; 18.049 ; Cont[13]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.049 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.896      ;
; 18.051 ; Cont[10]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Cont[10]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.894      ;
; 18.054 ; Cont[11]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.891      ;
; 18.101 ; Cont[8]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.844      ;
; 18.113 ; Cont[12]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.832      ;
; 18.126 ; Cont[9]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.126 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.819      ;
; 18.166 ; Cont[11]  ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.166 ; Cont[11]  ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.780      ;
; 18.186 ; Cont[13]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.759      ;
; 18.188 ; Cont[10]  ; Reset_N  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.757      ;
; 18.211 ; Cont[16]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
; 18.211 ; Cont[16]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
; 18.211 ; Cont[16]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
; 18.211 ; Cont[16]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
; 18.211 ; Cont[16]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
; 18.211 ; Cont[16]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.734      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.017      ;
; 48.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.576      ;
; 48.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.567      ;
; 48.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.554      ;
; 48.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.543      ;
; 48.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.550      ;
; 48.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.506      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.451      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.460      ;
; 48.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.449      ;
; 49.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.399      ;
; 49.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.299      ;
; 49.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.297      ;
; 49.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.275      ;
; 49.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.191      ;
; 49.236 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.212      ;
; 49.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.166      ;
; 49.901 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.526      ;
; 96.664 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.265      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.267      ;
; 96.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.242      ;
; 96.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.120      ;
; 97.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.894      ;
; 97.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.896      ;
; 97.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.865      ;
; 97.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.867      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.871      ;
; 97.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.842      ;
; 97.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.810      ;
; 97.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.812      ;
; 97.125 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.802      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.804      ;
; 97.127 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.795      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.797      ;
; 97.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.787      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.772      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.766      ;
; 97.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.766      ;
; 97.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.751      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.735      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.734      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.734      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.734      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.734      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.739      ;
; 97.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.741      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.744      ;
; 97.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.740      ;
; 97.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.727      ;
; 97.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.729      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.716      ;
; 97.225 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.695      ;
; 97.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.697      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.707      ;
; 97.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.704      ;
; 97.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.672      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.673      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.659      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.645      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.645      ;
; 97.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.641      ;
; 97.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.641      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.640      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.622      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.622      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.622      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.622      ;
; 97.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.635      ;
; 97.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.616      ;
; 97.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.616      ;
; 97.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.616      ;
; 97.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.616      ;
; 97.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.616      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.619      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.616      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.616      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.616      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.590      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.596      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.596      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.592      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.590      ;
; 97.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.580      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.567      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.553      ;
; 97.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.555      ;
; 97.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.553      ;
; 97.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.553      ;
; 97.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.553      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.129 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.466      ;
; 0.129 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.467      ;
; 0.130 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.467      ;
; 0.133 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.133 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.471      ;
; 0.137 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.475      ;
; 0.139 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.140 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.141 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.143 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.148 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.482      ;
; 0.150 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.152 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.487      ;
; 0.152 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.492      ;
; 0.155 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.495      ;
; 0.159 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[21]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.161 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.501      ;
; 0.163 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                               ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.164 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.167 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.505      ;
; 0.168 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.504      ;
; 0.174 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.515      ;
; 0.174 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                               ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.488      ;
; 0.176 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.503      ;
; 0.179 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.492      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_count[0]                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                                                                                                                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                               ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                  ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                            ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                              ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                   ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.476      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                              ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                               ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                            ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                              ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                   ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                    ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_cs_n                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                       ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                   ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                                                                                                                            ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                                          ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                             ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                                             ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                                                ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                                            ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|read                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|read                                                                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.100                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.010                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[6]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[21]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[24]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[30]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[19]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.203 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.205 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.332      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.339      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.340      ;
; 0.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.341      ;
; 0.247 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.376      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.379      ;
; 0.253 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.388      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[17]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[26]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[33]                                                       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.272 ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.399      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.401      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.405      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.422      ;
; 0.295 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[5]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.000                                                   ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[9]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[2]                                                        ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.423      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                              ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Cont[0]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Cont[19]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.291 ; Cont[10]  ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Cont[2]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Cont[7]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Cont[13]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Cont[4]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[5]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[6]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[15]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[11]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[12]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[18]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Cont[16]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Cont[3]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Cont[14]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; Cont[17]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; Cont[0]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Cont[9]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Cont[1]   ; Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.361 ; Cont[8]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.487      ;
; 0.440 ; Cont[10]  ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; Cont[2]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; Cont[18]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Cont[6]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Cont[12]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Cont[4]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Cont[16]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; Cont[14]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.450 ; Cont[13]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; Cont[7]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Cont[0]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Cont[5]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Cont[11]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Cont[15]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Cont[3]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Cont[1]   ; Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; Cont[17]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Cont[7]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Cont[13]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Cont[0]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Cont[5]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Cont[11]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Cont[15]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Cont[3]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Cont[1]   ; Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; Cont[17]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; Cont[9]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.461 ; Cont[9]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.503 ; Cont[10]  ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; Cont[2]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; Cont[12]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Cont[6]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Cont[4]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Cont[16]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; Cont[14]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; Cont[10]  ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; Cont[2]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; Cont[6]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; Cont[12]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; Cont[4]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; Cont[16]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; Cont[14]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.635      ;
; 0.510 ; Cont[8]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.636      ;
; 0.512 ; Cont[2]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.516 ; Cont[13]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; Cont[7]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; Cont[0]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; Cont[11]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; Cont[5]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; Cont[15]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; Cont[3]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; Cont[1]   ; Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; Cont[13]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; Cont[7]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.645      ;
; 0.520 ; Cont[0]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; Cont[5]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; Cont[11]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; Cont[15]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; Cont[3]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; Cont[1]   ; Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; Cont[9]   ; Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.527 ; Cont[9]   ; Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.569 ; Cont[10]  ; Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; Cont[2]   ; Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.696      ;
; 0.571 ; Cont[1]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; Cont[12]  ; Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; Cont[4]   ; Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; Cont[4]   ; Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; Cont[6]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; Cont[14]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; Cont[10]  ; Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.573 ; Cont[2]   ; Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.699      ;
; 0.574 ; Cont[8]   ; Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.699      ;
; 0.574 ; Cont[12]  ; Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.700      ;
; 0.574 ; Cont[4]   ; Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.700      ;
; 0.575 ; Cont[6]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.700      ;
; 0.575 ; Cont[14]  ; Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.701      ;
; 0.577 ; Cont[8]   ; Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.582 ; Cont[13]  ; Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.708      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.321 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[22]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.463      ;
; 7.321 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 2.451      ;
; 7.321 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[16]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.463      ;
; 7.322 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.459      ;
; 7.322 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[19]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.459      ;
; 7.324 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 2.428      ;
; 7.330 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.459      ;
; 7.330 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[23]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.447      ;
; 7.332 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 2.515      ;
; 7.332 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 2.515      ;
; 7.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.495      ;
; 7.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.507      ;
; 7.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[17]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.495      ;
; 7.333 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 2.507      ;
; 7.334 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.503      ;
; 7.334 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[19]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.503      ;
; 7.336 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 2.472      ;
; 7.337 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.460      ;
; 7.338 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 2.425      ;
; 7.342 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.491      ;
; 7.342 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[18]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.503      ;
; 7.342 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[29]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.480      ;
; 7.342 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.471      ;
; 7.342 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.471      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.476      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.467      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.481      ;
; 7.343 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.467      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.454      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.454      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.454      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[24]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.454      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 2.457      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.473      ;
; 7.344 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.473      ;
; 7.346 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 2.437      ;
; 7.348 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.429      ;
; 7.349 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.504      ;
; 7.349 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 2.498      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.469      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.488      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.488      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.493      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.469      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.469      ;
; 7.350 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.493      ;
; 7.351 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.475      ;
; 7.351 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.461      ;
; 7.351 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.461      ;
; 7.353 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|za_data[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 2.441      ;
; 7.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.524      ;
; 7.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.515      ;
; 7.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.515      ;
; 7.354 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.524      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_dqm[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.520      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.520      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[25]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.511      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.511      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.525      ;
; 7.355 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.524      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.498      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.498      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.498      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.498      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.517      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.517      ;
; 7.356 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.501      ;
; 7.357 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.496      ;
; 7.358 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 2.481      ;
; 7.360 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.473      ;
; 7.360 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.473      ;
; 7.365 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.485      ;
; 7.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_16 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.398      ;
; 7.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_17 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.386      ;
; 7.422 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_22 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.398      ;
; 7.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_19 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 2.394      ;
; 7.423 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_20 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 2.394      ;
; 7.425 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_21 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 2.363      ;
; 7.431 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_18 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.394      ;
; 7.431 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_23 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.382      ;
; 7.438 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.395      ;
; 7.439 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.360      ;
; 7.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.406      ;
; 7.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.406      ;
; 7.443 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_29 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 2.415      ;
; 7.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_31 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.411      ;
; 7.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.416      ;
; 7.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.402      ;
; 7.444 ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|resetrequest ; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|oe~_Duplicate_12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.402      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.251      ;
; 49.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.251      ;
; 49.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.105      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.622      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.437      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.432      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.432      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.432      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.432      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.282      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.251      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.073      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.073      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.063      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.922      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
; 99.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.809      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.789      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.789      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.789      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.789      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.789      ;
; 0.677  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.803      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.933      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.951      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.951      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.943  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.095      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.115      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.249      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.249      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.250      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.249      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.249      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.400      ;
; 50.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 0.973      ;
; 50.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.557      ; 1.095      ;
; 50.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.557      ; 1.095      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|delayed_unxsync_rxdxx1                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[0]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[1]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[2]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[4]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[5]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[7]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[8]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_rate_counter[9]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|baud_clk_en                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.523 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|do_start_rx                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.814      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_late_result                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.807      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[9]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.807      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[8]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.807      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[15]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[25]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[10]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[18]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[18]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[20]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[20]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[16]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.807      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[22]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|d_readdata_d1[22]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[28]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[27]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[26]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[25]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[24]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[22]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[20]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[18]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[17]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[0]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[2]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[1]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[3]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[12]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[9]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[11]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[10]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[16]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[15]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[13]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.826      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.826      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.826      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.820      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[10]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.821      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|i_readdata_d1[11]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.813      ;
; 1.703 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_tag[14]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.812      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.809      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_late_result                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.809      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[8]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[9]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[10]                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_illegal_inst_pri15                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[3]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[10]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_trap_inst_pri15                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[1]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[6]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[9]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[28]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[26]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[27]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[25]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_target_pcb[16]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[14]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[13]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[12]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[11]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[10]                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[8]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[7]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_st_data[8]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.802      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pc_plus_one[5]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.798      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_ld16                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ld_align_sh16                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_ld32                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
; 1.704 ; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ld_align_sh8                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.800      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg                                           ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                          ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0                                      ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                     ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_re_reg                                                                                                                                                                                                    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                                                                     ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                             ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                             ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                       ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                             ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                        ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                                     ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                               ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                                              ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_re_reg                                                                                                                                                                                                    ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                         ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                                                                                         ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mul_cell_p1[0]                                                                                                                                                                                                                                                                                                                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                                                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_bht_ptr[5]                                                                                                                                                                                                                                                                                                                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                                                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                                                  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[0]                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_alu_signed_comparison                                                                                                                                                                                                                                                                                                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_br_cond                                                                                                                                                                                                                                                                                                                                            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_ld                                                                                                                                                                                                                                                                                                                                                 ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_mem16                                                                                                                                                                                                                                                                                                                                              ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                                                            ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]                                                       ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N                                                        ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                 ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                   ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[0]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[10]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[11]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[12]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[13]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[14]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[15]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[16]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[17]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[18]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[19]|clk                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[1]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[2]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[3]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[4]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[5]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[6]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[7]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[8]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Cont[9]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_N|clk                                                    ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                             ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                          ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                              ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.762 ; 1.313 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.719 ; 1.270 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.689 ; 1.240 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.713 ; 1.264 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.723 ; 1.274 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.708 ; 1.259 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.736 ; 1.287 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.716 ; 1.267 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.762 ; 1.313 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.738 ; 1.289 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.702 ; 1.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.710 ; 1.261 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.700 ; 1.251 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.684 ; 1.235 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.678 ; 1.229 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.652 ; 1.203 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.662 ; 1.213 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.664 ; 1.215 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.707 ; 1.258 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.471 ; 0.835 ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 2.696 ; 3.298 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.950 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.377 ; -0.928 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.367 ; -0.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.391 ; -0.942 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.387 ; -0.938 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.397 ; -0.948 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.414 ; -0.965 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.441 ; -0.992 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.417 ; -0.968 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.929 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.931 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.940 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.930 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.914 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.357 ; -0.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.891 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.893 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.385 ; -0.936 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.114  ; 0.656  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 0.541  ; 0.046  ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.691  ; 1.619  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.603  ; 1.552  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.701  ; 1.629  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.682  ; 1.631  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.708  ; 1.636  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.773  ; 1.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.725  ; 1.653  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.793  ; 1.721  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.767  ; 1.695  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.681  ; 1.630  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.738  ; 1.666  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.748  ; 1.676  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.718  ; 1.646  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.656  ; 1.605  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.703  ; 1.631  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.906  ; 4.926  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.647 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.700 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.687  ; 7.152  ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.525  ; 4.556  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.887 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.941 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.495  ; 5.958  ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.594 ; 1.529 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.668 ; 1.575 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.693 ; 1.600 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.689 ; 1.596 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.654 ; 1.561 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.686 ; 1.593 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.594 ; 1.529 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.697 ; 1.604 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.715 ; 1.622 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.340 ; 1.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.414 ; 1.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.438 ; 1.345 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.434 ; 1.341 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.400 ; 1.307 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.431 ; 1.338 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.340 ; 1.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.459 ; 1.366 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.561     ; 1.626     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.607     ; 1.700     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.632     ; 1.725     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.628     ; 1.721     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.593     ; 1.686     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.625     ; 1.718     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.561     ; 1.626     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.636     ; 1.729     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.654     ; 1.747     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.306     ; 1.371     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.352     ; 1.445     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.376     ; 1.469     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.372     ; 1.465     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.338     ; 1.431     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.369     ; 1.462     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.306     ; 1.371     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.397     ; 1.490     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.835 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.497  ; 0.129 ; 4.962    ; 0.567   ; 4.621               ;
;  CLOCK2_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                             ; 15.379 ; 0.188 ; N/A      ; N/A     ; 9.268               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.497  ; 0.129 ; 4.962    ; 1.523   ; 4.621               ;
;  altera_reserved_tck                                  ; 46.076 ; 0.180 ; 47.723   ; 0.567   ; 49.303              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.372 ; 1.551 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.370 ; 1.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.416 ; 1.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.397 ; 1.576 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.332 ; 1.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.639 ; 1.833 ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 7.051 ; 7.289 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.802 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.377 ; -0.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.809 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.367 ; -0.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.391 ; -0.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.401 ; -0.798 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.387 ; -0.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.397 ; -0.793 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.414 ; -0.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.825 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.394 ; -0.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.441 ; -0.839 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.423 ; -0.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.417 ; -0.813 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.357 ; -0.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.736 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.385 ; -0.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.559  ; 1.383  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 0.541  ; 0.046  ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.118  ; 3.026  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 8.465  ; 8.729  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.277 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.352 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.471 ; 12.956 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.525  ; 4.556  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.887 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.941 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.495  ; 5.958  ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_RTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 1709       ; 0          ; 32       ; 2        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                  ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                             ; CLOCK_50                                             ; 630        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 176933     ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 1709       ; 0          ; 32       ; 2        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                  ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                             ; CLOCK_50                                             ; 630        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 176933     ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2425     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2425     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 90    ; 90   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Sep 08 09:50:39 2020
Info: Command: quartus_sta UART_Nios -c UART_Nios
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'uart_kernel/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.sdc'
Warning (332174): Ignored filter at uart_kernel_nios2_cpu.sdc(65): *uart_kernel_nios2_cpu:*|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper
Warning (332049): Ignored set_false_path at uart_kernel_nios2_cpu.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$uart_kernel_nios2_cpu_traceram_path*address*] -to [get_keepers *$uart_kernel_nios2_cpu_jtag_sr*]
Warning (332174): Ignored filter at uart_kernel_nios2_cpu.sdc(66): *uart_kernel_nios2_cpu:*|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at uart_kernel_nios2_cpu.sdc(66): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$uart_kernel_nios2_cpu_traceram_path*we_reg*] -to [get_keepers *$uart_kernel_nios2_cpu_jtag_sr*]
Warning (332174): Ignored filter at uart_kernel_nios2_cpu.sdc(70): *uart_kernel_nios2_cpu:*|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|d1_debugack could not be matched with a keeper
Warning (332049): Ignored set_false_path at uart_kernel_nios2_cpu.sdc(70): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$uart_kernel_nios2_cpu_oci_itrace_path|d1_debugack] -to [get_keepers *$uart_kernel_nios2_cpu_jtag_sr*]
Info (332104): Reading SDC File: 'UART_Nios.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -72.00 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.497               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.379               0.000 CLOCK_50 
    Info (332119):    46.076               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.406               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 4.962
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.962               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.723               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.220               0.000 altera_reserved_tck 
    Info (332119):     2.891               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.621               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.683               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.601 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.201               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.805               0.000 CLOCK_50 
    Info (332119):    46.525               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.364               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 5.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.407               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.040               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.120               0.000 altera_reserved_tck 
    Info (332119):     2.582               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.651               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.691               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.479               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.842 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.682               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.655               0.000 CLOCK_50 
    Info (332119):    48.400               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 7.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.321               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.173               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 altera_reserved_tck 
    Info (332119):     1.523               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.268               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.303               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.835 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Tue Sep 08 09:50:49 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


