Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb 28 22:59:07 2022
| Host         : DESKTOP-BGR9DV7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           19 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |              93 |           26 |
| Yes          | No                    | No                     |              77 |           40 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |             111 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |              Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+
| ~SPIClockGen/spi_clk        |                                         | SPI/clr                                  |                1 |              1 |         1.00 |
|  sclk_BUFG                  | MCU/Mem/BTNC                            |                                          |                1 |              1 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                         | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                         | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
| ~SPIClockGen/spi_clk        | SPI/FSM_onehot_cur[2]_i_1_n_0           | BTNC_IBUF                                |                1 |              3 |         3.00 |
| ~SPIClockGen/spi_clk        | SPI/shift                               | SPI/clr                                  |                1 |              4 |         4.00 |
|  sclk_BUFG                  | MCU/CUFSM/memRead1                      |                                          |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG              |                                         |                                          |                4 |              5 |         1.25 |
|  sclk_BUFG                  |                                         | DB/s_db_count[7]_i_1_n_0                 |                3 |              7 |         2.33 |
|  sclk_BUFG                  | MCU/CUFSM/E[0]                          |                                          |                4 |              8 |         2.00 |
|  sclk_BUFG                  | MCU/CUFSM/E[0]                          | MCU/Mem/ioIn_buffer[15]_i_1_n_0          |                2 |              8 |         4.00 |
|  sclk_BUFG                  | MCU/Mem/SPI_TDATA[7]_i_3_0              | MCU/Mem/memory_reg_bram_8_i_87_0         |                2 |              8 |         4.00 |
| ~SPI/CLK                    |                                         | SPI/clr                                  |                3 |              8 |         2.67 |
|  SSG_DISP/CathMod/s_clk_500 |                                         |                                          |                6 |              9 |         1.50 |
|  SPI/CLK                    |                                         | SPI/clr                                  |                3 |             12 |         4.00 |
|  sclk_BUFG                  |                                         |                                          |                9 |             13 |         1.44 |
|  sclk_BUFG                  | MCU/Mem/SPI_TDATA[7]_i_5_1              | MCU/Mem/memory_reg_bram_8_i_87_2         |               10 |             16 |         1.60 |
|  sclk_BUFG                  | MCU/Mem/SPI_TDATA[7]_i_5_0              | MCU/Mem/memory_reg_bram_8_i_87_1         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG              |                                         | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  sclk_BUFG                  | MCU/Mem/BTNC                            | MCU/Mem/memory_reg_mux_sel_reg_7_16      |               12 |             31 |         2.58 |
|  CLK_IBUF_BUFG              |                                         | SPIClockGen/SCLK                         |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG              |                                         | clkDIv/sclk_0                            |                8 |             31 |         3.88 |
|  sclk_BUFG                  | MCU/CUFSM/FSM_sequential_PS_reg[0]_0[0] | BTNC_IBUF                                |               21 |             32 |         1.52 |
|  sclk_BUFG                  | MCU/CUFSM/FSM_sequential_PS_reg[0]_1[0] |                                          |               21 |             32 |         1.52 |
|  sclk_BUFG                  | ram_reg_r1_0_31_6_11_i_72_n_0           |                                          |               11 |             32 |         2.91 |
|  sclk_BUFG                  | MCU/Mem/regWrite                        |                                          |               11 |             88 |         8.00 |
+-----------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+


