V 50
K _ Q18_Q36
Y 1
D 0 0 230 140
Z 10
i 9
P 1 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 reset
A 0 110 10 0 2 0 PINTYPE=IN
P 2 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 datain[15:0]
A 0 90 10 0 2 0 PINTYPE=IN
P 3 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 load
A 0 70 10 0 2 0 PINTYPE=IN
P 4 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 clk
A 0 50 10 0 2 0 PINTYPE=IN
P 5 230 100 210 100 0 3 0
L 170 100 10 0 2 0 1 0 Q1Q8
A 210 110 10 0 2 0 PINTYPE=OUT
P 6 230 80 210 80 0 3 0
L 170 80 10 0 2 0 1 0 Q3Q6
A 210 90 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=Q18_Q36
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/Q18_Q36.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=Q18_Q36
U 20 -40 10 0 3 0 PINORDER=reset datain[15:0] load clk Q1Q8 Q3Q6 
b 20 20 210 120
E
