{"vcs1":{"timestamp_begin":1730255289.421409993, "rt":2.14, "ut":0.77, "st":0.31}}
{"vcselab":{"timestamp_begin":1730255291.646912296, "rt":1.73, "ut":0.24, "st":0.20}}
{"link":{"timestamp_begin":1730255293.454051630, "rt":0.39, "ut":0.11, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730255288.743942882}
{"VCS_COMP_START_TIME": 1730255288.743942882}
{"VCS_COMP_END_TIME": 1730255295.593363935}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333900}}
{"stitch_vcselab": {"peak_mem": 231596}}
