

================================================================
== Vitis HLS Report for 'chal2'
================================================================
* Date:           Mon Nov 17 18:42:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40240|    40523|  0.201 ms|  0.203 ms|  40240|  40523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_shake_extensible_fu_193  |shake_extensible  |      169|      452|  0.845 us|  2.260 us|  169|  452|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2  |    40065|    40065|         3|          1|          1|  40064|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      249|     -|
|FIFO                 |        -|      -|      677|      373|     -|
|Instance             |        -|      -|    34777|   209851|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      222|     -|
|Register             |        -|      -|      311|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|    35765|   210695|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        4|       48|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        1|       12|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +---------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |bitset_64ns_64ns_6ns_1ns_64_1_1_U1903  |bitset_64ns_64ns_6ns_1ns_64_1_1  |        0|   0|      0|     144|    0|
    |grp_shake_extensible_fu_193            |shake_extensible                 |        0|   0|  34777|  209707|    0|
    +---------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |Total                                  |                                 |        0|   0|  34777|  209851|    0|
    +---------------------------------------+---------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |endDigestStrm_internal_fifo_U  |        0|    8|   0|    -|     2|    1|        2|
    |endMsgLenStrm_fifo_U           |        0|    8|   0|    -|     2|    1|        2|
    |endOutLenStrm_fifo_U           |        0|    8|   0|    -|     2|    1|        2|
    |msgLenStrm_fifo_U              |        0|  260|   0|    -|     2|  128|      256|
    |msgStrm_fifo_U                 |        0|  133|   0|    -|     2|   64|      128|
    |outLenStrm_fifo_U              |        0|  260|   0|    -|     2|  128|      256|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                          |        0|  677|   0|    0|    12|  323|      646|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_1_fu_260_p2                   |         +|   0|  0|  17|          10|           1|
    |add_ln67_fu_234_p2                     |         +|   0|  0|  23|          16|           1|
    |bit_idx_fu_290_p2                      |         +|   0|  0|  23|          16|          16|
    |j_1_fu_302_p2                          |         +|   0|  0|  14|           7|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln67_fu_228_p2                    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln70_1_fu_308_p2                  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln70_fu_246_p2                    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln73_fu_296_p2                    |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state6                        |        or|   0|  0|   2|           1|           1|
    |select_ln67_fu_266_p3                  |    select|   0|  0|  10|           1|          10|
    |select_ln68_1_fu_332_p3                |    select|   0|  0|  63|           1|           1|
    |select_ln68_fu_252_p3                  |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |       xor|   0|  0|   2|           2|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 249|         107|          88|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |d_strm_cp_blk_n               |   9|          2|    1|          2|
    |endDigestStrm_internal_write  |   9|          2|    1|          2|
    |endMsgLenStrm_din             |  14|          3|    1|          3|
    |endMsgLenStrm_read            |   9|          2|    1|          2|
    |endOutLenStrm_din             |  14|          3|    1|          3|
    |endOutLenStrm_read            |   9|          2|    1|          2|
    |i_03_fu_108                   |   9|          2|   10|         20|
    |indvar_flatten_fu_112         |   9|          2|   16|         32|
    |j_fu_104                      |   9|          2|    7|         14|
    |msgLenStrm_read               |   9|          2|    1|          2|
    |msgStrm_din                   |  20|          4|   64|        256|
    |msgStrm_read                  |   9|          2|    1|          2|
    |outLenStrm_read               |   9|          2|    1|          2|
    |word_fu_100                   |  14|          3|   64|        192|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 222|         47|  174|        548|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    7|   0|    7|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ch1_val_read_reg_403                      |  128|   0|  128|          0|
    |grp_shake_extensible_fu_193_ap_start_reg  |    1|   0|    1|          0|
    |i_03_fu_108                               |   10|   0|   10|          0|
    |icmp_ln70_1_reg_462                       |    1|   0|    1|          0|
    |icmp_ln70_1_reg_462_pp0_iter1_reg         |    1|   0|    1|          0|
    |icmp_ln70_reg_448                         |    1|   0|    1|          0|
    |icmp_ln73_reg_458                         |    1|   0|    1|          0|
    |indvar_flatten_fu_112                     |   16|   0|   16|          0|
    |j_fu_104                                  |    7|   0|    7|          0|
    |p_0_reg_466                               |   64|   0|   64|          0|
    |trunc_ln70_reg_453                        |    6|   0|    6|          0|
    |word_fu_100                               |   64|   0|   64|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  311|   0|  311|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|         chal2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|         chal2|  return value|
|d_strm_cp_dout            |   in|    1|     ap_fifo|     d_strm_cp|       pointer|
|d_strm_cp_empty_n         |   in|    1|     ap_fifo|     d_strm_cp|       pointer|
|d_strm_cp_read            |  out|    1|     ap_fifo|     d_strm_cp|       pointer|
|d_strm_cp_num_data_valid  |   in|    3|     ap_fifo|     d_strm_cp|       pointer|
|d_strm_cp_fifo_cap        |   in|    3|     ap_fifo|     d_strm_cp|       pointer|
|ch1_val                   |   in|  128|   ap_stable|       ch1_val|        scalar|
|ch2_strm_din              |  out|  128|     ap_fifo|      ch2_strm|       pointer|
|ch2_strm_full_n           |   in|    1|     ap_fifo|      ch2_strm|       pointer|
|ch2_strm_write            |  out|    1|     ap_fifo|      ch2_strm|       pointer|
|ch2_strm_num_data_valid   |   in|    3|     ap_fifo|      ch2_strm|       pointer|
|ch2_strm_fifo_cap         |   in|    3|     ap_fifo|      ch2_strm|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

