<profile>

<section name = "Vitis HLS Report for 'run'" level="0">
<item name = "Date">Wed Oct 12 10:20:19 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">detector_solid</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">18.00 ns, 13.694 ns, 4.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1280, 36.000 ns, 23.040 us, 3, 1281, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_runTestAfterInit_fu_1105">runTestAfterInit, 73, 1277, 1.314 us, 22.986 us, 74, 1278, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 200, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 22, 13550, 19531, 0</column>
<column name="Memory">48, -, 8, 8, 0</column>
<column name="Multiplexer">-, -, -, 1498, -</column>
<column name="Register">-, -, 1584, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">22, 10, 14, 39, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 16, 0, 1884, 3462, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="mux_21_32_1_1_U224">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U225">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U226">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U227">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U228">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U229">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="grp_runTestAfterInit_fu_1105">runTestAfterInit, 0, 22, 10045, 13692, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="n_regions_V_U">n_regions_V_RAM_AUTO_1R1W, 0, 8, 8, 0, 64, 8, 1, 512</column>
<column name="regions_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="regions_2_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="regions_4_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="regions_1_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="regions_3_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="regions_5_U">regions_RAM_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln715_fu_1289_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln730_fu_1221_p2">+, 0, 0, 12, 12, 12</column>
<column name="ap_block_state3_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="grp_runTestAfterInit_fu_1105_failedTask_ap_ack">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_runTestAfterInit_fu_1105_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_runTestAfterInit_fu_1105_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="or_ln715_1_fu_1327_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln715_2_fu_1343_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln715_3_fu_1359_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln715_4_fu_1375_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln715_5_fu_1391_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln715_6_fu_1407_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln715_fu_1311_p2">or, 0, 0, 12, 12, 1</column>
<column name="or_ln730_1_fu_1755_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln730_2_fu_1770_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln730_3_fu_1785_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln730_4_fu_1800_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln730_5_fu_1815_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln730_6_fu_1830_p2">or, 0, 0, 12, 12, 3</column>
<column name="or_ln730_fu_1243_p2">or, 0, 0, 12, 12, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="n_regions_V_address0">20, 4, 6, 24</column>
<column name="n_regions_V_ce0">14, 3, 1, 3</column>
<column name="n_regions_V_d0">14, 3, 8, 24</column>
<column name="n_regions_V_we0">14, 3, 1, 3</column>
<column name="n_regions_in_o">9, 2, 8, 16</column>
<column name="regions_1_address0">53, 10, 12, 120</column>
<column name="regions_1_address1">53, 10, 12, 120</column>
<column name="regions_1_ce0">14, 3, 1, 3</column>
<column name="regions_1_ce1">14, 3, 1, 3</column>
<column name="regions_1_d0">31, 6, 32, 192</column>
<column name="regions_1_d1">31, 6, 32, 192</column>
<column name="regions_1_we0">14, 3, 1, 3</column>
<column name="regions_1_we1">14, 3, 1, 3</column>
<column name="regions_2_address0">53, 10, 12, 120</column>
<column name="regions_2_address1">53, 10, 12, 120</column>
<column name="regions_2_ce0">14, 3, 1, 3</column>
<column name="regions_2_ce1">14, 3, 1, 3</column>
<column name="regions_2_d0">31, 6, 32, 192</column>
<column name="regions_2_d1">31, 6, 32, 192</column>
<column name="regions_2_we0">14, 3, 1, 3</column>
<column name="regions_2_we1">14, 3, 1, 3</column>
<column name="regions_3_address0">53, 10, 12, 120</column>
<column name="regions_3_address1">53, 10, 12, 120</column>
<column name="regions_3_ce0">14, 3, 1, 3</column>
<column name="regions_3_ce1">14, 3, 1, 3</column>
<column name="regions_3_d0">31, 6, 32, 192</column>
<column name="regions_3_d1">31, 6, 32, 192</column>
<column name="regions_3_we0">14, 3, 1, 3</column>
<column name="regions_3_we1">14, 3, 1, 3</column>
<column name="regions_4_address0">53, 10, 12, 120</column>
<column name="regions_4_address1">53, 10, 12, 120</column>
<column name="regions_4_ce0">14, 3, 1, 3</column>
<column name="regions_4_ce1">14, 3, 1, 3</column>
<column name="regions_4_d0">31, 6, 32, 192</column>
<column name="regions_4_d1">31, 6, 32, 192</column>
<column name="regions_4_we0">14, 3, 1, 3</column>
<column name="regions_4_we1">14, 3, 1, 3</column>
<column name="regions_5_address0">53, 10, 12, 120</column>
<column name="regions_5_address1">53, 10, 12, 120</column>
<column name="regions_5_ce0">14, 3, 1, 3</column>
<column name="regions_5_ce1">14, 3, 1, 3</column>
<column name="regions_5_d0">31, 6, 32, 192</column>
<column name="regions_5_d1">31, 6, 32, 192</column>
<column name="regions_5_we0">14, 3, 1, 3</column>
<column name="regions_5_we1">14, 3, 1, 3</column>
<column name="regions_address0">53, 10, 12, 120</column>
<column name="regions_address1">53, 10, 12, 120</column>
<column name="regions_ce0">14, 3, 1, 3</column>
<column name="regions_ce1">14, 3, 1, 3</column>
<column name="regions_d0">31, 6, 32, 192</column>
<column name="regions_d1">31, 6, 32, 192</column>
<column name="regions_we0">14, 3, 1, 3</column>
<column name="regions_we1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_runTestAfterInit_fu_1105_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_runTestAfterInit_fu_1105_ap_ready">1, 0, 1, 0</column>
<column name="bitcast_ln715_10_reg_2291">32, 0, 32, 0</column>
<column name="bitcast_ln715_11_reg_2297">32, 0, 32, 0</column>
<column name="bitcast_ln715_12_reg_2303">32, 0, 32, 0</column>
<column name="bitcast_ln715_13_reg_2309">32, 0, 32, 0</column>
<column name="bitcast_ln715_14_reg_2315">32, 0, 32, 0</column>
<column name="bitcast_ln715_15_reg_2321">32, 0, 32, 0</column>
<column name="bitcast_ln715_18_reg_2327">32, 0, 32, 0</column>
<column name="bitcast_ln715_19_reg_2333">32, 0, 32, 0</column>
<column name="bitcast_ln715_20_reg_2339">32, 0, 32, 0</column>
<column name="bitcast_ln715_21_reg_2345">32, 0, 32, 0</column>
<column name="bitcast_ln715_22_reg_2351">32, 0, 32, 0</column>
<column name="bitcast_ln715_23_reg_2357">32, 0, 32, 0</column>
<column name="bitcast_ln715_2_reg_2255">32, 0, 32, 0</column>
<column name="bitcast_ln715_3_reg_2261">32, 0, 32, 0</column>
<column name="bitcast_ln715_4_reg_2267">32, 0, 32, 0</column>
<column name="bitcast_ln715_5_reg_2273">32, 0, 32, 0</column>
<column name="bitcast_ln715_6_reg_2279">32, 0, 32, 0</column>
<column name="bitcast_ln715_7_reg_2285">32, 0, 32, 0</column>
<column name="grp_runTestAfterInit_fu_1105_ap_start_reg">1, 0, 1, 0</column>
<column name="inputAOV_read_reg_1980">64, 0, 64, 0</column>
<column name="n_regions_in_o_preg">8, 0, 8, 0</column>
<column name="regions_1_addr_10_reg_2105">9, 0, 12, 3</column>
<column name="regions_1_addr_11_reg_2110">9, 0, 12, 3</column>
<column name="regions_1_addr_12_reg_2115">9, 0, 12, 3</column>
<column name="regions_1_addr_13_reg_2120">9, 0, 12, 3</column>
<column name="regions_1_addr_14_reg_2125">9, 0, 12, 3</column>
<column name="regions_1_addr_15_reg_2130">9, 0, 12, 3</column>
<column name="regions_2_addr_2_reg_2135">9, 0, 12, 3</column>
<column name="regions_2_addr_3_reg_2140">9, 0, 12, 3</column>
<column name="regions_2_addr_4_reg_2145">9, 0, 12, 3</column>
<column name="regions_2_addr_5_reg_2150">9, 0, 12, 3</column>
<column name="regions_2_addr_6_reg_2155">9, 0, 12, 3</column>
<column name="regions_2_addr_7_reg_2160">9, 0, 12, 3</column>
<column name="regions_3_addr_10_reg_2165">9, 0, 12, 3</column>
<column name="regions_3_addr_11_reg_2170">9, 0, 12, 3</column>
<column name="regions_3_addr_12_reg_2175">9, 0, 12, 3</column>
<column name="regions_3_addr_13_reg_2180">9, 0, 12, 3</column>
<column name="regions_3_addr_14_reg_2185">9, 0, 12, 3</column>
<column name="regions_3_addr_15_reg_2190">9, 0, 12, 3</column>
<column name="regions_4_addr_2_reg_2195">9, 0, 12, 3</column>
<column name="regions_4_addr_3_reg_2200">9, 0, 12, 3</column>
<column name="regions_4_addr_4_reg_2205">9, 0, 12, 3</column>
<column name="regions_4_addr_5_reg_2210">9, 0, 12, 3</column>
<column name="regions_4_addr_6_reg_2215">9, 0, 12, 3</column>
<column name="regions_4_addr_7_reg_2220">9, 0, 12, 3</column>
<column name="regions_5_addr_10_reg_2225">9, 0, 12, 3</column>
<column name="regions_5_addr_11_reg_2230">9, 0, 12, 3</column>
<column name="regions_5_addr_12_reg_2235">9, 0, 12, 3</column>
<column name="regions_5_addr_13_reg_2240">9, 0, 12, 3</column>
<column name="regions_5_addr_14_reg_2245">9, 0, 12, 3</column>
<column name="regions_5_addr_15_reg_2250">9, 0, 12, 3</column>
<column name="regions_addr_2_reg_2075">9, 0, 12, 3</column>
<column name="regions_addr_3_reg_2080">9, 0, 12, 3</column>
<column name="regions_addr_4_reg_2085">9, 0, 12, 3</column>
<column name="regions_addr_5_reg_2090">9, 0, 12, 3</column>
<column name="regions_addr_6_reg_2095">9, 0, 12, 3</column>
<column name="regions_addr_7_reg_2100">9, 0, 12, 3</column>
<column name="shl_ln730_reg_1995">9, 0, 12, 3</column>
<column name="tmp_43_reg_2423">32, 0, 32, 0</column>
<column name="tmp_44_reg_2428">32, 0, 32, 0</column>
<column name="tmp_45_reg_2513">32, 0, 32, 0</column>
<column name="tmp_46_reg_2518">32, 0, 32, 0</column>
<column name="tmp_47_reg_2603">32, 0, 32, 0</column>
<column name="tmp_48_reg_2608">32, 0, 32, 0</column>
<column name="tmp_51_reg_2433">32, 0, 32, 0</column>
<column name="tmp_52_reg_2438">32, 0, 32, 0</column>
<column name="tmp_53_reg_2523">32, 0, 32, 0</column>
<column name="tmp_54_reg_2528">32, 0, 32, 0</column>
<column name="tmp_55_reg_2613">32, 0, 32, 0</column>
<column name="tmp_56_reg_2618">32, 0, 32, 0</column>
<column name="tmp_59_reg_2443">32, 0, 32, 0</column>
<column name="tmp_60_reg_2448">32, 0, 32, 0</column>
<column name="tmp_61_reg_2533">32, 0, 32, 0</column>
<column name="tmp_62_reg_2538">32, 0, 32, 0</column>
<column name="tmp_63_reg_2623">32, 0, 32, 0</column>
<column name="tmp_64_reg_2628">32, 0, 32, 0</column>
<column name="trunc_ln650_reg_1985">1, 0, 1, 0</column>
<column name="zext_ln587_reg_2070">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 11, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 11, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, run, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, run, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, run, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="failedTask">out, 8, ap_hs, failedTask, pointer</column>
<column name="failedTask_ap_vld">out, 1, ap_hs, failedTask, pointer</column>
<column name="failedTask_ap_ack">in, 1, ap_hs, failedTask, pointer</column>
</table>
</item>
</section>
</profile>
