This folder contains an Ethternet controller implementation
based on the MAC module 'eth_mac_1g_rgmii_fifo' from
https://github.com/alexforencich/verilog-ethernet.

Several changes have been made to allow synthesis on both FPGA/ASIC.
