============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Feb 05 2024  11:59:39 pm
  Module:                 fifo
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance                       Module                   Cell Count  Cell Area  Net Area   Total Area  Wireload  
---------------------------------------------------------------------------------------------------------------------
fifo                                                                376  51293.691   205.852    51499.543 70000 (S)  
  u_fifo_empty     fifo_empty_ADDRSIZE4                              32   1138.400     6.987     1145.387  4000 (S)  
  u_fifo_full      fifo_full_ADDRSIZE4                               35   1132.130     7.374     1139.504  4000 (S)  
  u_fifo_mem       fifo_mem_DATASIZE8_ADDRSIZE4_MEM_DEPTH16         259  13761.080   123.187    13884.267 16000 (S)  
  u_rd_reset_sync  reset_sync                                         2    131.720     0.130      131.850  4000 (S)  
  u_sync_rd2wr_clx sync_ptr_clx_ADDRSIZE4                            10    658.600     0.649      659.249  4000 (S)  
  u_sync_wr2rd_clx sync_ptr_clx_ADDRSIZE4_34                         10    658.600     0.649      659.249  4000 (S)  
  u_wr_reset_sync  reset_sync_33                                      2    131.720     0.130      131.850  4000 (S)  
  (S) = wireload was automatically selected
