// Seed: 493109457
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9
    , id_25,
    input wand id_10,
    input supply0 id_11,
    input wire id_12,
    output supply0 id_13,
    input supply0 id_14,
    output tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    output tri id_18,
    input supply0 id_19,
    input tri id_20,
    output wire id_21,
    input wor id_22,
    input tri0 id_23
);
  assign id_25 = id_11;
  assign id_13 = -1;
  assign id_7  = id_20;
  wire  id_26;
  wire  id_27;
  logic id_28;
  ;
  wire id_29;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply0 id_1
);
  wire  id_3;
  logic id_4;
  wire  id_5;
  ;
  always_comb @(posedge id_4);
  logic id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_21 = 0;
endmodule
