// Seed: 3873641982
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  parameter [-1 'b0 -  -1 'b0 : 1 'h0] id_13 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    output logic id_5
);
  logic id_7;
  for (id_8 = id_7; id_3; id_5 = -1) begin : LABEL_0
    assign id_8 = "";
  end
  wire id_9;
  static logic id_10;
  ;
  logic id_11 = id_3;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10
  );
endmodule
