Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 11 12:02:18 2025
| Host         : DESKTOP-4KALS5N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hs_dual_da_hdmi_top_timing_summary_routed.rpt -pb hs_dual_da_hdmi_top_timing_summary_routed.pb -rpx hs_dual_da_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hs_dual_da_hdmi_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.754        0.000                      0                 2933        0.107        0.000                      0                 2933        7.000        0.000                       0                  1482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          
usb_clk_60m           {0.000 8.334}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out3_clk_wiz_0       39.304        0.000                      0                 1235        0.107        0.000                      0                 1235       24.500        0.000                       0                   563  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  
usb_clk_60m                 4.754        0.000                      0                 1673        0.117        0.000                      0                 1673        7.833        0.000                       0                   915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
usb_clk_60m         clk_out3_clk_wiz_0        8.355        0.000                      0                    3        2.257        0.000                      0                    3  
clk_out3_clk_wiz_0  usb_clk_60m              12.339        0.000                      0                   22        0.411        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.304ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 2.864ns (26.907%)  route 7.780ns (73.093%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 48.990 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.991 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.991    u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.171 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[19]_i_4/O[0]
                         net (fo=1, routed)           0.657     9.828    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]_0[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.249    10.077 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    10.077    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[16]_i_1_n_0
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    48.990    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[16]/C
                         clock pessimism              0.418    49.408    
                         clock uncertainty           -0.099    49.309    
    SLICE_X42Y29         FDCE (Setup_fdce_C_D)        0.072    49.381    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         49.381    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 39.304    

Slack (MET) :             39.310ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 2.701ns (25.496%)  route 7.893ns (74.504%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     9.004 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.770     9.774    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]_0[2]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.253    10.027 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    10.027    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[14]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[14]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.032    49.337    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 39.310    

Slack (MET) :             39.325ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.616ns  (logic 2.778ns (26.167%)  route 7.838ns (73.833%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503     9.054 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.715     9.769    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]_0[3]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.280    10.049 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    10.049    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[15]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.069    49.374    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         49.374    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                 39.325    

Slack (MET) :             39.411ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.542ns  (logic 2.888ns (27.396%)  route 7.654ns (72.604%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 48.990 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.991 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.991    u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.191 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[19]_i_4/O[2]
                         net (fo=1, routed)           0.531     9.722    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]_0[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.253     9.975 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[18]_i_1/O
                         net (fo=1, routed)           0.000     9.975    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[18]_i_1_n_0
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    48.990    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[18]/C
                         clock pessimism              0.418    49.408    
                         clock uncertainty           -0.099    49.309    
    SLICE_X42Y29         FDCE (Setup_fdce_C_D)        0.076    49.385    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         49.385    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 39.411    

Slack (MET) :             39.415ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.568ns  (logic 2.973ns (28.133%)  route 7.595ns (71.867%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 48.990 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.991 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.991    u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.251 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[19]_i_4/O[3]
                         net (fo=1, routed)           0.471     9.723    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]_0[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.278    10.001 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[19]_i_2/O
                         net (fo=1, routed)           0.000    10.001    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[19]_i_2_n_0
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    48.990    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]/C
                         clock pessimism              0.418    49.408    
                         clock uncertainty           -0.099    49.309    
    SLICE_X42Y29         FDCE (Setup_fdce_C_D)        0.106    49.415    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         49.415    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 39.415    

Slack (MET) :             39.415ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 2.970ns (28.107%)  route 7.597ns (71.894%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 48.990 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.991 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.991    u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.256 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[19]_i_4/O[1]
                         net (fo=1, routed)           0.474     9.730    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[19]_0[1]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.270    10.000 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    10.000    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[17]_i_1_n_0
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    48.990    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X42Y29         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[17]/C
                         clock pessimism              0.418    49.408    
                         clock uncertainty           -0.099    49.309    
    SLICE_X42Y29         FDCE (Setup_fdce_C_D)        0.106    49.415    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         49.415    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                 39.415    

Slack (MET) :             39.545ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 2.602ns (25.028%)  route 7.794ns (74.972%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     8.894 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.671     9.565    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]_0[1]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.264     9.829 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     9.829    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[13]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[13]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.069    49.374    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         49.374    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 39.545    

Slack (MET) :             39.578ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.326ns  (logic 2.451ns (23.736%)  route 7.875ns (76.264%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     7.625 r  data_shift_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.669     8.294    u_hs_dual_da/u_da_wave_send/p_0_in[6]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.257     8.551 r  u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7/O
                         net (fo=1, routed)           0.000     8.551    u_hs_dual_da/u_da_wave_send/data_shift[15]_i_7_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.758 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.752     9.510    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[15]_0[0]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.249     9.759 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[12]_i_1/O
                         net (fo=1, routed)           0.000     9.759    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[12]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[12]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.032    49.337    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 39.578    

Slack (MET) :             39.964ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.977ns  (logic 2.207ns (22.121%)  route 7.770ns (77.879%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.282 r  data_shift_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.664     7.946    u_hs_dual_da/u_da_wave_send/p_0_in[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.250     8.196 r  u_hs_dual_da/u_da_wave_send/data_shift[11]_i_5/O
                         net (fo=1, routed)           0.000     8.196    u_hs_dual_da/u_da_wave_send/data_shift[11]_i_5_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     8.491 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.652     9.143    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]_0[3]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.267     9.410 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[11]_i_1/O
                         net (fo=1, routed)           0.000     9.410    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[11]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.069    49.374    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         49.374    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 39.964    

Slack (MET) :             40.354ns  (required time - arrival time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out3_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 2.105ns (22.046%)  route 7.443ns (77.954%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 48.986 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.379    -0.188 f  filter_level_reg[1]/Q
                         net (fo=14, routed)          5.647     5.459    filter_level_reg_n_0_[1]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  data_shift[15]_i_15/O
                         net (fo=1, routed)           0.000     5.564    data_shift[15]_i_15_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     6.044 r  data_shift_reg[15]_i_8/O[2]
                         net (fo=2, routed)           0.807     6.851    filter_offset[10]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.244     7.095 r  data_shift[15]_i_11/O
                         net (fo=1, routed)           0.000     7.095    data_shift[15]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.282 r  data_shift_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.664     7.946    u_hs_dual_da/u_da_wave_send/p_0_in[4]
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.250     8.196 r  u_hs_dual_da/u_da_wave_send/data_shift[11]_i_5/O
                         net (fo=1, routed)           0.000     8.196    u_hs_dual_da/u_da_wave_send/data_shift[11]_i_5_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     8.403 r  u_hs_dual_da/u_da_wave_send/data_shift_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.326     8.728    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[11]_0[2]
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.253     8.981 r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[10]_i_1/O
                         net (fo=1, routed)           0.000     8.981    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift[10]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    48.986    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X40Y26         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[10]/C
                         clock pessimism              0.418    49.404    
                         clock uncertainty           -0.099    49.305    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.030    49.335    u_hs_dual_da/u_seg_led/u_binary2bcd/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         49.335    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 40.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.176%)  route 0.439ns (72.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.562    -0.577    u_hs_dual_da/u_mnist_tx_controller/clk_out3
    SLICE_X38Y52         FDCE                                         r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[10]/Q
                         net (fo=26, routed)          0.439     0.026    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.875    -0.772    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.264    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.081    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.210ns (43.298%)  route 0.275ns (56.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.561    -0.578    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X38Y39         FDPE                                         r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/Q
                         net (fo=33, routed)          0.275    -0.139    u_hs_dual_da/u_key2_debounce/p_0_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.046    -0.093 r  u_hs_dual_da/u_key2_debounce/debounce_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_hs_dual_da/u_key2_debounce/debounce_cnt[29]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.828    -0.819    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X33Y37         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[29]/C
                         clock pessimism              0.503    -0.316    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.107    -0.209    u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.181%)  route 0.275ns (56.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.561    -0.578    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X38Y39         FDPE                                         r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/Q
                         net (fo=33, routed)          0.275    -0.139    u_hs_dual_da/u_key2_debounce/p_0_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.094 r  u_hs_dual_da/u_key2_debounce/debounce_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    u_hs_dual_da/u_key2_debounce/debounce_cnt[26]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.828    -0.819    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X33Y37         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[26]/C
                         clock pessimism              0.503    -0.316    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.091    -0.225    u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.830%)  route 0.471ns (74.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.562    -0.577    u_hs_dual_da/u_mnist_tx_controller/clk_out3
    SLICE_X38Y51         FDCE                                         r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[3]/Q
                         net (fo=26, routed)          0.471     0.058    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.872    -0.775    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.272    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.089    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.643%)  route 0.476ns (74.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.562    -0.577    u_hs_dual_da/u_mnist_tx_controller/clk_out3
    SLICE_X38Y51         FDCE                                         r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[5]/Q
                         net (fo=26, routed)          0.476     0.062    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y10         RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.872    -0.775    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.272    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.089    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.213ns (40.915%)  route 0.308ns (59.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.561    -0.578    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X38Y39         FDPE                                         r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/Q
                         net (fo=33, routed)          0.308    -0.107    u_hs_dual_da/u_key2_debounce/p_0_in
    SLICE_X33Y35         LUT4 (Prop_lut4_I2_O)        0.049    -0.058 r  u_hs_dual_da/u_key2_debounce/debounce_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    u_hs_dual_da/u_key2_debounce/debounce_cnt[20]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.827    -0.820    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X33Y35         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[20]/C
                         clock pessimism              0.503    -0.317    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.107    -0.210    u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_key2_debounce/key_state_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_key2_debounce/press_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.486%)  route 0.338ns (64.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.558    -0.581    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X33Y33         FDPE                                         r  u_hs_dual_da/u_key2_debounce/key_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.440 f  u_hs_dual_da/u_key2_debounce/key_state_reg/Q
                         net (fo=63, routed)          0.338    -0.102    u_hs_dual_da/u_key2_debounce/key_state_reg_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.057 r  u_hs_dual_da/u_key2_debounce/press_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    u_hs_dual_da/u_key2_debounce/p_1_in[16]
    SLICE_X36Y32         FDCE                                         r  u_hs_dual_da/u_key2_debounce/press_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.824    -0.823    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X36Y32         FDCE                                         r  u_hs_dual_da/u_key2_debounce/press_cnt_reg[16]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.107    -0.213    u_hs_dual_da/u_key2_debounce/press_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_seg_led/u_binary2bcd/bcd_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_seg_led/bcd_data_t_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.564    -0.575    u_hs_dual_da/u_seg_led/u_binary2bcd/clk_out3
    SLICE_X39Y47         FDCE                                         r  u_hs_dual_da/u_seg_led/u_binary2bcd/bcd_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_hs_dual_da/u_seg_led/u_binary2bcd/bcd_data_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.324    u_hs_dual_da/u_seg_led/bcd_data[19]
    SLICE_X39Y48         FDCE                                         r  u_hs_dual_da/u_seg_led/bcd_data_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.833    -0.814    u_hs_dual_da/u_seg_led/clk_out3
    SLICE_X39Y48         FDCE                                         r  u_hs_dual_da/u_seg_led/bcd_data_t_reg[19]/C
                         clock pessimism              0.255    -0.559    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.075    -0.484    u_hs_dual_da/u_seg_led/bcd_data_t_reg[19]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.458%)  route 0.308ns (59.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.561    -0.578    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X38Y39         FDPE                                         r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  u_hs_dual_da/u_key2_debounce/key_sync_reg[1]/Q
                         net (fo=33, routed)          0.308    -0.107    u_hs_dual_da/u_key2_debounce/p_0_in
    SLICE_X33Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.062 r  u_hs_dual_da/u_key2_debounce/debounce_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    u_hs_dual_da/u_key2_debounce/debounce_cnt[19]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.827    -0.820    u_hs_dual_da/u_key2_debounce/clk_out3
    SLICE_X33Y35         FDCE                                         r  u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[19]/C
                         clock pessimism              0.503    -0.317    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.092    -0.225    u_hs_dual_da/u_key2_debounce/debounce_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.148ns (24.259%)  route 0.462ns (75.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.562    -0.577    u_hs_dual_da/u_mnist_tx_controller/clk_out3
    SLICE_X38Y51         FDCE                                         r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.429 r  u_hs_dual_da/u_mnist_tx_controller/rom_index_reg[8]/Q
                         net (fo=26, routed)          0.462     0.033    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.875    -0.772    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.264    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.134    u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         50.000      47.611     RAMB36_X0Y5      u_hs_dual_da/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         50.000      47.611     RAMB36_X0Y6      u_hs_dual_da/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y16     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y16     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y15     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y15     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y14     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y14     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y10     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y10     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y50     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_27_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y48     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_63_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y64     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_75_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y64     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_75_cooolDelFlop/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X45Y24     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X45Y26     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X45Y26     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X45Y27     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X45Y27     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X45Y27     u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X44Y70     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X44Y70     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y50     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_27_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X14Y44     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X14Y44     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X14Y70     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_51_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y48     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_63_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y48     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_63_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y64     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_75_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X48Y64     u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u_hs_dual_da/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_75_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk_60m
  To Clock:  usb_clk_60m

Setup :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[5]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 3.717ns (70.961%)  route 1.521ns (29.039%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.431     4.639    u_usb_tx/CLK
    SLICE_X65Y32         FDCE                                         r  u_usb_tx/usb_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.379     5.018 r  u_usb_tx/usb_data_reg_reg[5]/Q
                         net (fo=1, routed)           1.521     6.539    usb_data_OBUF[5]
    AB1                  OBUFT (Prop_obuft_I_O)       3.338     9.877 r  usb_data_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     9.877    usb_data[5]
    AB1                                                               r  usb_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[2]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 3.714ns (71.348%)  route 1.491ns (28.652%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.431     4.639    u_usb_tx/CLK
    SLICE_X65Y32         FDCE                                         r  u_usb_tx/usb_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.379     5.018 r  u_usb_tx/usb_data_reg_reg[2]/Q
                         net (fo=1, routed)           1.491     6.510    usb_data_OBUF[2]
    AB3                  OBUFT (Prop_obuft_I_O)       3.335     9.845 r  usb_data_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.845    usb_data[2]
    AB3                                                               r  usb_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[0]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 3.812ns (73.365%)  route 1.384ns (26.635%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.426     4.634    u_usb_tx/CLK
    SLICE_X65Y28         FDCE                                         r  u_usb_tx/usb_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.348     4.982 r  u_usb_tx/usb_data_reg_reg[0]/Q
                         net (fo=1, routed)           1.384     6.366    usb_data_OBUF[0]
    AB5                  OBUFT (Prop_obuft_I_O)       3.464     9.830 r  usb_data_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.830    usb_data[0]
    AB5                                                               r  usb_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_wr_n_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[7]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 3.797ns (73.411%)  route 1.375ns (26.589%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.436     4.644    u_usb_tx/CLK
    SLICE_X64Y36         FDPE                                         r  u_usb_tx/usb_wr_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.433     5.077 f  u_usb_tx/usb_wr_n_reg_reg/Q
                         net (fo=1, routed)           1.375     6.453    usb_data_TRI[0]
    Y1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.364     9.817 r  usb_data_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     9.817    usb_data[7]
    Y1                                                                r  usb_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[1]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 3.792ns (73.196%)  route 1.389ns (26.804%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.426     4.634    u_usb_tx/CLK
    SLICE_X65Y28         FDCE                                         r  u_usb_tx/usb_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.348     4.982 r  u_usb_tx/usb_data_reg_reg[1]/Q
                         net (fo=1, routed)           1.389     6.371    usb_data_OBUF[1]
    AA4                  OBUFT (Prop_obuft_I_O)       3.444     9.815 r  usb_data_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     9.815    usb_data[1]
    AA4                                                               r  usb_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[6]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 3.769ns (73.278%)  route 1.375ns (26.722%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.433     4.641    u_usb_tx/CLK
    SLICE_X64Y34         FDCE                                         r  u_usb_tx/usb_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDCE (Prop_fdce_C_Q)         0.433     5.074 r  u_usb_tx/usb_data_reg_reg[6]/Q
                         net (fo=1, routed)           1.375     6.449    usb_data_OBUF[6]
    AA1                  OBUFT (Prop_obuft_I_O)       3.336     9.785 r  usb_data_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     9.785    usb_data[6]
    AA1                                                               r  usb_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[4]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 3.714ns (72.884%)  route 1.382ns (27.116%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.431     4.639    u_usb_tx/CLK
    SLICE_X65Y32         FDCE                                         r  u_usb_tx/usb_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.379     5.018 r  u_usb_tx/usb_data_reg_reg[4]/Q
                         net (fo=1, routed)           1.382     6.400    usb_data_OBUF[4]
    AB2                  OBUFT (Prop_obuft_I_O)       3.335     9.735 r  usb_data_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     9.735    usb_data[4]
    AB2                                                               r  usb_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_wr_n_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_wr_n
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 3.692ns (72.727%)  route 1.385ns (27.273%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.430     4.638    u_usb_tx/CLK
    SLICE_X65Y31         FDPE                                         r  u_usb_tx/usb_wr_n_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.379     5.017 r  u_usb_tx/usb_wr_n_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           1.385     6.402    lopt
    Y3                   OBUF (Prop_obuf_I_O)         3.313     9.715 r  usb_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.715    usb_wr_n
    Y3                                                                r  usb_wr_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 u_usb_tx/usb_wr_n_reg_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            usb_data[3]
                            (output port clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 3.726ns (73.605%)  route 1.336ns (26.395%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.430     4.638    u_usb_tx/CLK
    SLICE_X65Y31         FDPE                                         r  u_usb_tx/usb_wr_n_reg_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.379     5.017 f  u_usb_tx/usb_wr_n_reg_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.336     6.353    lopt_4
    AA3                  OBUFT (TriStatE_obuft_T_O)
                                                      3.347     9.701 r  usb_data_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     9.701    usb_data[3]
    AA3                                                               r  usb_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.035    16.632    
                         output delay                -2.000    14.632    
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 5.646ns (50.683%)  route 5.494ns (49.317%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 21.039 - 16.667 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    u_hs_adc_top_60m/u_adc_to_usb_60m/CLK
    SLICE_X52Y28         FDCE                                         r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.433     5.000 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[0]/Q
                         net (fo=10, routed)          0.535     5.535    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[1]_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.015 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.015    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[1]_i_15_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.113 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.113    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.211 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.211    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_37_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.411 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_21/O[2]
                         net (fo=15, routed)          1.096     7.508    u_adc_to_usb_60m/adc_data_decim1[15]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.266     7.774 r  adc_data_decim[1]_i_30/O
                         net (fo=2, routed)           0.463     8.237    adc_data_decim[1]_i_30_n_0
    SLICE_X59Y29         LUT4 (Prop_lut4_I3_O)        0.264     8.501 r  adc_data_decim[1]_i_34/O
                         net (fo=1, routed)           0.000     8.501    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[1]_i_19_1[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.958 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.958    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[1]_i_20_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.218 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_12/O[3]
                         net (fo=2, routed)           0.771     9.989    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_12_n_4
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.271    10.260 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[5]_i_6/O
                         net (fo=2, routed)           0.588    10.848    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[5]_i_6_n_0
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.268    11.116 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[5]_i_10/O
                         net (fo=1, routed)           0.000    11.116    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[5]_i_10_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.556 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.556    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[5]_i_2_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.821 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[9]_i_2/O[1]
                         net (fo=5, routed)           0.412    12.234    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[9]_i_2_n_6
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.250    12.484 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[11]_i_67/O
                         net (fo=1, routed)           0.000    12.484    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[11]_i_67_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.816 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.816    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_52_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.081 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_38/O[1]
                         net (fo=3, routed)           0.674    13.755    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_38_n_6
    SLICE_X56Y33         LUT4 (Prop_lut4_I2_O)        0.250    14.005 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[11]_i_50/O
                         net (fo=1, routed)           0.000    14.005    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[11]_i_50_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.449 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.449    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_28_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.549 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.549    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.649 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_3/CO[3]
                         net (fo=12, routed)          0.953    15.602    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[11]_i_3_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I1_O)        0.105    15.707 r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[4]_i_1/O
                         net (fo=1, routed)           0.000    15.707    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim[4]_i_1_n_0
    SLICE_X59Y33         FDCE                                         r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.324    21.039    u_hs_adc_top_60m/u_adc_to_usb_60m/CLK
    SLICE_X59Y33         FDCE                                         r  u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[4]/C
                         clock pessimism              0.226    21.265    
                         clock uncertainty           -0.035    21.230    
    SLICE_X59Y33         FDCE (Setup_fdce_C_D)        0.032    21.262    u_hs_adc_top_60m/u_adc_to_usb_60m/adc_data_decim_reg[4]
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  5.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.942%)  route 0.185ns (53.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.558     1.490    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X56Y27         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=5, routed)           0.185     1.839    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.860     2.037    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.540    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.723    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.155%)  route 0.238ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.556     1.488    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y27         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/Q
                         net (fo=5, routed)           0.238     1.867    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.863     2.040    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.745    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.556     1.488    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.077     1.706    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.822     1.999    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.511     1.488    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.078     1.566    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.556     1.488    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.077     1.706    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.822     1.999    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.511     1.488    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.076     1.564    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.027%)  route 0.204ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.554     1.486    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y26         FDRE                                         r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.204     1.838    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.863     2.040    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.692    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/u_adc_filter/last_valid_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_adc_filter/adc_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.559     1.491    u_hs_adc_top_60m/u_adc_filter/CLK
    SLICE_X41Y34         FDCE                                         r  u_hs_adc_top_60m/u_adc_filter/last_valid_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  u_hs_adc_top_60m/u_adc_filter/last_valid_value_reg[4]/Q
                         net (fo=1, routed)           0.101     1.732    u_hs_adc_top_60m/u_adc_filter/last_valid_value[4]
    SLICE_X42Y34         LUT5 (Prop_lut5_I1_O)        0.045     1.777 r  u_hs_adc_top_60m/u_adc_filter/adc_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    u_hs_adc_top_60m/u_adc_filter/adc_data_temp[4]
    SLICE_X42Y34         FDCE                                         r  u_hs_adc_top_60m/u_adc_filter/adc_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.827     2.004    u_hs_adc_top_60m/u_adc_filter/CLK
    SLICE_X42Y34         FDCE                                         r  u_hs_adc_top_60m/u_adc_filter/adc_data_out_reg[4]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.120     1.625    u_hs_adc_top_60m/u_adc_filter/adc_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_usb_tx/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_usb_tx/fifo_rd_en_int_reg/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.639%)  route 0.088ns (38.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.582     1.514    u_usb_tx/CLK
    SLICE_X65Y25         FDCE                                         r  u_usb_tx/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_usb_tx/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=12, routed)          0.088     1.743    u_usb_tx/fifo_rd_en_int_0
    SLICE_X65Y25         FDCE                                         r  u_usb_tx/fifo_rd_en_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.850     2.027    u_usb_tx/CLK
    SLICE_X65Y25         FDCE                                         r  u_usb_tx/fifo_rd_en_int_reg/C
                         clock pessimism             -0.513     1.514    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.075     1.589    u_usb_tx/fifo_rd_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_phase_detector/phase_diff_12bit_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.275%)  route 0.110ns (36.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.553     1.485    u_phase_detector/CLK
    SLICE_X51Y25         FDCE                                         r  u_phase_detector/phase_diff_12bit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_phase_detector/phase_diff_12bit_reg_reg[1]/Q
                         net (fo=7, routed)           0.110     1.736    u_hs_adc_top_60m/u_adc_to_usb_60m/phase_diff_12bit[1]
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.048     1.784 r  u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending[1]_i_1_n_0
    SLICE_X50Y25         FDCE                                         r  u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.821     1.998    u_hs_adc_top_60m/u_adc_to_usb_60m/CLK
    SLICE_X50Y25         FDCE                                         r  u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending_reg[1]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X50Y25         FDCE (Hold_fdce_C_D)         0.131     1.629    u_hs_adc_top_60m/u_adc_to_usb_60m/phase_sample_pending_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 phase_acc_60m_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            phase_acc_60m_sync2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.552     1.484    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  phase_acc_60m_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.703    phase_acc_60m_sync1[6]
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.819     1.996    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync2_reg[6]/C
                         clock pessimism             -0.512     1.484    
    SLICE_X46Y26         FDCE (Hold_fdce_C_D)         0.064     1.548    phase_acc_60m_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 phase_acc_60m_sync1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            phase_acc_60m_sync2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.552     1.484    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  phase_acc_60m_sync1_reg[8]/Q
                         net (fo=1, routed)           0.055     1.703    phase_acc_60m_sync1[8]
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.463     0.463 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.148    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.819     1.996    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync2_reg[8]/C
                         clock pessimism             -0.512     1.484    
    SLICE_X46Y26         FDCE (Hold_fdce_C_D)         0.064     1.548    phase_acc_60m_sync2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk_60m
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { usb_clk_60m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.667      14.497     RAMB36_X2Y5    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB36_X2Y5    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.667      14.497     RAMB36_X2Y6    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB36_X2Y6    u_hs_adc_top_60m/u_fifo_adc_usb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0  usb_clk_60m_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X52Y28   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X52Y28   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X52Y28   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X52Y28   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X63Y36   u_hs_adc_top_60m/u_key_phase_switch/press_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X63Y36   u_hs_adc_top_60m/u_key_phase_switch/press_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X63Y36   u_hs_adc_top_60m/u_key_phase_switch/press_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X63Y36   u_hs_adc_top_60m/u_key_phase_switch/press_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X41Y31   filter_level_60m_sync2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21   phase_acc_60m_sync1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21   phase_acc_60m_sync1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X42Y39   u_hs_adc_top_60m/u_adc_capture_60m/g_cap_posedge_div.capture_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X42Y39   u_hs_adc_top_60m/u_adc_capture_60m/g_cap_posedge_div.capture_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X41Y39   u_hs_adc_top_60m/u_adc_capture_60m/g_cap_posedge_div.capture_data_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.334       7.834      SLICE_X52Y32   u_hs_adc_top_60m/u_adc_to_usb_60m/adc_sum_reg_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk_60m
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            data_mode_20m_sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out3_clk_wiz_0 rise@50.000ns - usb_clk_60m rise@33.334ns)
  Data Path Delay:        2.372ns  (logic 0.379ns (15.976%)  route 1.993ns (84.024%))
  Logic Levels:           0  
  Clock Path Skew:        -5.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    4.640ns = ( 37.974 - 33.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                     33.334    33.334 r  
    Y4                                                0.000    33.334 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    33.334    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439    34.773 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689    36.461    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    36.542 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.432    37.974    u_hs_adc_top_60m/CLK
    SLICE_X58Y35         FDCE                                         r  u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.379    38.353 r  u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/Q
                         net (fo=46, routed)          1.993    40.347    data_mode_60m[0]
    SLICE_X48Y29         FDCE                                         r  data_mode_20m_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.253    48.994    clk_20m
    SLICE_X48Y29         FDCE                                         r  data_mode_20m_sync1_reg[0]/C
                         clock pessimism              0.000    48.994    
                         clock uncertainty           -0.245    48.749    
    SLICE_X48Y29         FDCE (Setup_fdce_C_D)       -0.047    48.702    data_mode_20m_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -40.347    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 inc_toggle_60m_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            inc_t_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out3_clk_wiz_0 rise@50.000ns - usb_clk_60m rise@33.334ns)
  Data Path Delay:        0.910ns  (logic 0.348ns (38.225%)  route 0.562ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        -5.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 48.992 - 50.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 37.903 - 33.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                     33.334    33.334 r  
    Y4                                                0.000    33.334 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    33.334    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439    34.773 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689    36.461    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    36.542 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.361    37.903    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  inc_toggle_60m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.348    38.251 r  inc_toggle_60m_reg/Q
                         net (fo=2, routed)           0.562    38.814    inc_toggle_60m
    SLICE_X44Y30         FDCE                                         r  inc_t_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.251    48.992    clk_20m
    SLICE_X44Y30         FDCE                                         r  inc_t_sync1_reg/C
                         clock pessimism              0.000    48.992    
                         clock uncertainty           -0.245    48.747    
    SLICE_X44Y30         FDCE (Setup_fdce_C_D)       -0.184    48.563    inc_t_sync1_reg
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                         -38.814    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 dec_toggle_60m_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            dec_t_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out3_clk_wiz_0 rise@50.000ns - usb_clk_60m rise@33.334ns)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.953%)  route 0.264ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 37.903 - 33.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                     33.334    33.334 r  
    Y4                                                0.000    33.334 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    33.334    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439    34.773 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689    36.461    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    36.542 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.361    37.903    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  dec_toggle_60m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.379    38.282 r  dec_toggle_60m_reg/Q
                         net (fo=2, routed)           0.264    38.546    dec_toggle_60m
    SLICE_X47Y32         FDCE                                         r  dec_t_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    51.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    46.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    47.665    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    47.742 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.253    48.994    clk_20m
    SLICE_X47Y32         FDCE                                         r  dec_t_sync1_reg/C
                         clock pessimism              0.000    48.994    
                         clock uncertainty           -0.245    48.749    
    SLICE_X47Y32         FDCE (Setup_fdce_C_D)       -0.047    48.702    dec_t_sync1_reg
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -38.546    
  -------------------------------------------------------------------
                         slack                                 10.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (arrival time - required time)
  Source:                 dec_toggle_60m_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            dec_t_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        -2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.559     1.491    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  dec_toggle_60m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  dec_toggle_60m_reg/Q
                         net (fo=2, routed)           0.119     1.751    dec_toggle_60m
    SLICE_X47Y32         FDCE                                         r  dec_t_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.826    -0.821    clk_20m
    SLICE_X47Y32         FDCE                                         r  dec_t_sync1_reg/C
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.245    -0.576    
    SLICE_X47Y32         FDCE (Hold_fdce_C_D)         0.070    -0.506    dec_t_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inc_toggle_60m_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            inc_t_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.537%)  route 0.265ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.559     1.491    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  inc_toggle_60m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.128     1.619 r  inc_toggle_60m_reg/Q
                         net (fo=2, routed)           0.265     1.884    inc_toggle_60m
    SLICE_X44Y30         FDCE                                         r  inc_t_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.824    -0.823    clk_20m
    SLICE_X44Y30         FDCE                                         r  inc_t_sync1_reg/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.245    -0.578    
    SLICE_X44Y30         FDCE (Hold_fdce_C_D)         0.016    -0.562    inc_t_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             3.243ns  (arrival time - required time)
  Source:                 u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            data_mode_20m_sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - usb_clk_60m rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.141ns (11.611%)  route 1.073ns (88.389%))
  Logic Levels:           0  
  Clock Path Skew:        -2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.906    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.590     1.522    u_hs_adc_top_60m/CLK
    SLICE_X58Y35         FDCE                                         r  u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_hs_adc_top_60m/FSM_sequential_data_mode_reg_reg/Q
                         net (fo=46, routed)          1.073     2.736    data_mode_60m[0]
    SLICE_X48Y29         FDCE                                         r  data_mode_20m_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         0.825    -0.822    clk_20m
    SLICE_X48Y29         FDCE                                         r  data_mode_20m_sync1_reg[0]/C
                         clock pessimism              0.000    -0.822    
                         clock uncertainty            0.245    -0.577    
    SLICE_X48Y29         FDCE (Hold_fdce_C_D)         0.070    -0.507    data_mode_20m_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  3.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  usb_clk_60m

Setup :            0  Failing Endpoints,  Worst Slack       12.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.339ns  (required time - arrival time)
  Source:                 filter_level_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            filter_level_60m_sync1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 0.379ns (4.267%)  route 8.503ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 20.962 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.356    -0.567    clk_20m
    SLICE_X41Y29         FDPE                                         r  filter_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.379    -0.188 r  filter_level_reg[0]/Q
                         net (fo=13, routed)          8.503     8.315    filter_level_reg_n_0_[0]
    SLICE_X41Y27         FDPE                                         r  filter_level_60m_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.247    20.962    usb_clk_60m_IBUF_BUFG
    SLICE_X41Y27         FDPE                                         r  filter_level_60m_sync1_reg[0]/C
                         clock pessimism              0.000    20.962    
                         clock uncertainty           -0.245    20.717    
    SLICE_X41Y27         FDPE (Setup_fdpe_C_D)       -0.063    20.654    filter_level_60m_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.654    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 12.339    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 0.379ns (4.294%)  route 8.448ns (95.706%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 20.965 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.354    -0.569    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y27         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.379    -0.190 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[15]/Q
                         net (fo=22, routed)          8.448     8.258    phase_acc_20m[15]
    SLICE_X46Y29         FDCE                                         r  phase_acc_60m_sync1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.250    20.965    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y29         FDCE                                         r  phase_acc_60m_sync1_reg[15]/C
                         clock pessimism              0.000    20.965    
                         clock uncertainty           -0.245    20.720    
    SLICE_X46Y29         FDCE (Setup_fdce_C_D)       -0.017    20.703    phase_acc_60m_sync1_reg[15]
  -------------------------------------------------------------------
                         required time                         20.703    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.779ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 0.379ns (4.496%)  route 8.050ns (95.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 20.965 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.354    -0.569    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y27         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.379    -0.190 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[12]/Q
                         net (fo=21, routed)          8.050     7.860    phase_acc_20m[12]
    SLICE_X47Y29         FDCE                                         r  phase_acc_60m_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.250    20.965    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  phase_acc_60m_sync1_reg[12]/C
                         clock pessimism              0.000    20.965    
                         clock uncertainty           -0.245    20.720    
    SLICE_X47Y29         FDCE (Setup_fdce_C_D)       -0.081    20.639    phase_acc_60m_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                         20.639    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 12.779    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 u_hs_dual_da/force_sine_en_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bit_seq_60m_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.484ns (5.652%)  route 8.080ns (94.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 20.963 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.355    -0.568    u_hs_dual_da/clk_out3
    SLICE_X44Y28         FDPE                                         r  u_hs_dual_da/force_sine_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.379    -0.189 r  u_hs_dual_da/force_sine_en_reg/Q
                         net (fo=12, routed)          8.080     7.891    u_hs_dual_da/u_mnist_tx_controller/force_sine_en
    SLICE_X46Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.996 r  u_hs_dual_da/u_mnist_tx_controller/bit_seq_60m_sync1_i_1/O
                         net (fo=1, routed)           0.000     7.996    bit_seq_20m
    SLICE_X46Y27         FDCE                                         r  bit_seq_60m_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.248    20.963    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  bit_seq_60m_sync1_reg/C
                         clock pessimism              0.000    20.963    
                         clock uncertainty           -0.245    20.718    
    SLICE_X46Y27         FDCE (Setup_fdce_C_D)        0.072    20.790    bit_seq_60m_sync1_reg
  -------------------------------------------------------------------
                         required time                         20.790    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.877ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 0.379ns (4.522%)  route 8.001ns (95.478%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 20.963 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.352    -0.571    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y26         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.379    -0.192 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[9]/Q
                         net (fo=20, routed)          8.001     7.809    phase_acc_20m[9]
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.248    20.963    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[9]/C
                         clock pessimism              0.000    20.963    
                         clock uncertainty           -0.245    20.718    
    SLICE_X46Y27         FDCE (Setup_fdce_C_D)       -0.031    20.687    phase_acc_60m_sync1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                 12.877    

Slack (MET) :             12.933ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.379ns (4.560%)  route 7.932ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 20.964 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.351    -0.572    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y25         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.379    -0.193 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[5]/Q
                         net (fo=20, routed)          7.932     7.739    phase_acc_20m[5]
    SLICE_X48Y26         FDCE                                         r  phase_acc_60m_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.249    20.964    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  phase_acc_60m_sync1_reg[5]/C
                         clock pessimism              0.000    20.964    
                         clock uncertainty           -0.245    20.719    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)       -0.047    20.672    phase_acc_60m_sync1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 12.933    

Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.379ns (4.601%)  route 7.858ns (95.399%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 20.965 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.354    -0.569    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y27         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.379    -0.190 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[13]/Q
                         net (fo=21, routed)          7.858     7.668    phase_acc_20m[13]
    SLICE_X47Y29         FDCE                                         r  phase_acc_60m_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.250    20.965    usb_clk_60m_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  phase_acc_60m_sync1_reg[13]/C
                         clock pessimism              0.000    20.965    
                         clock uncertainty           -0.245    20.720    
    SLICE_X47Y29         FDCE (Setup_fdce_C_D)       -0.081    20.639    phase_acc_60m_sync1_reg[13]
  -------------------------------------------------------------------
                         required time                         20.639    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             13.118ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.379ns (4.660%)  route 7.754ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 20.961 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.354    -0.569    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y27         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.379    -0.190 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[14]/Q
                         net (fo=21, routed)          7.754     7.564    phase_acc_20m[14]
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.246    20.961    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[14]/C
                         clock pessimism              0.000    20.961    
                         clock uncertainty           -0.245    20.716    
    SLICE_X46Y26         FDCE (Setup_fdce_C_D)       -0.033    20.683    phase_acc_60m_sync1_reg[14]
  -------------------------------------------------------------------
                         required time                         20.683    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                 13.118    

Slack (MET) :             13.143ns  (required time - arrival time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 0.379ns (4.674%)  route 7.729ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 20.966 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.351    -0.572    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y24         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.379    -0.193 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/Q
                         net (fo=20, routed)          7.729     7.536    phase_acc_20m[2]
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.251    20.966    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[2]/C
                         clock pessimism              0.000    20.966    
                         clock uncertainty           -0.245    20.721    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)       -0.042    20.679    phase_acc_60m_sync1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.679    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 13.143    

Slack (MET) :             13.147ns  (required time - arrival time)
  Source:                 phase_lock_en_20m_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_lock_en_60m_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (usb_clk_60m rise@16.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 0.379ns (4.699%)  route 7.687ns (95.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 20.970 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.365    -0.558    clk_20m
    SLICE_X43Y37         FDPE                                         r  phase_lock_en_20m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDPE (Prop_fdpe_C_Q)         0.379    -0.179 r  phase_lock_en_20m_reg/Q
                         net (fo=2, routed)           7.687     7.508    phase_lock_en_20m
    SLICE_X41Y36         FDPE                                         r  phase_lock_en_60m_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                     16.667    16.667 r  
    Y4                                                0.000    16.667 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000    16.667    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.372    18.039 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.599    19.639    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.716 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.255    20.970    usb_clk_60m_IBUF_BUFG
    SLICE_X41Y36         FDPE                                         r  phase_lock_en_60m_sync1_reg/C
                         clock pessimism              0.000    20.970    
                         clock uncertainty           -0.245    20.725    
    SLICE_X41Y36         FDPE (Setup_fdpe_C_D)       -0.070    20.655    phase_lock_en_60m_sync1_reg
  -------------------------------------------------------------------
                         required time                         20.655    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                 13.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.304ns (4.749%)  route 6.097ns (95.251%))
  Logic Levels:           0  
  Clock Path Skew:        5.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    -1.014    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y24         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.304    -0.710 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[3]/Q
                         net (fo=20, routed)          6.097     5.387    phase_acc_20m[3]
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[3]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.164     4.977    phase_acc_60m_sync1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.304ns (4.704%)  route 6.158ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        5.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    -1.014    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y24         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.304    -0.710 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[0]/Q
                         net (fo=20, routed)          6.158     5.449    phase_acc_20m[0]
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[0]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.158     4.971    phase_acc_60m_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.449    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.304ns (4.706%)  route 6.156ns (95.294%))
  Logic Levels:           0  
  Clock Path Skew:        5.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    -1.014    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y24         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.304    -0.710 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=20, routed)          6.156     5.447    phase_acc_20m[1]
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[1]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.148     4.961    phase_acc_60m_sync1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.961    
                         arrival time                           5.447    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.304ns (4.576%)  route 6.340ns (95.424%))
  Logic Levels:           0  
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.246    -1.013    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y26         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[11]/Q
                         net (fo=20, routed)          6.340     5.631    phase_acc_20m[11]
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.354     4.562    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[11]/C
                         clock pessimism              0.000     4.562    
                         clock uncertainty            0.245     4.808    
    SLICE_X46Y27         FDCE (Hold_fdce_C_D)         0.189     4.997    phase_acc_60m_sync1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.997    
                         arrival time                           5.631    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 filter_level_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            filter_level_60m_sync1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.279ns (4.289%)  route 6.227ns (95.711%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    -1.010    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.279    -0.731 r  filter_level_reg[3]/Q
                         net (fo=12, routed)          6.227     5.496    filter_level_reg_n_0_[3]
    SLICE_X41Y32         FDCE                                         r  filter_level_60m_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  filter_level_60m_sync1_reg[3]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.040     4.853    filter_level_60m_sync1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           5.496    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 filter_level_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            filter_level_60m_sync1_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.279ns (4.212%)  route 6.346ns (95.788%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    -1.010    clk_20m
    SLICE_X41Y29         FDPE                                         r  filter_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.279    -0.731 r  filter_level_reg[2]/Q
                         net (fo=14, routed)          6.346     5.615    filter_level_reg_n_0_[2]
    SLICE_X41Y32         FDPE                                         r  filter_level_60m_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X41Y32         FDPE                                         r  filter_level_60m_sync1_reg[2]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X41Y32         FDPE (Hold_fdpe_C_D)         0.048     4.861    filter_level_60m_sync1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           5.615    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.304ns (4.487%)  route 6.471ns (95.513%))
  Logic Levels:           0  
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.246    -1.013    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y26         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.304    -0.709 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[10]/Q
                         net (fo=20, routed)          6.471     5.763    phase_acc_20m[10]
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.354     4.562    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  phase_acc_60m_sync1_reg[10]/C
                         clock pessimism              0.000     4.562    
                         clock uncertainty            0.245     4.808    
    SLICE_X46Y27         FDCE (Hold_fdce_C_D)         0.191     4.999    phase_acc_60m_sync1_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.999    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 0.304ns (4.459%)  route 6.514ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        5.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    -1.014    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y24         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDCE (Prop_fdce_C_Q)         0.304    -0.710 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[2]/Q
                         net (fo=20, routed)          6.514     5.804    phase_acc_20m[2]
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.359     4.567    usb_clk_60m_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  phase_acc_60m_sync1_reg[2]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.245     4.813    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.162     4.975    phase_acc_60m_sync1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 u_hs_dual_da/u_da_wave_send/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            phase_acc_60m_sync1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.304ns (4.429%)  route 6.560ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.560ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.245    -1.014    u_hs_dual_da/u_da_wave_send/clk_out3
    SLICE_X44Y25         FDCE                                         r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.304    -0.710 r  u_hs_dual_da/u_da_wave_send/rd_addr_reg[6]/Q
                         net (fo=20, routed)          6.560     5.850    phase_acc_20m[6]
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.352     4.560    usb_clk_60m_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  phase_acc_60m_sync1_reg[6]/C
                         clock pessimism              0.000     4.560    
                         clock uncertainty            0.245     4.806    
    SLICE_X46Y26         FDCE (Hold_fdce_C_D)         0.189     4.995    phase_acc_60m_sync1_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.850    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 filter_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            filter_level_60m_sync1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by usb_clk_60m  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             usb_clk_60m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk_60m rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 0.304ns (4.437%)  route 6.548ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.565ns
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    -3.688 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.335    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=562, routed)         1.249    -1.010    clk_20m
    SLICE_X41Y29         FDCE                                         r  filter_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.304    -0.706 r  filter_level_reg[1]/Q
                         net (fo=14, routed)          6.548     5.843    filter_level_reg_n_0_[1]
    SLICE_X41Y30         FDCE                                         r  filter_level_60m_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk_60m rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  usb_clk_60m (IN)
                         net (fo=0)                   0.000     0.000    usb_clk_60m
    Y4                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  usb_clk_60m_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.127    usb_clk_60m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.208 r  usb_clk_60m_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.357     4.565    usb_clk_60m_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  filter_level_60m_sync1_reg[1]/C
                         clock pessimism              0.000     4.565    
                         clock uncertainty            0.245     4.811    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.158     4.969    filter_level_60m_sync1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.874    





