// Seed: 3480379314
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = "";
  reg id_3;
  assign id_3 = 1;
  always #1 id_3 <= id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_5 = 1;
  always assert (1);
  wire id_7;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
