#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Aug 14 14:10:30 2017
# Process ID: 7516
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1
# Command line: vivado.exe -log TestEnd.vds -mode batch -messageDb vivado.pb -notrace -source TestEnd.tcl
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1/TestEnd.vds
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TestEnd.tcl -notrace
Command: synth_design -top TestEnd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 296.547 ; gain = 123.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestEnd' [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:44]
WARNING: [Synth 8-3919] null assignment ignored [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:96]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/uart.vhd:32' bound to instance 'inst_uart' of component 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/uart.vhd:50]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/uart.vhd:50]
INFO: [Synth 8-3491] module 'ila_uart' declared at 'D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1/.Xil/Vivado-7516-/realtime/ila_uart_stub.vhdl:5' bound to instance 'inst_ila_uart' of component 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:116]
INFO: [Synth 8-638] synthesizing module 'ila_uart' [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1/.Xil/Vivado-7516-/realtime/ila_uart_stub.vhdl:14]
WARNING: [Synth 8-3848] Net s_data_stream_send in module/entity TestEnd does not have driver. [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TestEnd' (2#1) [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 331.754 ; gain = 158.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[7] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[6] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[5] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[4] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[3] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[2] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[1] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[0] to constant 0 [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/sources_1/TestEnd.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 331.754 ; gain = 158.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1/.Xil/Vivado-7516-/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.runs/synth_1/.Xil/Vivado-7516-/dcp/ila_uart_in_context.xdc] for cell 'inst_ila_uart'
Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/constrs_1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_Program_Files/20170711_ESP8266/TEST_END0.1/TEST_END0.1.srcs/constrs_1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestEnd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestEnd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 610.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_spacing" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TestEnd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 610.746 ; gain = 437.883

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_uart:data_stream_in[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_uart      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_uart_bbox |     1|
|2     |BUFG          |     1|
|3     |LUT1          |     2|
|4     |LUT2          |     8|
|5     |LUT3          |    17|
|6     |LUT4          |    17|
|7     |LUT5          |    12|
|8     |LUT6          |    11|
|9     |FDRE          |    55|
|10    |FDSE          |     5|
|11    |IBUF          |     3|
|12    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |   133|
|2     |  inst_uart |uart   |   125|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 610.746 ; gain = 437.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 610.746 ; gain = 51.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 610.746 ; gain = 437.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 610.746 ; gain = 398.305
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 610.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 14:10:52 2017...
