dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
instrcution.v,verilog,xil_defaultlib,../../../../Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
