// Seed: 131698455
module module_0;
  assign id_1[1] = 1;
  tri1 id_2 = id_1[1'b0==1] == 1'h0;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  wand id_5 = 1'h0;
  xnor primCall (id_0, id_1, id_2, id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
