{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernelV4.B0"
        , "id":2
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":15
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                  , "line":139
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"16X Partially unrolled kernelV4.B1"
        , "id":3
        , "start":"2"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":16
            , "start":"2"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv4s_c0_enter11_zts8kernelv4_90_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":94
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":95
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":96
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":99
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":100
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":102
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":159
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":160
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":161
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":104
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":106
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":105
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":158
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":162
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":101
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":103
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":111
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"8 (0x8)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":112
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":114
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":115
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":116
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":156
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":120
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":121
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":154
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":157
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":163
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":164
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":118
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":119
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":155
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":165
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":166
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":125
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":122
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":124
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":123
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":113
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":117
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":130
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"12 (0xC)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":131
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":133
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":134
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":135
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":152
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":139
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":140
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":150
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":153
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":167
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":168
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":137
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":138
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":151
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":169
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":170
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":143
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":141
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":142
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":132
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":136
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":148
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"16 (0x10)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":149
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":171
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":97
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":171
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":98
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":107
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":108
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":171
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":109
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":110
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":126
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":127
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":171
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":128
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":129
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":144
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":145
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":171
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":146
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":164
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":147
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":87
                , "start":"11"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B12"
        , "id":14
        , "start":"15"
        , "end":"23"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":85
            , "start":"15"
            , "end":"23"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv4s_c0_enter390_zts8kernelv4_3625_0gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"ST"
                , "id":631
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":199
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":632
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":200
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":633
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"8192 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":216
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":634
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":635
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":642
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":636
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":637
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":638
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":639
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":640
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":641
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":643
                , "start":"15"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":629
                , "start":"19"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B3"
        , "id":5
        , "start":"23"
        , "end":"878"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"workingData"
            , "id":18
            , "start":"871"
            , "end":"872"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"workingData"
                , "Max Fanout":"1"
                , "Start Cycle":"848"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                  , "line":215
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 1"
            , "id":17
            , "start":"23"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts8kernelv4s_c0_enter23310_zts8kernelv4_548_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":183
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"128"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":185
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":198
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":194
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":190
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":186
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":205
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":182
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":184
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":203
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":187
                , "start":"23"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":188
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":189
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":191
                , "start":"23"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":192
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":193
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":195
                , "start":"23"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":196
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":197
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":199
                , "start":"23"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":200
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":201
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":175
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"320"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":22
            , "start":"32"
            , "end":"872"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"840"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":21
            , "start":"32"
            , "end":"872"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"840"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":20
            , "start":"32"
            , "end":"872"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"840"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":19
            , "start":"32"
            , "end":"872"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"840"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 2"
            , "id":23
            , "start":"872"
            , "end":"878"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts8kernelv4s_c1_enter_zts8kernelv4_548_9gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"849"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Dest"
                , "id":210
                , "start":"873"
                , "end":"873"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"850"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":211
                , "start":"873"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"8192 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"850"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":247
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":208
                , "start":"874"
                , "end":"878"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"851"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B5"
        , "id":7
        , "start":"878"
        , "end":"892"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":29
            , "start":"878"
            , "end":"891"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body51_i_zts8kernelv4s_c0_enter24112_zts8kernelv4_1167_4gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"workingData"
                , "id":222
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"workingData"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":223
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":246
                , "start":"883"
                , "end":"883"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":220
                , "start":"886"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"16"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":221
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"16-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"workingData"
                , "id":225
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"workingData"
                    , "Feedback FIFO Depth":"2"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":224
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":226
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":227
                , "start":"882"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":259
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":237
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":238
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":239
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":234
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":235
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":236
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":231
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":232
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":233
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":228
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":229
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":230
                , "start":"887"
                , "end":"887"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":240
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":245
                , "start":"882"
                , "end":"882"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"3-bit Integer Add"
                    , "Constant Operand":"-1 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":213
                , "start":"887"
                , "end":"891"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"736"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"wg.limiter.enter"
            , "id":30
            , "start":"891"
            , "end":"892"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"wg.limiter.enter"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV4.B7"
        , "id":9
        , "start":"892"
        , "end":"911"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":48
            , "start":"892"
            , "end":"911"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body57_i_zts8kernelv4s_c0_enter27413_zts8kernelv4_1587_14"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'p'"
                , "id":263
                , "start":"896"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'p'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":267
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":264
                , "start":"896"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"8"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":270
                , "start":"896"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":285
                , "start":"896"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":267
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":287
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":289
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":291
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":295
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":265
                , "start":"897"
                , "end":"897"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":266
                , "start":"897"
                , "end":"897"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"224"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":267
                , "start":"897"
                , "end":"898"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":268
                , "start":"897"
                , "end":"897"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"256"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":269
                , "start":"897"
                , "end":"898"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":271
                , "start":"898"
                , "end":"898"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":270
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":272
                , "start":"898"
                , "end":"905"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"1300000077 (0x4D7C6D4D)"
                    , "Max Fanout":"14"
                    , "Start Cycle":"6"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":273
                , "start":"906"
                , "end":"906"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":274
                , "start":"906"
                , "end":"906"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":275
                , "start":"906"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":276
                , "start":"906"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":277
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":278
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":299
                , "start":"907"
                , "end":"907"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":279
                , "start":"896"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":256
                , "start":"907"
                , "end":"911"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1520"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B8"
        , "id":10
        , "start":"911"
        , "end":"927"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":76
            , "start":"911"
            , "end":"927"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv4s_c0_enter32014_zts8kernelv4_2017_28"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"16"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":596
                , "start":"915"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"count_map"
                , "id":517
                , "start":"920"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"count_map"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"hash_map"
                , "id":318
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"hash_map"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":598
                , "start":"915"
                , "end":"915"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"3"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":257
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":606
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'hash_key'"
                , "id":315
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'hash_key'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":269
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":316
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":353
                , "start":"916"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":354
                , "start":"916"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":455
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":463
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":464
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":577
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":465
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-51 (0xFFFFFFCD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":321
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"3"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"17"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":592
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":317
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":319
                , "start":"916"
                , "end":"916"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":320
                , "start":"916"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":370
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":412
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":337
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":369
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":371
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":413
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":336
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":338
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":368
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":372
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":335
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":339
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":367
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":373
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":334
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":340
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":366
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":374
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":333
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":341
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":365
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":375
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":332
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":342
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":364
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":376
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":331
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":343
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":363
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":377
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":330
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":344
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":362
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":378
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":329
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":345
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":361
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":379
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":328
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":346
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":360
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":380
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":327
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":347
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":359
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":381
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":326
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":348
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":358
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":382
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":325
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":349
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":357
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":383
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":324
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":350
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":356
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":384
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":323
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":351
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":355
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":385
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":466
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":386
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":388
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":390
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":392
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":394
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":396
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":398
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":400
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":402
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":404
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":406
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":408
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":410
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":387
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":389
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":391
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":393
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":395
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":397
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":399
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":401
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":403
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":405
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":407
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":409
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":411
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":414
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":415
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":322
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":352
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":416
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"16"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":417
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":560
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":562
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":574
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":575
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":576
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":269
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":578
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":579
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":269
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":418
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":467
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"16"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":419
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":420
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":421
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":422
                , "start":"917"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":453
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":454
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":498
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":499
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":451
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":452
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":496
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":497
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":507
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":449
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":450
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":494
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":495
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":447
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":448
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":459
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":492
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":493
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":506
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":511
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":445
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":446
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":490
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":491
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":443
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":444
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":488
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":489
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":505
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":441
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":442
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":486
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":487
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":439
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":440
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":458
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":484
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":485
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":504
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":510
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":513
                , "start":"919"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":437
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":438
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":482
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":483
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":435
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":436
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":480
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":481
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":503
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":433
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":434
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":478
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":479
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":431
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":432
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":457
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":476
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":477
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":502
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":509
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":429
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":430
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":474
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":475
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":427
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":428
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":472
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":473
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":501
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":425
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":426
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":470
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":471
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":423
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":424
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":456
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":468
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":469
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":500
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":508
                , "start":"919"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":512
                , "start":"919"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":514
                , "start":"920"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":460
                , "start":"917"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":461
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":515
                , "start":"920"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":516
                , "start":"920"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":518
                , "start":"920"
                , "end":"920"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":519
                , "start":"920"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":555
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":553
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":552
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":551
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":550
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":549
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":548
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":547
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":546
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":544
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":543
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":542
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":541
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":540
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":539
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":538
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":537
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":535
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":534
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":533
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":532
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":531
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":530
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":529
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":528
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":526
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":525
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":524
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":523
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":522
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":521
                , "start":"921"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":559
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":558
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":557
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":556
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":520
                , "start":"921"
                , "end":"921"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":554
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":569
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":570
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"384 (0x180)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":545
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":567
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":568
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"256 (0x100)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":536
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":565
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":566
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"128 (0x80)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":527
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":561
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":563
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":564
                , "start":"918"
                , "end":"919"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":571
                , "start":"922"
                , "end":"922"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":279
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":572
                , "start":"922"
                , "end":"923"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":580
                , "start":"918"
                , "end":"918"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":302
                , "start":"923"
                , "end":"927"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"832"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B9"
        , "id":11
        , "start":"927"
        , "end":"927"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV4.B6"
        , "id":8
        , "start":"927"
        , "end":"933"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":34
            , "start":"927"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup56_i_zts8kernelv4s_c0_enter267_zts8kernelv4_1526_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"wg.limiter.exit"
                , "id":254
                , "start":"928"
                , "end":"929"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"wg.limiter.exit"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":252
                , "start":"929"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B4"
        , "id":6
        , "start":"933"
        , "end":"934"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV4.B2"
        , "id":4
        , "start":"934"
        , "end":"934"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV4.B10"
        , "id":12
        , "start":"934"
        , "end":"946"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":81
            , "start":"934"
            , "end":"944"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body123_i_zts8kernelv4s_c0_enter3759_zts8kernelv4_3256_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":616
                , "start":"938"
                , "end":"938"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":617
                , "start":"938"
                , "end":"938"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":315
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":618
                , "start":"938"
                , "end":"938"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":622
                , "start":"938"
                , "end":"938"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":626
                , "start":"938"
                , "end":"938"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":619
                , "start":"938"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":502
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":623
                , "start":"938"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":502
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":620
                , "start":"934"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":621
                , "start":"940"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"7"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":624
                , "start":"934"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":625
                , "start":"940"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"7"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":609
                , "start":"940"
                , "end":"944"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1176"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":83
            , "start":"944"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"3"
                , "Start Cycle":"10"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":502
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":82
            , "start":"944"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                  , "line":502
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV4.B11"
        , "id":13
        , "start":"946"
        , "end":"947"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":2
        , "to":3
      }
      , {
        "from":3
        , "to":14
      }
      , {
        "from":94
        , "to":148
      }
      , {
        "from":94
        , "to":130
      }
      , {
        "from":94
        , "to":111
      }
      , {
        "from":94
        , "to":99
      }
      , {
        "from":94
        , "to":96
      }
      , {
        "from":94
        , "to":95
      }
      , {
        "from":95
        , "to":97
      }
      , {
        "from":96
        , "to":98
      }
      , {
        "from":99
        , "to":103
      }
      , {
        "from":99
        , "to":101
      }
      , {
        "from":99
        , "to":100
      }
      , {
        "from":100
        , "to":114
      }
      , {
        "from":100
        , "to":158
      }
      , {
        "from":100
        , "to":104
      }
      , {
        "from":100
        , "to":159
      }
      , {
        "from":100
        , "to":160
      }
      , {
        "from":100
        , "to":102
      }
      , {
        "from":100
        , "to":106
      }
      , {
        "from":102
        , "to":109
      }
      , {
        "from":102
        , "to":107
      }
      , {
        "from":102
        , "to":159
      }
      , {
        "from":159
        , "to":160
      }
      , {
        "from":159
        , "to":161
      }
      , {
        "from":160
        , "to":161
      }
      , {
        "from":161
        , "to":162
      }
      , {
        "from":104
        , "to":118
      }
      , {
        "from":104
        , "to":115
      }
      , {
        "from":104
        , "to":105
      }
      , {
        "from":104
        , "to":106
      }
      , {
        "from":106
        , "to":108
      }
      , {
        "from":106
        , "to":110
      }
      , {
        "from":105
        , "to":157
      }
      , {
        "from":105
        , "to":158
      }
      , {
        "from":158
        , "to":162
      }
      , {
        "from":162
        , "to":163
      }
      , {
        "from":101
        , "to":108
      }
      , {
        "from":103
        , "to":110
      }
      , {
        "from":111
        , "to":117
      }
      , {
        "from":111
        , "to":113
      }
      , {
        "from":111
        , "to":112
      }
      , {
        "from":112
        , "to":122
      }
      , {
        "from":112
        , "to":133
      }
      , {
        "from":112
        , "to":154
      }
      , {
        "from":112
        , "to":120
      }
      , {
        "from":112
        , "to":155
      }
      , {
        "from":112
        , "to":118
      }
      , {
        "from":112
        , "to":156
      }
      , {
        "from":112
        , "to":157
      }
      , {
        "from":112
        , "to":114
      }
      , {
        "from":114
        , "to":115
      }
      , {
        "from":115
        , "to":120
      }
      , {
        "from":115
        , "to":116
      }
      , {
        "from":115
        , "to":124
      }
      , {
        "from":116
        , "to":125
      }
      , {
        "from":116
        , "to":156
      }
      , {
        "from":156
        , "to":164
      }
      , {
        "from":120
        , "to":134
      }
      , {
        "from":120
        , "to":121
      }
      , {
        "from":120
        , "to":124
      }
      , {
        "from":121
        , "to":154
      }
      , {
        "from":154
        , "to":166
      }
      , {
        "from":157
        , "to":163
      }
      , {
        "from":163
        , "to":164
      }
      , {
        "from":164
        , "to":165
      }
      , {
        "from":118
        , "to":122
      }
      , {
        "from":118
        , "to":119
      }
      , {
        "from":118
        , "to":124
      }
      , {
        "from":119
        , "to":125
      }
      , {
        "from":119
        , "to":155
      }
      , {
        "from":155
        , "to":165
      }
      , {
        "from":165
        , "to":166
      }
      , {
        "from":166
        , "to":167
      }
      , {
        "from":125
        , "to":128
      }
      , {
        "from":125
        , "to":126
      }
      , {
        "from":122
        , "to":137
      }
      , {
        "from":122
        , "to":123
      }
      , {
        "from":122
        , "to":124
      }
      , {
        "from":124
        , "to":127
      }
      , {
        "from":124
        , "to":129
      }
      , {
        "from":123
        , "to":153
      }
      , {
        "from":113
        , "to":127
      }
      , {
        "from":117
        , "to":129
      }
      , {
        "from":130
        , "to":136
      }
      , {
        "from":130
        , "to":132
      }
      , {
        "from":130
        , "to":131
      }
      , {
        "from":131
        , "to":141
      }
      , {
        "from":131
        , "to":150
      }
      , {
        "from":131
        , "to":139
      }
      , {
        "from":131
        , "to":151
      }
      , {
        "from":131
        , "to":137
      }
      , {
        "from":131
        , "to":152
      }
      , {
        "from":131
        , "to":153
      }
      , {
        "from":131
        , "to":133
      }
      , {
        "from":133
        , "to":134
      }
      , {
        "from":134
        , "to":139
      }
      , {
        "from":134
        , "to":135
      }
      , {
        "from":134
        , "to":142
      }
      , {
        "from":135
        , "to":143
      }
      , {
        "from":135
        , "to":152
      }
      , {
        "from":152
        , "to":168
      }
      , {
        "from":139
        , "to":140
      }
      , {
        "from":139
        , "to":142
      }
      , {
        "from":140
        , "to":150
      }
      , {
        "from":150
        , "to":170
      }
      , {
        "from":153
        , "to":167
      }
      , {
        "from":167
        , "to":168
      }
      , {
        "from":168
        , "to":169
      }
      , {
        "from":137
        , "to":141
      }
      , {
        "from":137
        , "to":138
      }
      , {
        "from":137
        , "to":142
      }
      , {
        "from":138
        , "to":143
      }
      , {
        "from":138
        , "to":151
      }
      , {
        "from":151
        , "to":169
      }
      , {
        "from":169
        , "to":170
      }
      , {
        "from":170
        , "to":171
      }
      , {
        "from":143
        , "to":146
      }
      , {
        "from":143
        , "to":144
      }
      , {
        "from":141
        , "to":142
      }
      , {
        "from":142
        , "to":145
      }
      , {
        "from":142
        , "to":147
      }
      , {
        "from":132
        , "to":145
      }
      , {
        "from":136
        , "to":147
      }
      , {
        "from":148
        , "to":149
      }
      , {
        "from":149
        , "to":171
      }
      , {
        "from":171
        , "to":87
      }
      , {
        "from":107
        , "to":108
      }
      , {
        "from":109
        , "to":110
      }
      , {
        "from":126
        , "to":127
      }
      , {
        "from":128
        , "to":129
      }
      , {
        "from":144
        , "to":145
      }
      , {
        "from":146
        , "to":147
      }
      , {
        "from":14
        , "to":5
      }
      , {
        "from":634
        , "to":635
      }
      , {
        "from":635
        , "to":642
      }
      , {
        "from":636
        , "to":637
      }
      , {
        "from":637
        , "to":639
      }
      , {
        "from":638
        , "to":639
      }
      , {
        "from":639
        , "to":640
      }
      , {
        "from":640
        , "to":641
      }
      , {
        "from":641
        , "to":643
      }
      , {
        "from":5
        , "to":7
      }
      , {
        "from":18
        , "to":23
      }
      , {
        "from":17
        , "to":19
      }
      , {
        "from":17
        , "to":20
      }
      , {
        "from":17
        , "to":21
      }
      , {
        "from":17
        , "to":22
      }
      , {
        "from":183
        , "to":184
      }
      , {
        "from":185
        , "to":205
      }
      , {
        "from":185
        , "to":186
      }
      , {
        "from":185
        , "to":190
      }
      , {
        "from":185
        , "to":194
      }
      , {
        "from":185
        , "to":198
      }
      , {
        "from":198
        , "to":200
      }
      , {
        "from":194
        , "to":196
      }
      , {
        "from":190
        , "to":192
      }
      , {
        "from":186
        , "to":188
      }
      , {
        "from":182
        , "to":184
      }
      , {
        "from":184
        , "to":203
      }
      , {
        "from":184
        , "to":175
      }
      , {
        "from":187
        , "to":188
      }
      , {
        "from":189
        , "to":175
      }
      , {
        "from":191
        , "to":192
      }
      , {
        "from":193
        , "to":175
      }
      , {
        "from":195
        , "to":196
      }
      , {
        "from":197
        , "to":175
      }
      , {
        "from":199
        , "to":200
      }
      , {
        "from":201
        , "to":175
      }
      , {
        "from":22
        , "to":23
      }
      , {
        "from":21
        , "to":23
      }
      , {
        "from":20
        , "to":23
      }
      , {
        "from":19
        , "to":23
      }
      , {
        "from":210
        , "to":211
      }
      , {
        "from":7
        , "to":9
      }
      , {
        "from":29
        , "to":30
      }
      , {
        "from":222
        , "to":246
      }
      , {
        "from":222
        , "to":223
      }
      , {
        "from":223
        , "to":227
      }
      , {
        "from":220
        , "to":221
      }
      , {
        "from":220
        , "to":213
      }
      , {
        "from":225
        , "to":227
      }
      , {
        "from":225
        , "to":213
      }
      , {
        "from":224
        , "to":226
      }
      , {
        "from":226
        , "to":227
      }
      , {
        "from":227
        , "to":230
      }
      , {
        "from":227
        , "to":229
      }
      , {
        "from":227
        , "to":228
      }
      , {
        "from":227
        , "to":233
      }
      , {
        "from":227
        , "to":232
      }
      , {
        "from":227
        , "to":231
      }
      , {
        "from":227
        , "to":236
      }
      , {
        "from":227
        , "to":235
      }
      , {
        "from":227
        , "to":234
      }
      , {
        "from":227
        , "to":239
      }
      , {
        "from":227
        , "to":238
      }
      , {
        "from":227
        , "to":237
      }
      , {
        "from":227
        , "to":213
      }
      , {
        "from":237
        , "to":213
      }
      , {
        "from":238
        , "to":213
      }
      , {
        "from":239
        , "to":213
      }
      , {
        "from":234
        , "to":213
      }
      , {
        "from":235
        , "to":213
      }
      , {
        "from":236
        , "to":213
      }
      , {
        "from":231
        , "to":213
      }
      , {
        "from":232
        , "to":213
      }
      , {
        "from":233
        , "to":213
      }
      , {
        "from":228
        , "to":213
      }
      , {
        "from":229
        , "to":213
      }
      , {
        "from":230
        , "to":213
      }
      , {
        "from":9
        , "to":10
      }
      , {
        "from":263
        , "to":285
      }
      , {
        "from":263
        , "to":270
      }
      , {
        "from":263
        , "to":264
      }
      , {
        "from":264
        , "to":269
      }
      , {
        "from":264
        , "to":267
      }
      , {
        "from":270
        , "to":271
      }
      , {
        "from":287
        , "to":256
      }
      , {
        "from":289
        , "to":256
      }
      , {
        "from":291
        , "to":256
      }
      , {
        "from":295
        , "to":256
      }
      , {
        "from":265
        , "to":271
      }
      , {
        "from":265
        , "to":269
      }
      , {
        "from":265
        , "to":267
      }
      , {
        "from":265
        , "to":256
      }
      , {
        "from":266
        , "to":267
      }
      , {
        "from":266
        , "to":256
      }
      , {
        "from":267
        , "to":271
      }
      , {
        "from":268
        , "to":269
      }
      , {
        "from":268
        , "to":256
      }
      , {
        "from":269
        , "to":271
      }
      , {
        "from":271
        , "to":272
      }
      , {
        "from":271
        , "to":256
      }
      , {
        "from":272
        , "to":276
      }
      , {
        "from":272
        , "to":274
      }
      , {
        "from":272
        , "to":273
      }
      , {
        "from":273
        , "to":275
      }
      , {
        "from":274
        , "to":275
      }
      , {
        "from":275
        , "to":277
      }
      , {
        "from":276
        , "to":277
      }
      , {
        "from":277
        , "to":278
      }
      , {
        "from":278
        , "to":256
      }
      , {
        "from":299
        , "to":256
      }
      , {
        "from":10
        , "to":11
      }
      , {
        "from":596
        , "to":302
      }
      , {
        "from":517
        , "to":519
      }
      , {
        "from":318
        , "to":320
      }
      , {
        "from":598
        , "to":302
      }
      , {
        "from":606
        , "to":302
      }
      , {
        "from":315
        , "to":576
      }
      , {
        "from":315
        , "to":465
      }
      , {
        "from":315
        , "to":463
      }
      , {
        "from":315
        , "to":455
      }
      , {
        "from":315
        , "to":354
      }
      , {
        "from":315
        , "to":353
      }
      , {
        "from":315
        , "to":316
      }
      , {
        "from":316
        , "to":320
      }
      , {
        "from":353
        , "to":519
      }
      , {
        "from":354
        , "to":572
      }
      , {
        "from":455
        , "to":461
      }
      , {
        "from":463
        , "to":576
      }
      , {
        "from":463
        , "to":464
      }
      , {
        "from":464
        , "to":577
      }
      , {
        "from":577
        , "to":578
      }
      , {
        "from":465
        , "to":579
      }
      , {
        "from":321
        , "to":454
      }
      , {
        "from":321
        , "to":452
      }
      , {
        "from":321
        , "to":450
      }
      , {
        "from":321
        , "to":448
      }
      , {
        "from":321
        , "to":446
      }
      , {
        "from":321
        , "to":444
      }
      , {
        "from":321
        , "to":442
      }
      , {
        "from":321
        , "to":440
      }
      , {
        "from":321
        , "to":438
      }
      , {
        "from":321
        , "to":436
      }
      , {
        "from":321
        , "to":434
      }
      , {
        "from":321
        , "to":432
      }
      , {
        "from":321
        , "to":430
      }
      , {
        "from":321
        , "to":428
      }
      , {
        "from":321
        , "to":426
      }
      , {
        "from":321
        , "to":424
      }
      , {
        "from":321
        , "to":337
      }
      , {
        "from":321
        , "to":336
      }
      , {
        "from":321
        , "to":335
      }
      , {
        "from":321
        , "to":334
      }
      , {
        "from":321
        , "to":333
      }
      , {
        "from":321
        , "to":332
      }
      , {
        "from":321
        , "to":331
      }
      , {
        "from":321
        , "to":330
      }
      , {
        "from":321
        , "to":329
      }
      , {
        "from":321
        , "to":328
      }
      , {
        "from":321
        , "to":327
      }
      , {
        "from":321
        , "to":326
      }
      , {
        "from":321
        , "to":325
      }
      , {
        "from":321
        , "to":324
      }
      , {
        "from":321
        , "to":323
      }
      , {
        "from":321
        , "to":322
      }
      , {
        "from":317
        , "to":319
      }
      , {
        "from":319
        , "to":320
      }
      , {
        "from":320
        , "to":322
      }
      , {
        "from":320
        , "to":355
      }
      , {
        "from":320
        , "to":424
      }
      , {
        "from":320
        , "to":323
      }
      , {
        "from":320
        , "to":356
      }
      , {
        "from":320
        , "to":426
      }
      , {
        "from":320
        , "to":324
      }
      , {
        "from":320
        , "to":357
      }
      , {
        "from":320
        , "to":428
      }
      , {
        "from":320
        , "to":325
      }
      , {
        "from":320
        , "to":358
      }
      , {
        "from":320
        , "to":430
      }
      , {
        "from":320
        , "to":326
      }
      , {
        "from":320
        , "to":359
      }
      , {
        "from":320
        , "to":432
      }
      , {
        "from":320
        , "to":327
      }
      , {
        "from":320
        , "to":360
      }
      , {
        "from":320
        , "to":434
      }
      , {
        "from":320
        , "to":328
      }
      , {
        "from":320
        , "to":361
      }
      , {
        "from":320
        , "to":436
      }
      , {
        "from":320
        , "to":329
      }
      , {
        "from":320
        , "to":362
      }
      , {
        "from":320
        , "to":438
      }
      , {
        "from":320
        , "to":330
      }
      , {
        "from":320
        , "to":363
      }
      , {
        "from":320
        , "to":440
      }
      , {
        "from":320
        , "to":331
      }
      , {
        "from":320
        , "to":364
      }
      , {
        "from":320
        , "to":442
      }
      , {
        "from":320
        , "to":332
      }
      , {
        "from":320
        , "to":365
      }
      , {
        "from":320
        , "to":444
      }
      , {
        "from":320
        , "to":333
      }
      , {
        "from":320
        , "to":366
      }
      , {
        "from":320
        , "to":446
      }
      , {
        "from":320
        , "to":334
      }
      , {
        "from":320
        , "to":367
      }
      , {
        "from":320
        , "to":448
      }
      , {
        "from":320
        , "to":335
      }
      , {
        "from":320
        , "to":368
      }
      , {
        "from":320
        , "to":450
      }
      , {
        "from":320
        , "to":336
      }
      , {
        "from":320
        , "to":369
      }
      , {
        "from":320
        , "to":452
      }
      , {
        "from":320
        , "to":337
      }
      , {
        "from":320
        , "to":370
      }
      , {
        "from":320
        , "to":454
      }
      , {
        "from":370
        , "to":412
      }
      , {
        "from":370
        , "to":371
      }
      , {
        "from":412
        , "to":413
      }
      , {
        "from":337
        , "to":338
      }
      , {
        "from":337
        , "to":553
      }
      , {
        "from":369
        , "to":413
      }
      , {
        "from":369
        , "to":371
      }
      , {
        "from":371
        , "to":372
      }
      , {
        "from":413
        , "to":414
      }
      , {
        "from":336
        , "to":338
      }
      , {
        "from":336
        , "to":551
      }
      , {
        "from":338
        , "to":339
      }
      , {
        "from":368
        , "to":410
      }
      , {
        "from":368
        , "to":372
      }
      , {
        "from":372
        , "to":373
      }
      , {
        "from":335
        , "to":339
      }
      , {
        "from":335
        , "to":549
      }
      , {
        "from":339
        , "to":340
      }
      , {
        "from":367
        , "to":408
      }
      , {
        "from":367
        , "to":373
      }
      , {
        "from":373
        , "to":374
      }
      , {
        "from":334
        , "to":340
      }
      , {
        "from":334
        , "to":547
      }
      , {
        "from":340
        , "to":341
      }
      , {
        "from":366
        , "to":406
      }
      , {
        "from":366
        , "to":374
      }
      , {
        "from":374
        , "to":375
      }
      , {
        "from":333
        , "to":341
      }
      , {
        "from":333
        , "to":544
      }
      , {
        "from":341
        , "to":342
      }
      , {
        "from":365
        , "to":404
      }
      , {
        "from":365
        , "to":375
      }
      , {
        "from":375
        , "to":376
      }
      , {
        "from":332
        , "to":342
      }
      , {
        "from":332
        , "to":542
      }
      , {
        "from":342
        , "to":343
      }
      , {
        "from":364
        , "to":402
      }
      , {
        "from":364
        , "to":376
      }
      , {
        "from":376
        , "to":377
      }
      , {
        "from":331
        , "to":343
      }
      , {
        "from":331
        , "to":540
      }
      , {
        "from":343
        , "to":344
      }
      , {
        "from":363
        , "to":400
      }
      , {
        "from":363
        , "to":377
      }
      , {
        "from":377
        , "to":378
      }
      , {
        "from":330
        , "to":344
      }
      , {
        "from":330
        , "to":538
      }
      , {
        "from":344
        , "to":345
      }
      , {
        "from":362
        , "to":398
      }
      , {
        "from":362
        , "to":378
      }
      , {
        "from":378
        , "to":379
      }
      , {
        "from":329
        , "to":345
      }
      , {
        "from":329
        , "to":535
      }
      , {
        "from":345
        , "to":346
      }
      , {
        "from":361
        , "to":396
      }
      , {
        "from":361
        , "to":379
      }
      , {
        "from":379
        , "to":380
      }
      , {
        "from":328
        , "to":346
      }
      , {
        "from":328
        , "to":533
      }
      , {
        "from":346
        , "to":347
      }
      , {
        "from":360
        , "to":394
      }
      , {
        "from":360
        , "to":380
      }
      , {
        "from":380
        , "to":381
      }
      , {
        "from":327
        , "to":347
      }
      , {
        "from":327
        , "to":531
      }
      , {
        "from":347
        , "to":348
      }
      , {
        "from":359
        , "to":392
      }
      , {
        "from":359
        , "to":381
      }
      , {
        "from":381
        , "to":382
      }
      , {
        "from":326
        , "to":348
      }
      , {
        "from":326
        , "to":529
      }
      , {
        "from":348
        , "to":349
      }
      , {
        "from":358
        , "to":390
      }
      , {
        "from":358
        , "to":382
      }
      , {
        "from":382
        , "to":383
      }
      , {
        "from":325
        , "to":349
      }
      , {
        "from":325
        , "to":526
      }
      , {
        "from":349
        , "to":350
      }
      , {
        "from":357
        , "to":388
      }
      , {
        "from":357
        , "to":383
      }
      , {
        "from":383
        , "to":384
      }
      , {
        "from":324
        , "to":350
      }
      , {
        "from":324
        , "to":524
      }
      , {
        "from":350
        , "to":351
      }
      , {
        "from":356
        , "to":386
      }
      , {
        "from":356
        , "to":384
      }
      , {
        "from":384
        , "to":385
      }
      , {
        "from":323
        , "to":351
      }
      , {
        "from":323
        , "to":522
      }
      , {
        "from":351
        , "to":352
      }
      , {
        "from":355
        , "to":387
      }
      , {
        "from":355
        , "to":386
      }
      , {
        "from":355
        , "to":385
      }
      , {
        "from":385
        , "to":575
      }
      , {
        "from":385
        , "to":466
      }
      , {
        "from":385
        , "to":417
      }
      , {
        "from":466
        , "to":467
      }
      , {
        "from":386
        , "to":389
      }
      , {
        "from":386
        , "to":388
      }
      , {
        "from":388
        , "to":391
      }
      , {
        "from":388
        , "to":390
      }
      , {
        "from":390
        , "to":393
      }
      , {
        "from":390
        , "to":392
      }
      , {
        "from":392
        , "to":395
      }
      , {
        "from":392
        , "to":394
      }
      , {
        "from":394
        , "to":397
      }
      , {
        "from":394
        , "to":396
      }
      , {
        "from":396
        , "to":399
      }
      , {
        "from":396
        , "to":398
      }
      , {
        "from":398
        , "to":401
      }
      , {
        "from":398
        , "to":400
      }
      , {
        "from":400
        , "to":403
      }
      , {
        "from":400
        , "to":402
      }
      , {
        "from":402
        , "to":405
      }
      , {
        "from":402
        , "to":404
      }
      , {
        "from":404
        , "to":407
      }
      , {
        "from":404
        , "to":406
      }
      , {
        "from":406
        , "to":409
      }
      , {
        "from":406
        , "to":408
      }
      , {
        "from":408
        , "to":411
      }
      , {
        "from":408
        , "to":410
      }
      , {
        "from":410
        , "to":414
      }
      , {
        "from":387
        , "to":389
      }
      , {
        "from":389
        , "to":391
      }
      , {
        "from":391
        , "to":393
      }
      , {
        "from":393
        , "to":395
      }
      , {
        "from":395
        , "to":397
      }
      , {
        "from":397
        , "to":399
      }
      , {
        "from":399
        , "to":401
      }
      , {
        "from":401
        , "to":403
      }
      , {
        "from":403
        , "to":405
      }
      , {
        "from":405
        , "to":407
      }
      , {
        "from":407
        , "to":409
      }
      , {
        "from":409
        , "to":411
      }
      , {
        "from":411
        , "to":414
      }
      , {
        "from":414
        , "to":415
      }
      , {
        "from":415
        , "to":422
      }
      , {
        "from":322
        , "to":352
      }
      , {
        "from":322
        , "to":520
      }
      , {
        "from":352
        , "to":574
      }
      , {
        "from":352
        , "to":569
      }
      , {
        "from":352
        , "to":567
      }
      , {
        "from":352
        , "to":565
      }
      , {
        "from":352
        , "to":561
      }
      , {
        "from":352
        , "to":560
      }
      , {
        "from":352
        , "to":467
      }
      , {
        "from":352
        , "to":416
      }
      , {
        "from":416
        , "to":499
      }
      , {
        "from":416
        , "to":497
      }
      , {
        "from":416
        , "to":495
      }
      , {
        "from":416
        , "to":493
      }
      , {
        "from":416
        , "to":491
      }
      , {
        "from":416
        , "to":489
      }
      , {
        "from":416
        , "to":487
      }
      , {
        "from":416
        , "to":485
      }
      , {
        "from":416
        , "to":483
      }
      , {
        "from":416
        , "to":481
      }
      , {
        "from":416
        , "to":479
      }
      , {
        "from":416
        , "to":477
      }
      , {
        "from":416
        , "to":475
      }
      , {
        "from":416
        , "to":473
      }
      , {
        "from":416
        , "to":471
      }
      , {
        "from":416
        , "to":469
      }
      , {
        "from":416
        , "to":417
      }
      , {
        "from":417
        , "to":418
      }
      , {
        "from":417
        , "to":574
      }
      , {
        "from":417
        , "to":560
      }
      , {
        "from":560
        , "to":562
      }
      , {
        "from":562
        , "to":564
      }
      , {
        "from":574
        , "to":575
      }
      , {
        "from":575
        , "to":578
      }
      , {
        "from":575
        , "to":576
      }
      , {
        "from":576
        , "to":579
      }
      , {
        "from":578
        , "to":579
      }
      , {
        "from":418
        , "to":420
      }
      , {
        "from":467
        , "to":498
      }
      , {
        "from":467
        , "to":496
      }
      , {
        "from":467
        , "to":494
      }
      , {
        "from":467
        , "to":492
      }
      , {
        "from":467
        , "to":490
      }
      , {
        "from":467
        , "to":488
      }
      , {
        "from":467
        , "to":486
      }
      , {
        "from":467
        , "to":484
      }
      , {
        "from":467
        , "to":482
      }
      , {
        "from":467
        , "to":480
      }
      , {
        "from":467
        , "to":478
      }
      , {
        "from":467
        , "to":476
      }
      , {
        "from":467
        , "to":474
      }
      , {
        "from":467
        , "to":472
      }
      , {
        "from":467
        , "to":470
      }
      , {
        "from":467
        , "to":468
      }
      , {
        "from":419
        , "to":420
      }
      , {
        "from":420
        , "to":460
      }
      , {
        "from":420
        , "to":421
      }
      , {
        "from":421
        , "to":422
      }
      , {
        "from":422
        , "to":423
      }
      , {
        "from":422
        , "to":425
      }
      , {
        "from":422
        , "to":427
      }
      , {
        "from":422
        , "to":429
      }
      , {
        "from":422
        , "to":431
      }
      , {
        "from":422
        , "to":433
      }
      , {
        "from":422
        , "to":435
      }
      , {
        "from":422
        , "to":437
      }
      , {
        "from":422
        , "to":439
      }
      , {
        "from":422
        , "to":441
      }
      , {
        "from":422
        , "to":443
      }
      , {
        "from":422
        , "to":445
      }
      , {
        "from":422
        , "to":447
      }
      , {
        "from":422
        , "to":449
      }
      , {
        "from":422
        , "to":451
      }
      , {
        "from":422
        , "to":453
      }
      , {
        "from":453
        , "to":555
      }
      , {
        "from":453
        , "to":498
      }
      , {
        "from":453
        , "to":454
      }
      , {
        "from":454
        , "to":459
      }
      , {
        "from":498
        , "to":499
      }
      , {
        "from":499
        , "to":507
      }
      , {
        "from":451
        , "to":552
      }
      , {
        "from":451
        , "to":496
      }
      , {
        "from":451
        , "to":452
      }
      , {
        "from":452
        , "to":459
      }
      , {
        "from":496
        , "to":497
      }
      , {
        "from":497
        , "to":507
      }
      , {
        "from":507
        , "to":511
      }
      , {
        "from":449
        , "to":550
      }
      , {
        "from":449
        , "to":494
      }
      , {
        "from":449
        , "to":450
      }
      , {
        "from":450
        , "to":459
      }
      , {
        "from":494
        , "to":495
      }
      , {
        "from":495
        , "to":506
      }
      , {
        "from":447
        , "to":548
      }
      , {
        "from":447
        , "to":492
      }
      , {
        "from":447
        , "to":448
      }
      , {
        "from":448
        , "to":459
      }
      , {
        "from":459
        , "to":461
      }
      , {
        "from":492
        , "to":493
      }
      , {
        "from":493
        , "to":506
      }
      , {
        "from":506
        , "to":511
      }
      , {
        "from":511
        , "to":513
      }
      , {
        "from":445
        , "to":546
      }
      , {
        "from":445
        , "to":490
      }
      , {
        "from":445
        , "to":446
      }
      , {
        "from":446
        , "to":458
      }
      , {
        "from":490
        , "to":491
      }
      , {
        "from":491
        , "to":505
      }
      , {
        "from":443
        , "to":543
      }
      , {
        "from":443
        , "to":488
      }
      , {
        "from":443
        , "to":444
      }
      , {
        "from":444
        , "to":458
      }
      , {
        "from":488
        , "to":489
      }
      , {
        "from":489
        , "to":505
      }
      , {
        "from":505
        , "to":510
      }
      , {
        "from":441
        , "to":541
      }
      , {
        "from":441
        , "to":486
      }
      , {
        "from":441
        , "to":442
      }
      , {
        "from":442
        , "to":458
      }
      , {
        "from":486
        , "to":487
      }
      , {
        "from":487
        , "to":504
      }
      , {
        "from":439
        , "to":539
      }
      , {
        "from":439
        , "to":484
      }
      , {
        "from":439
        , "to":440
      }
      , {
        "from":440
        , "to":458
      }
      , {
        "from":458
        , "to":461
      }
      , {
        "from":484
        , "to":485
      }
      , {
        "from":485
        , "to":504
      }
      , {
        "from":504
        , "to":510
      }
      , {
        "from":510
        , "to":513
      }
      , {
        "from":513
        , "to":514
      }
      , {
        "from":437
        , "to":537
      }
      , {
        "from":437
        , "to":482
      }
      , {
        "from":437
        , "to":438
      }
      , {
        "from":438
        , "to":457
      }
      , {
        "from":482
        , "to":483
      }
      , {
        "from":483
        , "to":503
      }
      , {
        "from":435
        , "to":534
      }
      , {
        "from":435
        , "to":480
      }
      , {
        "from":435
        , "to":436
      }
      , {
        "from":436
        , "to":457
      }
      , {
        "from":480
        , "to":481
      }
      , {
        "from":481
        , "to":503
      }
      , {
        "from":503
        , "to":509
      }
      , {
        "from":433
        , "to":532
      }
      , {
        "from":433
        , "to":478
      }
      , {
        "from":433
        , "to":434
      }
      , {
        "from":434
        , "to":457
      }
      , {
        "from":478
        , "to":479
      }
      , {
        "from":479
        , "to":502
      }
      , {
        "from":431
        , "to":530
      }
      , {
        "from":431
        , "to":476
      }
      , {
        "from":431
        , "to":432
      }
      , {
        "from":432
        , "to":457
      }
      , {
        "from":457
        , "to":461
      }
      , {
        "from":476
        , "to":477
      }
      , {
        "from":477
        , "to":502
      }
      , {
        "from":502
        , "to":509
      }
      , {
        "from":509
        , "to":512
      }
      , {
        "from":429
        , "to":528
      }
      , {
        "from":429
        , "to":474
      }
      , {
        "from":429
        , "to":430
      }
      , {
        "from":430
        , "to":456
      }
      , {
        "from":474
        , "to":475
      }
      , {
        "from":475
        , "to":501
      }
      , {
        "from":427
        , "to":525
      }
      , {
        "from":427
        , "to":472
      }
      , {
        "from":427
        , "to":428
      }
      , {
        "from":428
        , "to":456
      }
      , {
        "from":472
        , "to":473
      }
      , {
        "from":473
        , "to":501
      }
      , {
        "from":501
        , "to":508
      }
      , {
        "from":425
        , "to":523
      }
      , {
        "from":425
        , "to":470
      }
      , {
        "from":425
        , "to":426
      }
      , {
        "from":426
        , "to":456
      }
      , {
        "from":470
        , "to":471
      }
      , {
        "from":471
        , "to":500
      }
      , {
        "from":423
        , "to":521
      }
      , {
        "from":423
        , "to":468
      }
      , {
        "from":423
        , "to":424
      }
      , {
        "from":424
        , "to":456
      }
      , {
        "from":456
        , "to":461
      }
      , {
        "from":468
        , "to":469
      }
      , {
        "from":469
        , "to":500
      }
      , {
        "from":500
        , "to":508
      }
      , {
        "from":508
        , "to":512
      }
      , {
        "from":512
        , "to":514
      }
      , {
        "from":514
        , "to":516
      }
      , {
        "from":460
        , "to":461
      }
      , {
        "from":515
        , "to":516
      }
      , {
        "from":516
        , "to":518
      }
      , {
        "from":518
        , "to":519
      }
      , {
        "from":519
        , "to":520
      }
      , {
        "from":519
        , "to":521
      }
      , {
        "from":519
        , "to":522
      }
      , {
        "from":519
        , "to":523
      }
      , {
        "from":519
        , "to":524
      }
      , {
        "from":519
        , "to":525
      }
      , {
        "from":519
        , "to":526
      }
      , {
        "from":519
        , "to":528
      }
      , {
        "from":519
        , "to":529
      }
      , {
        "from":519
        , "to":530
      }
      , {
        "from":519
        , "to":531
      }
      , {
        "from":519
        , "to":532
      }
      , {
        "from":519
        , "to":533
      }
      , {
        "from":519
        , "to":534
      }
      , {
        "from":519
        , "to":535
      }
      , {
        "from":519
        , "to":537
      }
      , {
        "from":519
        , "to":538
      }
      , {
        "from":519
        , "to":539
      }
      , {
        "from":519
        , "to":540
      }
      , {
        "from":519
        , "to":541
      }
      , {
        "from":519
        , "to":542
      }
      , {
        "from":519
        , "to":543
      }
      , {
        "from":519
        , "to":544
      }
      , {
        "from":519
        , "to":546
      }
      , {
        "from":519
        , "to":547
      }
      , {
        "from":519
        , "to":548
      }
      , {
        "from":519
        , "to":549
      }
      , {
        "from":519
        , "to":550
      }
      , {
        "from":519
        , "to":551
      }
      , {
        "from":519
        , "to":552
      }
      , {
        "from":519
        , "to":553
      }
      , {
        "from":519
        , "to":555
      }
      , {
        "from":555
        , "to":559
      }
      , {
        "from":553
        , "to":554
      }
      , {
        "from":552
        , "to":559
      }
      , {
        "from":551
        , "to":554
      }
      , {
        "from":550
        , "to":559
      }
      , {
        "from":549
        , "to":554
      }
      , {
        "from":548
        , "to":559
      }
      , {
        "from":547
        , "to":554
      }
      , {
        "from":546
        , "to":558
      }
      , {
        "from":546
        , "to":559
      }
      , {
        "from":544
        , "to":545
      }
      , {
        "from":544
        , "to":554
      }
      , {
        "from":543
        , "to":558
      }
      , {
        "from":543
        , "to":559
      }
      , {
        "from":542
        , "to":545
      }
      , {
        "from":542
        , "to":554
      }
      , {
        "from":541
        , "to":558
      }
      , {
        "from":541
        , "to":559
      }
      , {
        "from":540
        , "to":545
      }
      , {
        "from":540
        , "to":554
      }
      , {
        "from":539
        , "to":558
      }
      , {
        "from":539
        , "to":559
      }
      , {
        "from":538
        , "to":545
      }
      , {
        "from":538
        , "to":554
      }
      , {
        "from":537
        , "to":557
      }
      , {
        "from":537
        , "to":558
      }
      , {
        "from":537
        , "to":559
      }
      , {
        "from":535
        , "to":536
      }
      , {
        "from":535
        , "to":545
      }
      , {
        "from":535
        , "to":554
      }
      , {
        "from":534
        , "to":557
      }
      , {
        "from":534
        , "to":558
      }
      , {
        "from":534
        , "to":559
      }
      , {
        "from":533
        , "to":536
      }
      , {
        "from":533
        , "to":545
      }
      , {
        "from":533
        , "to":554
      }
      , {
        "from":532
        , "to":557
      }
      , {
        "from":532
        , "to":558
      }
      , {
        "from":532
        , "to":559
      }
      , {
        "from":531
        , "to":536
      }
      , {
        "from":531
        , "to":545
      }
      , {
        "from":531
        , "to":554
      }
      , {
        "from":530
        , "to":557
      }
      , {
        "from":530
        , "to":558
      }
      , {
        "from":530
        , "to":559
      }
      , {
        "from":529
        , "to":536
      }
      , {
        "from":529
        , "to":545
      }
      , {
        "from":529
        , "to":554
      }
      , {
        "from":528
        , "to":556
      }
      , {
        "from":528
        , "to":557
      }
      , {
        "from":528
        , "to":558
      }
      , {
        "from":528
        , "to":559
      }
      , {
        "from":526
        , "to":527
      }
      , {
        "from":526
        , "to":536
      }
      , {
        "from":526
        , "to":545
      }
      , {
        "from":526
        , "to":554
      }
      , {
        "from":525
        , "to":556
      }
      , {
        "from":525
        , "to":557
      }
      , {
        "from":525
        , "to":558
      }
      , {
        "from":525
        , "to":559
      }
      , {
        "from":524
        , "to":527
      }
      , {
        "from":524
        , "to":536
      }
      , {
        "from":524
        , "to":545
      }
      , {
        "from":524
        , "to":554
      }
      , {
        "from":523
        , "to":556
      }
      , {
        "from":523
        , "to":557
      }
      , {
        "from":523
        , "to":558
      }
      , {
        "from":523
        , "to":559
      }
      , {
        "from":522
        , "to":527
      }
      , {
        "from":522
        , "to":536
      }
      , {
        "from":522
        , "to":545
      }
      , {
        "from":522
        , "to":554
      }
      , {
        "from":521
        , "to":556
      }
      , {
        "from":521
        , "to":557
      }
      , {
        "from":521
        , "to":558
      }
      , {
        "from":521
        , "to":559
      }
      , {
        "from":559
        , "to":569
      }
      , {
        "from":558
        , "to":567
      }
      , {
        "from":557
        , "to":565
      }
      , {
        "from":556
        , "to":561
      }
      , {
        "from":520
        , "to":527
      }
      , {
        "from":520
        , "to":536
      }
      , {
        "from":520
        , "to":545
      }
      , {
        "from":520
        , "to":554
      }
      , {
        "from":554
        , "to":569
      }
      , {
        "from":569
        , "to":570
      }
      , {
        "from":570
        , "to":572
      }
      , {
        "from":545
        , "to":567
      }
      , {
        "from":567
        , "to":568
      }
      , {
        "from":568
        , "to":572
      }
      , {
        "from":536
        , "to":565
      }
      , {
        "from":565
        , "to":566
      }
      , {
        "from":566
        , "to":572
      }
      , {
        "from":527
        , "to":561
      }
      , {
        "from":561
        , "to":572
      }
      , {
        "from":563
        , "to":564
      }
      , {
        "from":564
        , "to":571
      }
      , {
        "from":571
        , "to":572
      }
      , {
        "from":11
        , "to":9
      }
      , {
        "from":11
        , "to":8
      }
      , {
        "from":8
        , "to":7
      }
      , {
        "from":8
        , "to":6
      }
      , {
        "from":6
        , "to":5
      }
      , {
        "from":6
        , "to":4
      }
      , {
        "from":4
        , "to":12
      }
      , {
        "from":12
        , "to":13
      }
      , {
        "from":81
        , "to":82
      }
      , {
        "from":81
        , "to":83
      }
      , {
        "from":616
        , "to":626
      }
      , {
        "from":616
        , "to":622
      }
      , {
        "from":616
        , "to":618
      }
      , {
        "from":616
        , "to":617
      }
      , {
        "from":617
        , "to":625
      }
      , {
        "from":617
        , "to":621
      }
      , {
        "from":618
        , "to":619
      }
      , {
        "from":622
        , "to":623
      }
      , {
        "from":619
        , "to":609
      }
      , {
        "from":623
        , "to":609
      }
      , {
        "from":620
        , "to":621
      }
      , {
        "from":624
        , "to":625
      }
    ]
  }
}
