Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 21:05:49 2020
| Host         : DESKTOP-J7AHS51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file codebreaker_serial_top_timing_summary_routed.rpt -pb codebreaker_serial_top_timing_summary_routed.pb -rpx codebreaker_serial_top_timing_summary_routed.rpx -warn_on_violation
| Design       : codebreaker_serial_top
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.244        0.000                      0                  312        0.265        0.000                      0                  312        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.244        0.000                      0                  312        0.265        0.000                      0                  312        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.247ns (24.432%)  route 3.857ns (75.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           1.117    10.311    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.173    10.484 r  stopwatch_inst/mod2/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.472    10.955    stopwatch_inst/mod3/E[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_CE)      -0.558    15.199    stopwatch_inst/mod3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.247ns (24.432%)  route 3.857ns (75.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           1.117    10.311    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.173    10.484 r  stopwatch_inst/mod2/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.472    10.955    stopwatch_inst/mod3/E[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_CE)      -0.558    15.199    stopwatch_inst/mod3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.247ns (24.432%)  route 3.857ns (75.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           1.117    10.311    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.173    10.484 r  stopwatch_inst/mod2/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.472    10.955    stopwatch_inst/mod3/E[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_CE)      -0.558    15.199    stopwatch_inst/mod3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.247ns (24.432%)  route 3.857ns (75.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           1.117    10.311    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.173    10.484 r  stopwatch_inst/mod2/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.472    10.955    stopwatch_inst/mod3/E[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_CE)      -0.558    15.199    stopwatch_inst/mod3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.222ns (25.613%)  route 3.549ns (74.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.730     9.924    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I0_O)        0.148    10.072 r  stopwatch_inst/mod2/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.550    10.622    stopwatch_inst/mod2/cnt[3]_i_1__3_n_0
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625    15.255    stopwatch_inst/mod2/CLK
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[0]/C
                         clock pessimism              0.463    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.518    15.165    stopwatch_inst/mod2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod2/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.222ns (25.613%)  route 3.549ns (74.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.730     9.924    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I0_O)        0.148    10.072 r  stopwatch_inst/mod2/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.550    10.622    stopwatch_inst/mod2/cnt[3]_i_1__3_n_0
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625    15.255    stopwatch_inst/mod2/CLK
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[1]/C
                         clock pessimism              0.463    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.518    15.165    stopwatch_inst/mod2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod2/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.222ns (25.613%)  route 3.549ns (74.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.730     9.924    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I0_O)        0.148    10.072 r  stopwatch_inst/mod2/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.550    10.622    stopwatch_inst/mod2/cnt[3]_i_1__3_n_0
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625    15.255    stopwatch_inst/mod2/CLK
    SLICE_X57Y25         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[2]/C
                         clock pessimism              0.463    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.518    15.165    stopwatch_inst/mod2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.222ns (25.718%)  route 3.530ns (74.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.781     9.975    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.148    10.123 r  stopwatch_inst/mod2/cnt[3]_i_1__4/O
                         net (fo=4, routed)           0.480    10.603    stopwatch_inst/mod3/SR[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.518    15.239    stopwatch_inst/mod3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.222ns (25.718%)  route 3.530ns (74.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.781     9.975    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.148    10.123 r  stopwatch_inst/mod2/cnt[3]_i_1__4/O
                         net (fo=4, routed)           0.480    10.603    stopwatch_inst/mod3/SR[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.518    15.239    stopwatch_inst/mod3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 stopwatch_inst/mod1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.222ns (25.718%)  route 3.530ns (74.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 15.329 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.896     5.851    stopwatch_inst/mod1/CLK
    SLICE_X58Y25         FDRE                                         r  stopwatch_inst/mod1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.536     6.387 r  stopwatch_inst/mod1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.972     7.359    stopwatch_inst/mod1/Q[0]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.160     7.519 r  stopwatch_inst/mod1/cnt[3]_i_4__2/O
                         net (fo=1, routed)           1.297     8.816    stopwatch_inst/tenc/cnt_reg[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.378     9.194 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=7, routed)           0.781     9.975    stopwatch_inst/mod2/ro1
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.148    10.123 r  stopwatch_inst/mod2/cnt[3]_i_1__4/O
                         net (fo=4, routed)           0.480    10.603    stopwatch_inst/mod3/SR[0]
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.699    15.329    stopwatch_inst/mod3/CLK
    SLICE_X59Y24         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/C
                         clock pessimism              0.463    15.792    
                         clock uncertainty           -0.035    15.757    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.518    15.239    stopwatch_inst/mod3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  4.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.289ns (66.509%)  route 0.146ns (33.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    CharDrawer_inst/TX/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.223     1.952 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/Q
                         net (fo=2, routed)           0.146     2.098    CharDrawer_inst/TX/baudTimer/Q[3]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.066     2.164 r  CharDrawer_inst/TX/baudTimer/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     2.164    CharDrawer_inst/TX/baudTimer_n_0
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    CharDrawer_inst/TX/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
                         clock pessimism             -0.618     1.729    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.170     1.899    CharDrawer_inst/TX/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.255ns (62.329%)  route 0.154ns (37.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.805     1.737    Codebreaker_inst/decript0/CLK
    SLICE_X62Y30         FDRE                                         r  Codebreaker_inst/decript0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.193     1.930 r  Codebreaker_inst/decript0/i_reg[0]/Q
                         net (fo=9, routed)           0.154     2.084    Codebreaker_inst/decript0/i[0]
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.062     2.146 r  Codebreaker_inst/decript0/i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.146    Codebreaker_inst/decript0/p_1_in[5]
    SLICE_X63Y30         FDRE                                         r  Codebreaker_inst/decript0/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.123     2.355    Codebreaker_inst/decript0/CLK
    SLICE_X63Y30         FDRE                                         r  Codebreaker_inst/decript0/i_reg[5]/C
                         clock pessimism             -0.601     1.754    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.126     1.880    Codebreaker_inst/decript0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.198%)  route 0.146ns (33.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    CharDrawer_inst/TX/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.223     1.952 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/Q
                         net (fo=2, routed)           0.146     2.098    CharDrawer_inst/TX/baudTimer/Q[3]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.062     2.160 r  CharDrawer_inst/TX/baudTimer/FSM_onehot_cs[4]_i_1/O
                         net (fo=1, routed)           0.000     2.160    CharDrawer_inst/TX/baudTimer_n_1
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    CharDrawer_inst/TX/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
                         clock pessimism             -0.618     1.729    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.161     1.890    CharDrawer_inst/TX/FSM_onehot_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.331ns (76.268%)  route 0.103ns (23.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    CharDrawer_inst/TX/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.203     1.932 f  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/Q
                         net (fo=7, routed)           0.103     2.035    CharDrawer_inst/TX/FSM_onehot_cs_reg_n_0_[5]
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.128     2.163 r  CharDrawer_inst/TX/FSM_onehot_cs[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.163    CharDrawer_inst/TX_n_2
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    CharDrawer_inst/CLK
    SLICE_X60Y26         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/C
                         clock pessimism             -0.618     1.729    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.160     1.889    CharDrawer_inst/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.255ns (53.509%)  route 0.222ns (46.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    CharDrawer_inst/TX/bitCounter/CLK
    SLICE_X61Y23         FDRE                                         r  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.193     1.922 r  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/Q
                         net (fo=6, routed)           0.222     2.144    CharDrawer_inst/TX/bitCounter/bitNum[2]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.062     2.206 r  CharDrawer_inst/TX/bitCounter/FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.206    CharDrawer_inst/TX/bitCounter_n_0
    SLICE_X60Y23         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    CharDrawer_inst/TX/CLK
    SLICE_X60Y23         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
                         clock pessimism             -0.601     1.746    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.160     1.906    CharDrawer_inst/TX/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.255ns (53.397%)  route 0.223ns (46.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    CharDrawer_inst/TX/bitCounter/CLK
    SLICE_X61Y23         FDRE                                         r  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.193     1.922 f  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/Q
                         net (fo=6, routed)           0.223     2.145    CharDrawer_inst/TX/bitCounter/bitNum[2]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.062     2.207 r  CharDrawer_inst/TX/bitCounter/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.207    CharDrawer_inst/TX/bitCounter_n_1
    SLICE_X60Y23         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    CharDrawer_inst/TX/CLK
    SLICE_X60Y23         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.601     1.746    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.159     1.905    CharDrawer_inst/TX/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.255ns (56.140%)  route 0.199ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.797     1.729    stopwatch_inst/mod0/CLK
    SLICE_X59Y23         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.193     1.922 r  stopwatch_inst/mod0/cnt_reg[1]/Q
                         net (fo=7, routed)           0.199     2.122    stopwatch_inst/mod0/Q[1]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.062     2.184 r  stopwatch_inst/mod0/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.184    stopwatch_inst/mod0/p_0_in__1[2]
    SLICE_X59Y22         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.117     2.349    stopwatch_inst/mod0/CLK
    SLICE_X59Y22         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[2]/C
                         clock pessimism             -0.601     1.748    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.124     1.872    stopwatch_inst/mod0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.255ns (56.310%)  route 0.198ns (43.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.799     1.731    stopwatch_inst/mod0/CLK
    SLICE_X59Y22         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.193     1.924 r  stopwatch_inst/mod0/cnt_reg[2]/Q
                         net (fo=6, routed)           0.198     2.122    stopwatch_inst/mod0/Q[2]
    SLICE_X59Y23         LUT4 (Prop_lut4_I3_O)        0.062     2.184 r  stopwatch_inst/mod0/cnt[3]_i_3__1/O
                         net (fo=1, routed)           0.000     2.184    stopwatch_inst/mod0/p_0_in__1[3]
    SLICE_X59Y23         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.115     2.347    stopwatch_inst/mod0/CLK
    SLICE_X59Y23         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[3]/C
                         clock pessimism             -0.601     1.746    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.126     1.872    stopwatch_inst/mod0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.256ns (52.393%)  route 0.233ns (47.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.805     1.737    Codebreaker_inst/decript0/CLK
    SLICE_X62Y30         FDRE                                         r  Codebreaker_inst/decript0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.193     1.930 r  Codebreaker_inst/decript0/i_reg[0]/Q
                         net (fo=9, routed)           0.233     2.163    Codebreaker_inst/decript0/i[0]
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.063     2.226 r  Codebreaker_inst/decript0/i[2]_i_1/O
                         net (fo=1, routed)           0.000     2.226    Codebreaker_inst/decript0/p_1_in[2]
    SLICE_X62Y31         FDRE                                         r  Codebreaker_inst/decript0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.124     2.356    Codebreaker_inst/decript0/CLK
    SLICE_X62Y31         FDRE                                         r  Codebreaker_inst/decript0/i_reg[2]/C
                         clock pessimism             -0.600     1.756    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.140     1.896    Codebreaker_inst/decript0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 Codebreaker_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.305ns (63.759%)  route 0.173ns (36.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.801     1.733    Codebreaker_inst/CLK
    SLICE_X62Y26         FDRE                                         r  Codebreaker_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.177     1.910 f  Codebreaker_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=7, routed)           0.173     2.084    Codebreaker_inst/decript0/Q[2]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.128     2.212 r  Codebreaker_inst/decript0/cs[4]_i_2/O
                         net (fo=1, routed)           0.000     2.212    Codebreaker_inst/decript0/cs[4]_i_2_n_0
    SLICE_X62Y28         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.121     2.353    Codebreaker_inst/decript0/CLK
    SLICE_X62Y28         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[4]/C
                         clock pessimism             -0.600     1.753    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.124     1.877    Codebreaker_inst/decript0/cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CharDrawer_inst/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   Codebreaker_inst/decript0/cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   Codebreaker_inst/decript0/msg_byte_idx_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   Codebreaker_inst/decript0/msg_byte_idx_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   Codebreaker_inst/decript0/msg_byte_idx_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   Codebreaker_inst/decript0/msg_byte_idx_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   Codebreaker_inst/decript0/msg_byte_idx_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   Codebreaker_inst/decript0/msg_byte_idx_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   Codebreaker_inst/decript0/msg_byte_idx_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   Codebreaker_inst/decript0/msg_byte_idx_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   stopwatch_inst/mod2/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/FSM_onehot_cs_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CharDrawer_inst/TX/Sout_reg/C



