

================================================================
== Vivado HLS Report for 'VertexRouterR2'
================================================================
* Date:           Fri May 15 20:11:39 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       VertexRouterR2
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.976 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_pe_out_ready  |        3|        3|         1|          -|          -|     4|    no    |
        |- vertex_router        |        ?|        ?|         2|          1|          1|  inf |    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     3231|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      102|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|     1512|    -|
|Register             |        -|      -|     4358|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     4358|     4845|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-------+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+-------+---+----+-----+
    |VertexRouterR2_mux_42_1_1_1_U1  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    |VertexRouterR2_mux_42_1_1_1_U2  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    |VertexRouterR2_mux_42_1_1_1_U3  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    |VertexRouterR2_mux_42_1_1_1_U4  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    |VertexRouterR2_mux_42_1_1_1_U5  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    |VertexRouterR2_mux_42_1_1_1_U6  |VertexRouterR2_mux_42_1_1_1  |        0|      0|  0|  17|    0|
    +--------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                           |                             |        0|      0|  0| 102|    0|
    +--------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+------+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+------+------------+------------+
    |add_ln37_fu_1381_p2                        |     +    |      0|  0|     3|           2|           1|
    |mm2pe_count_fu_1927_p2                     |     +    |      0|  0|    32|          32|           2|
    |pe2mm_count_fu_1892_p2                     |     +    |      0|  0|    32|          32|           2|
    |and_ln96_fu_1594_p2                        |    and   |      0|  0|     2|           1|           1|
    |ap_condition_297                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_304                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_310                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_316                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_322                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_344                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_435                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_438                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_441                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_444                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_520                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_575                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_659                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_665                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_671                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_677                           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_870                           |    and   |      0|  0|     2|           1|           1|
    |grp_nbread_fu_218_p2_0                     |    and   |      0|  0|     2|           1|           0|
    |pe_in_q_fifo_V_0_read_nbread_fu_206_p2_0   |    and   |      0|  0|     2|           1|           0|
    |pe_in_q_fifo_V_1_read_nbread_fu_200_p2_0   |    and   |      0|  0|     2|           1|           0|
    |pe_in_q_fifo_V_2_read_nbread_fu_194_p2_0   |    and   |      0|  0|     2|           1|           0|
    |pe_in_q_fifo_V_3_read_nbread_fu_212_p2_0   |    and   |      0|  0|     2|           1|           0|
    |pe_req_q_fifo_V_0_read_nbread_fu_259_p2_0  |    and   |      0|  0|     2|           1|           0|
    |pe_req_q_fifo_V_1_read_nbread_fu_265_p2_0  |    and   |      0|  0|     2|           1|           0|
    |pe_req_q_fifo_V_2_read_nbread_fu_271_p2_0  |    and   |      0|  0|     2|           1|           0|
    |pe_req_q_fifo_V_3_read_nbread_fu_277_p2_0  |    and   |      0|  0|     2|           1|           0|
    |icmp_ln37_fu_1443_p2                       |   icmp   |      0|  0|     8|           2|           2|
    |icmp_ln50_fu_1501_p2                       |   icmp   |      0|  0|    20|          32|           1|
    |icmp_ln96_fu_1588_p2                       |   icmp   |      0|  0|    20|          32|           1|
    |select_ln75_1_fu_1558_p3                   |  select  |      0|  0|  1008|           1|        1024|
    |select_ln75_2_fu_1579_p3                   |  select  |      0|  0|  1008|           1|        1024|
    |select_ln75_fu_1660_p3                     |  select  |      0|  0|  1008|           1|        1024|
    |select_ln85_fu_1905_p3                     |  select  |      0|  0|    32|           1|          32|
    |ap_enable_pp0                              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln109_fu_1641_p2                       |    xor   |      0|  0|     2|           1|           2|
    |xor_ln85_fu_1898_p2                        |    xor   |      0|  0|     2|           1|           2|
    +-------------------------------------------+----------+-------+---+------+------------+------------+
    |Total                                      |          |      0|  0|  3231|         166|        3137|
    +-------------------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+------+-----------+
    |                       Name                      | LUT| Input Size| Bits | Total Bits|
    +-------------------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                                        |  21|          4|     1|          4|
    |ap_enable_reg_pp0_iter1                          |   9|          2|     1|          2|
    |ap_phi_mux_empty_n_1_phi_fu_404_p8               |  27|          5|     1|          5|
    |ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4         |   9|          2|    32|         64|
    |ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6       |  15|          3|    32|         96|
    |ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6       |  15|          3|    32|         96|
    |ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6         |  15|          3|    32|         96|
    |ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10       |  21|          4|    32|        128|
    |ap_phi_mux_mm_in_0_phi_fu_345_p4                 |   9|          2|  1024|       2048|
    |ap_phi_mux_mm_in_5_phi_fu_1263_p10               |  15|          3|  1024|       3072|
    |ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4         |   9|          2|     1|          2|
    |ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4         |  15|          3|     1|          3|
    |ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10       |  15|          3|     1|          3|
    |ap_phi_mux_mm_in_valid_3_i_phi_fu_1137_p4        |   9|          2|     1|          2|
    |ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6         |  21|          4|     1|          4|
    |ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe2mm_count_0_i_phi_fu_380_p4         |   9|          2|    32|         64|
    |ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6       |  15|          3|    28|         84|
    |ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6       |  15|          3|    28|         84|
    |ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4         |  15|          3|    32|         96|
    |ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10       |  21|          4|    32|        128|
    |ap_phi_mux_pe_2_i_0_phi_fu_516_p6                |  15|          3|     3|          9|
    |ap_phi_mux_pe_2_i_1_phi_fu_595_p6                |  15|          3|     3|          9|
    |ap_phi_mux_pe_2_i_2_phi_fu_678_p6                |  15|          3|     3|          9|
    |ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4         |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10     |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4        |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10      |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8        |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6        |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_0_9_phi_fu_1126_p4       |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10     |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4        |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10      |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8        |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6        |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_1_9_phi_fu_1115_p4       |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10     |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4        |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10      |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8        |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6        |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_2_9_phi_fu_1104_p4       |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10     |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4        |   9|          2|     1|          2|
    |ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10       |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8        |  15|          3|     1|          3|
    |ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6        |  21|          4|     1|          4|
    |ap_phi_mux_pe_out_ready_3_9_phi_fu_1093_p4       |   9|          2|     1|          2|
    |ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6            |  15|          3|    32|         96|
    |ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6      |  21|          4|     1|          4|
    |ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6      |  21|          4|     1|          4|
    |ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6      |  21|          4|     1|          4|
    |ap_phi_mux_phi_ln96_phi_fu_429_p4                |  15|          3|     1|          3|
    |ap_phi_mux_tmp_3_0_phi_fu_391_p8                 |  27|          5|  1025|       5125|
    |ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4        |  15|          3|  1024|       3072|
    |ap_phi_mux_tmp_val_data_V_phi_fu_458_p4          |  15|          3|  1024|       3072|
    |ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145  |  15|          3|    32|         96|
    |ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134    |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158  |  15|          3|    28|         84|
    |ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689     |  15|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950    |  15|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779    |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123   |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960    |  15|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759    |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112   |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970    |  15|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739    |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101   |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980    |  15|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719    |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090   |   9|          2|     1|          2|
    |ap_sig_allocacmp_pe_in_valid_load                |   9|          2|     1|          2|
    |mm2pe_count_0_i_reg_364                          |   9|          2|    32|         64|
    |mm_in_valid_0_i_reg_352                          |   9|          2|     1|          2|
    |mm_in_valid_1_i_reg_466                          |  15|          3|     1|          3|
    |pe2mm_count_0_i_reg_376                          |   9|          2|    32|         64|
    |pe_0_i_fu_170                                    |  15|          3|     3|          9|
    |pe_in_valid_fu_174                               |   9|          2|     1|          2|
    |pe_out_q_fifo_V_0_din                            |  15|          3|  1025|       3075|
    |pe_out_q_fifo_V_1_din                            |  15|          3|  1025|       3075|
    |pe_out_q_fifo_V_2_din                            |  15|          3|  1025|       3075|
    |pe_out_q_fifo_V_3_din                            |  15|          3|  1025|       3075|
    |pe_out_ready_0_2_reg_331                         |   9|          2|     1|          2|
    |pe_out_ready_0_5_reg_437                         |  27|          5|     1|          5|
    |pe_out_ready_1_2_reg_321                         |   9|          2|     1|          2|
    |pe_out_ready_2_2_reg_311                         |   9|          2|     1|          2|
    |pe_out_ready_3_2_reg_301                         |   9|          2|     1|          2|
    |pe_req_valid_0_i_fu_190                          |  21|          4|     1|          4|
    |pe_req_valid_2_i_2_reg_660                       |  21|          4|     1|          4|
    |phi_ln37_reg_290                                 |   9|          2|     2|          4|
    |phi_ln96_reg_426                                 |  15|          3|     1|          3|
    |tmp_val_data_V_2_reg_415                         |  15|          3|  1024|       3072|
    |tmp_val_data_V_reg_455                           |  15|          3|  1024|       3072|
    |tmp_val_length_fu_182                            |   9|          2|    32|         64|
    |tmp_val_offset_fu_178                            |   9|          2|    32|         64|
    +-------------------------------------------------+----+-----------+------+-----------+
    |Total                                            |1512|        305| 12043|      37016|
    +-------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------+------+----+------+-----------+
    |                       Name                      |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------+------+----+------+-----------+
    |and_ln96_reg_2065                                |     1|   0|     1|          0|
    |ap_CS_fsm                                        |     3|   0|     3|          0|
    |ap_enable_reg_pp0_iter0                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                          |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145  |    32|   0|    32|          0|
    |ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158  |    28|   0|    28|          0|
    |ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689     |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719    |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090   |     1|   0|     1|          0|
    |icmp_ln50_reg_2057                               |     1|   0|     1|          0|
    |lshr_ln75_3_reg_2124                             |    28|   0|    28|          0|
    |mm2pe_count_0_i_reg_364                          |    32|   0|    32|          0|
    |mm_in_0_reg_341                                  |  1024|   0|  1024|          0|
    |mm_in_valid_0_i_reg_352                          |     1|   0|     1|          0|
    |mm_in_valid_1_i_reg_466                          |     1|   0|     1|          0|
    |p_vld4_reg_2120                                  |     1|   0|     1|          0|
    |pe2mm_count_0_i_reg_376                          |    32|   0|    32|          0|
    |pe_0_i_fu_170                                    |     3|   0|     3|          0|
    |pe_in_valid_fu_174                               |     1|   0|     1|          0|
    |pe_out_ready_0_0_fu_154                          |     1|   0|     1|          0|
    |pe_out_ready_0_2_reg_331                         |     1|   0|     1|          0|
    |pe_out_ready_0_5_reg_437                         |     1|   0|     1|          0|
    |pe_out_ready_1_0_fu_158                          |     1|   0|     1|          0|
    |pe_out_ready_1_2_reg_321                         |     1|   0|     1|          0|
    |pe_out_ready_2_0_fu_162                          |     1|   0|     1|          0|
    |pe_out_ready_2_2_reg_311                         |     1|   0|     1|          0|
    |pe_out_ready_3_0_fu_166                          |     1|   0|     1|          0|
    |pe_out_ready_3_2_reg_301                         |     1|   0|     1|          0|
    |pe_req_valid_0_i_fu_190                          |     1|   0|     1|          0|
    |pe_req_valid_0_i_load_reg_2053                   |     1|   0|     1|          0|
    |pe_req_valid_2_i_2_reg_660                       |     1|   0|     1|          0|
    |phi_ln37_reg_290                                 |     2|   0|     2|          0|
    |phi_ln96_reg_426                                 |     1|   0|     1|          0|
    |tmp_2_reg_2074                                   |     1|   0|     1|          0|
    |tmp_val_data_V_1_fu_186                          |  1024|   0|  1024|          0|
    |tmp_val_data_V_2_reg_415                         |  1024|   0|  1024|          0|
    |tmp_val_data_V_reg_455                           |  1024|   0|  1024|          0|
    |tmp_val_length_fu_182                            |    32|   0|    32|          0|
    |tmp_val_offset_fu_178                            |    32|   0|    32|          0|
    |trunc_ln97_reg_2069                              |     2|   0|     2|          0|
    +-------------------------------------------------+------+----+------+-----------+
    |Total                                            |  4358|   0|  4358|          0|
    +-------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+-----------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+-----------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                       |  in |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|ap_rst_n                     |  in |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|ap_start                     |  in |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|ap_done                      | out |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|ap_idle                      | out |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|ap_ready                     | out |     1| ap_ctrl_hs |        VertexRouterR2       | return value |
|mm_req_q_fifo_V_din          | out |    65|   ap_fifo  |       mm_req_q_fifo_V       |    pointer   |
|mm_req_q_fifo_V_full_n       |  in |     1|   ap_fifo  |       mm_req_q_fifo_V       |    pointer   |
|mm_req_q_fifo_V_write        | out |     1|   ap_fifo  |       mm_req_q_fifo_V       |    pointer   |
|mm_in_q_fifo_V_dout          |  in |  1025|   ap_fifo  |        mm_in_q_fifo_V       |    pointer   |
|mm_in_q_fifo_V_empty_n       |  in |     1|   ap_fifo  |        mm_in_q_fifo_V       |    pointer   |
|mm_in_q_fifo_V_read          | out |     1|   ap_fifo  |        mm_in_q_fifo_V       |    pointer   |
|mm_in_q_peek_val_val_data_V  |  in |  1024|   ap_none  | mm_in_q_peek_val_val_data_V |    pointer   |
|mm_in_q_peek_val_eos         |  in |     1|   ap_none  |     mm_in_q_peek_val_eos    |    pointer   |
|mm_out_q_fifo_V_din          | out |  1025|   ap_fifo  |       mm_out_q_fifo_V       |    pointer   |
|mm_out_q_fifo_V_full_n       |  in |     1|   ap_fifo  |       mm_out_q_fifo_V       |    pointer   |
|mm_out_q_fifo_V_write        | out |     1|   ap_fifo  |       mm_out_q_fifo_V       |    pointer   |
|pe_req_q_fifo_V_0_dout       |  in |    65|   ap_fifo  |      pe_req_q_fifo_V_0      |    pointer   |
|pe_req_q_fifo_V_0_empty_n    |  in |     1|   ap_fifo  |      pe_req_q_fifo_V_0      |    pointer   |
|pe_req_q_fifo_V_0_read       | out |     1|   ap_fifo  |      pe_req_q_fifo_V_0      |    pointer   |
|pe_req_q_fifo_V_1_dout       |  in |    65|   ap_fifo  |      pe_req_q_fifo_V_1      |    pointer   |
|pe_req_q_fifo_V_1_empty_n    |  in |     1|   ap_fifo  |      pe_req_q_fifo_V_1      |    pointer   |
|pe_req_q_fifo_V_1_read       | out |     1|   ap_fifo  |      pe_req_q_fifo_V_1      |    pointer   |
|pe_req_q_fifo_V_2_dout       |  in |    65|   ap_fifo  |      pe_req_q_fifo_V_2      |    pointer   |
|pe_req_q_fifo_V_2_empty_n    |  in |     1|   ap_fifo  |      pe_req_q_fifo_V_2      |    pointer   |
|pe_req_q_fifo_V_2_read       | out |     1|   ap_fifo  |      pe_req_q_fifo_V_2      |    pointer   |
|pe_req_q_fifo_V_3_dout       |  in |    65|   ap_fifo  |      pe_req_q_fifo_V_3      |    pointer   |
|pe_req_q_fifo_V_3_empty_n    |  in |     1|   ap_fifo  |      pe_req_q_fifo_V_3      |    pointer   |
|pe_req_q_fifo_V_3_read       | out |     1|   ap_fifo  |      pe_req_q_fifo_V_3      |    pointer   |
|pe_req_q_peek_val_0          |  in |    65|   ap_none  |     pe_req_q_peek_val_0     |    pointer   |
|pe_req_q_peek_val_1          |  in |    65|   ap_none  |     pe_req_q_peek_val_1     |    pointer   |
|pe_req_q_peek_val_2          |  in |    65|   ap_none  |     pe_req_q_peek_val_2     |    pointer   |
|pe_req_q_peek_val_3          |  in |    65|   ap_none  |     pe_req_q_peek_val_3     |    pointer   |
|pe_in_q_fifo_V_0_dout        |  in |  1025|   ap_fifo  |       pe_in_q_fifo_V_0      |    pointer   |
|pe_in_q_fifo_V_0_empty_n     |  in |     1|   ap_fifo  |       pe_in_q_fifo_V_0      |    pointer   |
|pe_in_q_fifo_V_0_read        | out |     1|   ap_fifo  |       pe_in_q_fifo_V_0      |    pointer   |
|pe_in_q_fifo_V_1_dout        |  in |  1025|   ap_fifo  |       pe_in_q_fifo_V_1      |    pointer   |
|pe_in_q_fifo_V_1_empty_n     |  in |     1|   ap_fifo  |       pe_in_q_fifo_V_1      |    pointer   |
|pe_in_q_fifo_V_1_read        | out |     1|   ap_fifo  |       pe_in_q_fifo_V_1      |    pointer   |
|pe_in_q_fifo_V_2_dout        |  in |  1025|   ap_fifo  |       pe_in_q_fifo_V_2      |    pointer   |
|pe_in_q_fifo_V_2_empty_n     |  in |     1|   ap_fifo  |       pe_in_q_fifo_V_2      |    pointer   |
|pe_in_q_fifo_V_2_read        | out |     1|   ap_fifo  |       pe_in_q_fifo_V_2      |    pointer   |
|pe_in_q_fifo_V_3_dout        |  in |  1025|   ap_fifo  |       pe_in_q_fifo_V_3      |    pointer   |
|pe_in_q_fifo_V_3_empty_n     |  in |     1|   ap_fifo  |       pe_in_q_fifo_V_3      |    pointer   |
|pe_in_q_fifo_V_3_read        | out |     1|   ap_fifo  |       pe_in_q_fifo_V_3      |    pointer   |
|pe_in_q_peek_val_0           |  in |  1025|   ap_none  |      pe_in_q_peek_val_0     |    pointer   |
|pe_in_q_peek_val_1           |  in |  1025|   ap_none  |      pe_in_q_peek_val_1     |    pointer   |
|pe_in_q_peek_val_2           |  in |  1025|   ap_none  |      pe_in_q_peek_val_2     |    pointer   |
|pe_in_q_peek_val_3           |  in |  1025|   ap_none  |      pe_in_q_peek_val_3     |    pointer   |
|pe_out_q_fifo_V_0_din        | out |  1025|   ap_fifo  |      pe_out_q_fifo_V_0      |    pointer   |
|pe_out_q_fifo_V_0_full_n     |  in |     1|   ap_fifo  |      pe_out_q_fifo_V_0      |    pointer   |
|pe_out_q_fifo_V_0_write      | out |     1|   ap_fifo  |      pe_out_q_fifo_V_0      |    pointer   |
|pe_out_q_fifo_V_1_din        | out |  1025|   ap_fifo  |      pe_out_q_fifo_V_1      |    pointer   |
|pe_out_q_fifo_V_1_full_n     |  in |     1|   ap_fifo  |      pe_out_q_fifo_V_1      |    pointer   |
|pe_out_q_fifo_V_1_write      | out |     1|   ap_fifo  |      pe_out_q_fifo_V_1      |    pointer   |
|pe_out_q_fifo_V_2_din        | out |  1025|   ap_fifo  |      pe_out_q_fifo_V_2      |    pointer   |
|pe_out_q_fifo_V_2_full_n     |  in |     1|   ap_fifo  |      pe_out_q_fifo_V_2      |    pointer   |
|pe_out_q_fifo_V_2_write      | out |     1|   ap_fifo  |      pe_out_q_fifo_V_2      |    pointer   |
|pe_out_q_fifo_V_3_din        | out |  1025|   ap_fifo  |      pe_out_q_fifo_V_3      |    pointer   |
|pe_out_q_fifo_V_3_full_n     |  in |     1|   ap_fifo  |      pe_out_q_fifo_V_3      |    pointer   |
|pe_out_q_fifo_V_3_write      | out |     1|   ap_fifo  |      pe_out_q_fifo_V_3      |    pointer   |
+-----------------------------+-----+------+------------+-----------------------------+--------------+

