
STM32F401RE_HC_SR04_LIB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002158  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080022f8  080022f8  000122f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002334  08002334  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08002334  08002334  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002334  08002334  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002334  08002334  00012334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002338  08002338  00012338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800233c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000080  080023bc  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  080023bc  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002ae5  00000000  00000000  000200f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000008cc  00000000  00000000  00022bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000200  00000000  00000000  000234a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000169  00000000  00000000  000236a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000f0f8  00000000  00000000  00023811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002e0d  00000000  00000000  00032909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00054fec  00000000  00000000  00035716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000dfc  00000000  00000000  0008a704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  0008b500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080022e0 	.word	0x080022e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080022e0 	.word	0x080022e0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <gpio_init>:
 * gpioX = GPIO_TypeDef* (ie. pointer to GPIOA, GPIOB, etc, this is defined in stm32f401xe.h)
 * GPIOx_PIN_CONFIG = struct containing enums that have the bits needed for pin number and
 * 					  pin mode
 */
void gpio_init (GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	e883 0006 	stmia.w	r3, {r1, r2}
	//enable clock access to GPIOx w/ AHB1
	if(gpioX == GPIOA)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	4a2f      	ldr	r2, [pc, #188]	; (8000c4c <gpio_init+0xd0>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d106      	bne.n	8000ba0 <gpio_init+0x24>
	{
		RCC->AHB1ENR |= AHB1ENR_GPIOA_EN;
 8000b92:	4b2f      	ldr	r3, [pc, #188]	; (8000c50 <gpio_init+0xd4>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	4a2e      	ldr	r2, [pc, #184]	; (8000c50 <gpio_init+0xd4>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9e:	e035      	b.n	8000c0c <gpio_init+0x90>
	} else if(gpioX == GPIOB){
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4a2c      	ldr	r2, [pc, #176]	; (8000c54 <gpio_init+0xd8>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d106      	bne.n	8000bb6 <gpio_init+0x3a>
		RCC->AHB1ENR |= AHB1ENR_GPIOB_EN;
 8000ba8:	4b29      	ldr	r3, [pc, #164]	; (8000c50 <gpio_init+0xd4>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bac:	4a28      	ldr	r2, [pc, #160]	; (8000c50 <gpio_init+0xd4>)
 8000bae:	f043 0302 	orr.w	r3, r3, #2
 8000bb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb4:	e02a      	b.n	8000c0c <gpio_init+0x90>
	}else if(gpioX == GPIOC){
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4a27      	ldr	r2, [pc, #156]	; (8000c58 <gpio_init+0xdc>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d106      	bne.n	8000bcc <gpio_init+0x50>
		RCC->AHB1ENR |= AHB1ENR_GPIOC_EN;
 8000bbe:	4b24      	ldr	r3, [pc, #144]	; (8000c50 <gpio_init+0xd4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a23      	ldr	r2, [pc, #140]	; (8000c50 <gpio_init+0xd4>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	e01f      	b.n	8000c0c <gpio_init+0x90>
	}else if(gpioX == GPIOD){
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	4a23      	ldr	r2, [pc, #140]	; (8000c5c <gpio_init+0xe0>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d106      	bne.n	8000be2 <gpio_init+0x66>
		RCC->AHB1ENR |= AHB1ENR_GPIOD_EN;
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <gpio_init+0xd4>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd8:	4a1d      	ldr	r2, [pc, #116]	; (8000c50 <gpio_init+0xd4>)
 8000bda:	f043 0308 	orr.w	r3, r3, #8
 8000bde:	6313      	str	r3, [r2, #48]	; 0x30
 8000be0:	e014      	b.n	8000c0c <gpio_init+0x90>
	}else if(gpioX == GPIOE){
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	4a1e      	ldr	r2, [pc, #120]	; (8000c60 <gpio_init+0xe4>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d106      	bne.n	8000bf8 <gpio_init+0x7c>
		RCC->AHB1ENR |= AHB1ENR_GPIOE_EN;
 8000bea:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <gpio_init+0xd4>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a18      	ldr	r2, [pc, #96]	; (8000c50 <gpio_init+0xd4>)
 8000bf0:	f043 0310 	orr.w	r3, r3, #16
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	e009      	b.n	8000c0c <gpio_init+0x90>
	}else if(gpioX == GPIOH){
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4a1a      	ldr	r2, [pc, #104]	; (8000c64 <gpio_init+0xe8>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d121      	bne.n	8000c44 <gpio_init+0xc8>
		RCC->AHB1ENR |= AHB1ENR_GPIOH_EN;
 8000c00:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <gpio_init+0xd4>)
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	4a12      	ldr	r2, [pc, #72]	; (8000c50 <gpio_init+0xd4>)
 8000c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c0a:	6313      	str	r3, [r2, #48]	; 0x30
	} else{
		return;
	}

	//set pin mode
	gpio_set_moder(gpioX, pin);
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c12:	68f8      	ldr	r0, [r7, #12]
 8000c14:	f000 f84e 	bl	8000cb4 <gpio_set_moder>

	//set internal resistors
	gpio_set_pupdr(gpioX, pin);
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f000 f86b 	bl	8000cfa <gpio_set_pupdr>

	//set output type
	gpio_set_otyper(gpioX, pin);
 8000c24:	1d3b      	adds	r3, r7, #4
 8000c26:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f000 f81c 	bl	8000c68 <gpio_set_otyper>

	//check if alternate function needs to be set
	if(pin.PIN_MODE == GPIOx_PIN_ALTERNATE)
 8000c30:	797b      	ldrb	r3, [r7, #5]
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d107      	bne.n	8000c46 <gpio_init+0xca>
	{
		gpio_alt_func(gpioX, pin);
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c3c:	68f8      	ldr	r0, [r7, #12]
 8000c3e:	f000 f8a5 	bl	8000d8c <gpio_alt_func>
 8000c42:	e000      	b.n	8000c46 <gpio_init+0xca>
		return;
 8000c44:	bf00      	nop
	}
}
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40020000 	.word	0x40020000
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020400 	.word	0x40020400
 8000c58:	40020800 	.word	0x40020800
 8000c5c:	40020c00 	.word	0x40020c00
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40021c00 	.word	0x40021c00

08000c68 <gpio_set_otyper>:
 * available
 *
 * 8.4.2 in Ref Manual
 */
void gpio_set_otyper(GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	e883 0006 	stmia.w	r3, {r1, r2}
	//check for the output mode, 0 = push-pull,
	//1 = open-drain
	if(pin.OTYPER_MODE == GPIOx_OTYPER_PUSH_PULL)
 8000c76:	7a3b      	ldrb	r3, [r7, #8]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d109      	bne.n	8000c90 <gpio_set_otyper+0x28>
	{
		gpioX->OTYPER &= ~(1U<<pin.PIN_NUM);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	793b      	ldrb	r3, [r7, #4]
 8000c82:	4619      	mov	r1, r3
 8000c84:	2301      	movs	r3, #1
 8000c86:	408b      	lsls	r3, r1
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	401a      	ands	r2, r3
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	605a      	str	r2, [r3, #4]
	}

	if(pin.OTYPER_MODE == GPIOx_OTYPER_OPEN_DRAIN)
 8000c90:	7a3b      	ldrb	r3, [r7, #8]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d108      	bne.n	8000ca8 <gpio_set_otyper+0x40>
	{
		gpioX->OTYPER |= (1U<<pin.PIN_NUM);
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	793b      	ldrb	r3, [r7, #4]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	408b      	lsls	r3, r1
 8000ca2:	431a      	orrs	r2, r3
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	605a      	str	r2, [r3, #4]
	}
}
 8000ca8:	bf00      	nop
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <gpio_set_moder>:
 *
 * There are four modes: Output, Input, Alternate Function, and Analog Mode
 * 8.4.1 in Ref Manual
 */
void gpio_set_moder(GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	e883 0006 	stmia.w	r3, {r1, r2}
	//clear pin
	gpioX->MODER &= ~(0x3 << (2*pin.PIN_NUM));
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	793a      	ldrb	r2, [r7, #4]
 8000cc8:	0052      	lsls	r2, r2, #1
 8000cca:	2103      	movs	r1, #3
 8000ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd0:	43d2      	mvns	r2, r2
 8000cd2:	401a      	ands	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	601a      	str	r2, [r3, #0]

	//set pin mode, need to multiply by 2 because MODER is 32bit and each pin has 2 bits
	//that correspond to it's mode. PA15's mode for example can be set on bits 30 and 31
	gpioX->MODER |= (pin.PIN_MODE << (2*pin.PIN_NUM));
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	797a      	ldrb	r2, [r7, #5]
 8000cde:	4611      	mov	r1, r2
 8000ce0:	793a      	ldrb	r2, [r7, #4]
 8000ce2:	0052      	lsls	r2, r2, #1
 8000ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce8:	431a      	orrs	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	601a      	str	r2, [r3, #0]
}
 8000cee:	bf00      	nop
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <gpio_set_pupdr>:
 * Pull-up, pull-down, or none are the option available
 *
 * 8.4.4 in Ref Manual
 */
void gpio_set_pupdr(GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	b085      	sub	sp, #20
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	60f8      	str	r0, [r7, #12]
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	e883 0006 	stmia.w	r3, {r1, r2}
	//clear pupdr for the pin
	gpioX->PUPDR &= ~(0x3 << (2*pin.PIN_NUM));
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	793a      	ldrb	r2, [r7, #4]
 8000d0e:	0052      	lsls	r2, r2, #1
 8000d10:	2103      	movs	r1, #3
 8000d12:	fa01 f202 	lsl.w	r2, r1, r2
 8000d16:	43d2      	mvns	r2, r2
 8000d18:	401a      	ands	r2, r3
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	60da      	str	r2, [r3, #12]

	//check if it's not 'none', since the bits already
	//been cleared
	if(pin.PUPDR_MODE != GPIOx_PUPDR_NONE)
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d00a      	beq.n	8000d3a <gpio_set_pupdr+0x40>
	{
		//2 bits correspond to each pin
		gpioX->PUPDR |= (pin.PUPDR_MODE << (2*pin.PIN_NUM));
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	79fa      	ldrb	r2, [r7, #7]
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	793a      	ldrb	r2, [r7, #4]
 8000d2e:	0052      	lsls	r2, r2, #1
 8000d30:	fa01 f202 	lsl.w	r2, r1, r2
 8000d34:	431a      	orrs	r2, r3
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	60da      	str	r2, [r3, #12]
	}

}
 8000d3a:	bf00      	nop
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <gpio_output_bit_setreset>:
 * Atomic bit set/reset for the ODR bits using BSRR register
 *
 * 8.4.7 in Ref Manual
 */
void gpio_output_bit_setreset(GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin, uint8_t val)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	1d38      	adds	r0, r7, #4
 8000d50:	e880 0006 	stmia.w	r0, {r1, r2}
 8000d54:	70fb      	strb	r3, [r7, #3]
	//first 16 bits in BSRR are for setting
	if(val == GPIOx_BSRR_SET)
 8000d56:	78fb      	ldrb	r3, [r7, #3]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d106      	bne.n	8000d6a <gpio_output_bit_setreset+0x24>
	{
		gpioX ->BSRR = (GPIOx_SET_OUTPUT<<pin.PIN_NUM);
 8000d5c:	793b      	ldrb	r3, [r7, #4]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	2301      	movs	r3, #1
 8000d62:	4093      	lsls	r3, r2
 8000d64:	461a      	mov	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	619a      	str	r2, [r3, #24]
	}

	//next 16 bits are for resetting, so we add 16 to the pin number
	//for reset
	if(val == GPIOx_BSRR_RESET)
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d107      	bne.n	8000d80 <gpio_output_bit_setreset+0x3a>
	{
		gpioX ->BSRR = (GPIOx_SET_OUTPUT<<(pin.PIN_NUM + 16 ));
 8000d70:	793b      	ldrb	r3, [r7, #4]
 8000d72:	3310      	adds	r3, #16
 8000d74:	2201      	movs	r2, #1
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	619a      	str	r2, [r3, #24]
	}
}
 8000d80:	bf00      	nop
 8000d82:	3714      	adds	r7, #20
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <gpio_alt_func>:
 * Alternate function selection
 *
 * 8.4.9/8.4.10 in Ref Manual
 */
void gpio_alt_func(GPIO_TypeDef* gpioX, GPIOx_PIN_CONFIG pin)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	e883 0006 	stmia.w	r3, {r1, r2}
	//Px0 to Px7 are in the AFRL register
	//with Px8 to Px15 being on the AFRH register
	//just need to set the corresponding 4 bits
	//to the alternate function you want
	if(pin.PIN_NUM <=  7)
 8000d9a:	793b      	ldrb	r3, [r7, #4]
 8000d9c:	2b07      	cmp	r3, #7
 8000d9e:	d80a      	bhi.n	8000db6 <gpio_alt_func+0x2a>
	{
		gpioX->AFR[0] |= (pin.ALT_FUNC<<(pin.PIN_NUM * 4));
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	6a1b      	ldr	r3, [r3, #32]
 8000da4:	79ba      	ldrb	r2, [r7, #6]
 8000da6:	4611      	mov	r1, r2
 8000da8:	793a      	ldrb	r2, [r7, #4]
 8000daa:	0092      	lsls	r2, r2, #2
 8000dac:	fa01 f202 	lsl.w	r2, r1, r2
 8000db0:	431a      	orrs	r2, r3
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	621a      	str	r2, [r3, #32]
	}

	if(pin.PIN_NUM >  7)
 8000db6:	793b      	ldrb	r3, [r7, #4]
 8000db8:	2b07      	cmp	r3, #7
 8000dba:	d90b      	bls.n	8000dd4 <gpio_alt_func+0x48>
	{
		//subtracting the pin number by 8 because pin 8 start at bit 0 in the AFRH register
		gpioX->AFR[1] |= (pin.ALT_FUNC<<((pin.PIN_NUM - 8 )* 4));
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc0:	79ba      	ldrb	r2, [r7, #6]
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	793a      	ldrb	r2, [r7, #4]
 8000dc6:	3a08      	subs	r2, #8
 8000dc8:	0092      	lsls	r2, r2, #2
 8000dca:	fa01 f202 	lsl.w	r2, r1, r2
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <main>:
ULTRASONIC_STATE CURRENT_STATE = TRIGGER_HIGH;

//char buffer for uart transmitting
char str[30];
int main(void)
{
 8000de0:	b590      	push	{r4, r7, lr}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af04      	add	r7, sp, #16

	//init uart at 115200 baud
	uart_init(UART2, UART_BAUDRATE);
 8000de6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000dea:	4a35      	ldr	r2, [pc, #212]	; (8000ec0 <main+0xe0>)
 8000dec:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dee:	f000 fc13 	bl	8001618 <uart_init>

	//configure trigger pin for GPIOA
	gpio_init(GPIOA, TRIGGER_PIN);
 8000df2:	4b34      	ldr	r3, [pc, #208]	; (8000ec4 <main+0xe4>)
 8000df4:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000df8:	4833      	ldr	r0, [pc, #204]	; (8000ec8 <main+0xe8>)
 8000dfa:	f7ff febf 	bl	8000b7c <gpio_init>
	#ifdef HCSR04_TEST

		//initialize + enable timer immediately with input capture on PA1
		tim2_5_init_capture_compare(TMR2, ECHO_PIN);
 8000dfe:	4c33      	ldr	r4, [pc, #204]	; (8000ecc <main+0xec>)
 8000e00:	4a33      	ldr	r2, [pc, #204]	; (8000ed0 <main+0xf0>)
 8000e02:	466b      	mov	r3, sp
 8000e04:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e0a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e0e:	f000 fac5 	bl	800139c <tim2_5_init_capture_compare>
		tim2_5_enable(TMR2);
 8000e12:	4b2e      	ldr	r3, [pc, #184]	; (8000ecc <main+0xec>)
 8000e14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e16:	f000 faf7 	bl	8001408 <tim2_5_enable>
		while(1)
		{
			//switch
			switch (CURRENT_STATE)
 8000e1a:	4b2e      	ldr	r3, [pc, #184]	; (8000ed4 <main+0xf4>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d8fb      	bhi.n	8000e1a <main+0x3a>
 8000e22:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <main+0x48>)
 8000e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e28:	08000e39 	.word	0x08000e39
 8000e2c:	08000e1b 	.word	0x08000e1b
 8000e30:	08000e1b 	.word	0x08000e1b
 8000e34:	08000e89 	.word	0x08000e89
			{
				case TRIGGER_HIGH:
					//wait 60ms before next trigger
					systickDelayMS(TRIGGER_DELAY_MILLISECONDS);
 8000e38:	2346      	movs	r3, #70	; 0x46
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f8fa 	bl	8001034 <systickDelayMS>

					//generate a timer event, to reset the counter register
					tim2_5_generate_event(TMR2);
 8000e40:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <main+0xec>)
 8000e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e44:	f000 fb1c 	bl	8001480 <tim2_5_generate_event>

					//set the trigger output to high
					gpio_output_bit_setreset(GPIOA, TRIGGER_PIN, GPIOx_BSRR_SET);
 8000e48:	4a1e      	ldr	r2, [pc, #120]	; (8000ec4 <main+0xe4>)
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	ca06      	ldmia	r2, {r1, r2}
 8000e4e:	481e      	ldr	r0, [pc, #120]	; (8000ec8 <main+0xe8>)
 8000e50:	f7ff ff79 	bl	8000d46 <gpio_output_bit_setreset>

					//wait 10us while trigger is high, as datasheet states
					while(!(TMR2.TMR->CNT == TEN_MICROSECONDS_COUNT));
 8000e54:	bf00      	nop
 8000e56:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <main+0xec>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d1f9      	bne.n	8000e56 <main+0x76>

					//set trigger pin back to low
					gpio_output_bit_setreset(GPIOA, TRIGGER_PIN, GPIOx_BSRR_RESET);
 8000e62:	4a18      	ldr	r2, [pc, #96]	; (8000ec4 <main+0xe4>)
 8000e64:	2300      	movs	r3, #0
 8000e66:	ca06      	ldmia	r2, {r1, r2}
 8000e68:	4817      	ldr	r0, [pc, #92]	; (8000ec8 <main+0xe8>)
 8000e6a:	f7ff ff6c 	bl	8000d46 <gpio_output_bit_setreset>

					//increment to the echo rise state
					CURRENT_STATE++;
 8000e6e:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <main+0xf4>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <main+0xf4>)
 8000e78:	701a      	strb	r2, [r3, #0]

					//enable interrupts for capture/compare channel 2, in line with the ECHO_PIN configuration
					tim2_5_interrupt_enable(TMR2, TIM2_5_CC2_INTERRUPT);
 8000e7a:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <main+0xec>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	9200      	str	r2, [sp, #0]
 8000e80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e82:	f000 fb0e 	bl	80014a2 <tim2_5_interrupt_enable>
					break;
 8000e86:	e01a      	b.n	8000ebe <main+0xde>

				case MEASUREMENT:
					//sprintf the count in CM. the timer is set up for 10uS from the prescaler, but the formula for
					//distance measurement from the ultrasonic datasheet is: distance (CM) = time (uS) / 58, so the
					//count time must be mulitiplied by 10 to convert to uS since the timer is in 10uS increments
					sprintf(str, "%i CM\n\r", ((fallingCount - risingCount)*10)/CM_DIVISOR);
 8000e88:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <main+0xf8>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b13      	ldr	r3, [pc, #76]	; (8000edc <main+0xfc>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1ad2      	subs	r2, r2, r3
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	233a      	movs	r3, #58	; 0x3a
 8000e9e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	490e      	ldr	r1, [pc, #56]	; (8000ee0 <main+0x100>)
 8000ea6:	480f      	ldr	r0, [pc, #60]	; (8000ee4 <main+0x104>)
 8000ea8:	f000 fd7e 	bl	80019a8 <siprintf>

					//write the distance to uart using the str buffer
					uart_write_string(USART2, str);
 8000eac:	490d      	ldr	r1, [pc, #52]	; (8000ee4 <main+0x104>)
 8000eae:	480e      	ldr	r0, [pc, #56]	; (8000ee8 <main+0x108>)
 8000eb0:	f000 fd38 	bl	8001924 <uart_write_string>

					//set the state back to trigger high to begin another measurement
					CURRENT_STATE = TRIGGER_HIGH;
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <main+0xf4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
					break;
 8000eba:	bf00      	nop
 8000ebc:	e7ad      	b.n	8000e1a <main+0x3a>
			switch (CURRENT_STATE)
 8000ebe:	e7ac      	b.n	8000e1a <main+0x3a>
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	2000001c 	.word	0x2000001c
 8000ec8:	40020000 	.word	0x40020000
 8000ecc:	2000000c 	.word	0x2000000c
 8000ed0:	20000024 	.word	0x20000024
 8000ed4:	200000a4 	.word	0x200000a4
 8000ed8:	200000a0 	.word	0x200000a0
 8000edc:	2000009c 	.word	0x2000009c
 8000ee0:	080022f8 	.word	0x080022f8
 8000ee4:	200000a8 	.word	0x200000a8
 8000ee8:	40004400 	.word	0x40004400

08000eec <tim2_callback>:
 * Handles the rising edge and falling edge count capture + polarity change.
 * The interrupts will be disabled once a measurement is ready, after the counts
 * are captured
 */
static void tim2_callback(void)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af04      	add	r7, sp, #16
	switch (CURRENT_STATE)
 8000ef2:	4b2d      	ldr	r3, [pc, #180]	; (8000fa8 <tim2_callback+0xbc>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b03      	cmp	r3, #3
 8000ef8:	d851      	bhi.n	8000f9e <tim2_callback+0xb2>
 8000efa:	a201      	add	r2, pc, #4	; (adr r2, 8000f00 <tim2_callback+0x14>)
 8000efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f00:	08000f9d 	.word	0x08000f9d
 8000f04:	08000f11 	.word	0x08000f11
 8000f08:	08000f51 	.word	0x08000f51
 8000f0c:	08000f9d 	.word	0x08000f9d
		case TRIGGER_HIGH:
			break;

		case ECHO_RISING:
			//read the capture/compare register value for the capture count
			risingCount = tim2_5_capture_read(TMR2, ECHO_PIN);
 8000f10:	4c26      	ldr	r4, [pc, #152]	; (8000fac <tim2_callback+0xc0>)
 8000f12:	4a27      	ldr	r2, [pc, #156]	; (8000fb0 <tim2_callback+0xc4>)
 8000f14:	466b      	mov	r3, sp
 8000f16:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f1c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f20:	f000 fa84 	bl	800142c <tim2_5_capture_read>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4a23      	ldr	r2, [pc, #140]	; (8000fb4 <tim2_callback+0xc8>)
 8000f28:	6013      	str	r3, [r2, #0]

			//set polarity for input capture to falling edge for the next state
			tim2_5_cc_set_polarity(TMR2, ECHO_PIN, TIM2_5_FALLING_EDGE);
 8000f2a:	4c20      	ldr	r4, [pc, #128]	; (8000fac <tim2_callback+0xc0>)
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	9303      	str	r3, [sp, #12]
 8000f30:	4a1f      	ldr	r2, [pc, #124]	; (8000fb0 <tim2_callback+0xc4>)
 8000f32:	466b      	mov	r3, sp
 8000f34:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f3a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f3e:	f000 f9dd 	bl	80012fc <tim2_5_cc_set_polarity>

			//increment state to capture the input capture count on falling edge
			CURRENT_STATE++;
 8000f42:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <tim2_callback+0xbc>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	3301      	adds	r3, #1
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <tim2_callback+0xbc>)
 8000f4c:	701a      	strb	r2, [r3, #0]
			break;
 8000f4e:	e026      	b.n	8000f9e <tim2_callback+0xb2>

		case ECHO_FALLING:
			//read the capture/compare register value for the capture count
			fallingCount = tim2_5_capture_read(TMR2, ECHO_PIN);
 8000f50:	4c16      	ldr	r4, [pc, #88]	; (8000fac <tim2_callback+0xc0>)
 8000f52:	4a17      	ldr	r2, [pc, #92]	; (8000fb0 <tim2_callback+0xc4>)
 8000f54:	466b      	mov	r3, sp
 8000f56:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f60:	f000 fa64 	bl	800142c <tim2_5_capture_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	4a14      	ldr	r2, [pc, #80]	; (8000fb8 <tim2_callback+0xcc>)
 8000f68:	6013      	str	r3, [r2, #0]

			//set the polarity back to rising edge to prepare for the next measurement
			tim2_5_cc_set_polarity(TMR2, ECHO_PIN, TIM2_5_RISING_EDGE);
 8000f6a:	4c10      	ldr	r4, [pc, #64]	; (8000fac <tim2_callback+0xc0>)
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9303      	str	r3, [sp, #12]
 8000f70:	4a0f      	ldr	r2, [pc, #60]	; (8000fb0 <tim2_callback+0xc4>)
 8000f72:	466b      	mov	r3, sp
 8000f74:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f7a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f7e:	f000 f9bd 	bl	80012fc <tim2_5_cc_set_polarity>

			//increment to measurement state
			CURRENT_STATE++;
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <tim2_callback+0xbc>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <tim2_callback+0xbc>)
 8000f8c:	701a      	strb	r2, [r3, #0]

			//disable interrupt since the falling and rising edge counts have been captured
			tim2_5_interrupt_disable(TMR2, TIM2_5_CC2_INTERRUPT);
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <tim2_callback+0xc0>)
 8000f90:	2202      	movs	r2, #2
 8000f92:	9200      	str	r2, [sp, #0]
 8000f94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f96:	f000 faa6 	bl	80014e6 <tim2_5_interrupt_disable>
			break;
 8000f9a:	e000      	b.n	8000f9e <tim2_callback+0xb2>
			break;
 8000f9c:	bf00      	nop

		case MEASUREMENT:
			break;
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	3704      	adds	r7, #4
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd90      	pop	{r4, r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200000a4 	.word	0x200000a4
 8000fac:	2000000c 	.word	0x2000000c
 8000fb0:	20000024 	.word	0x20000024
 8000fb4:	2000009c 	.word	0x2000009c
 8000fb8:	200000a0 	.word	0x200000a0

08000fbc <TIM2_IRQHandler>:

//interrupt request handler, check Startup -> startup_stm32f401retx.s for implementation
void TIM2_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	tim2_callback();
 8000fc0:	f7ff ff94 	bl	8000eec <tim2_callback>
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd0:	4a14      	ldr	r2, [pc, #80]	; (8001024 <_sbrk+0x5c>)
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <_sbrk+0x60>)
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <_sbrk+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d102      	bne.n	8000fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fe4:	4b11      	ldr	r3, [pc, #68]	; (800102c <_sbrk+0x64>)
 8000fe6:	4a12      	ldr	r2, [pc, #72]	; (8001030 <_sbrk+0x68>)
 8000fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d207      	bcs.n	8001008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff8:	f000 fcf6 	bl	80019e8 <__errno>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	220c      	movs	r2, #12
 8001000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
 8001006:	e009      	b.n	800101c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <_sbrk+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <_sbrk+0x64>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4413      	add	r3, r2
 8001016:	4a05      	ldr	r2, [pc, #20]	; (800102c <_sbrk+0x64>)
 8001018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800101a:	68fb      	ldr	r3, [r7, #12]
}
 800101c:	4618      	mov	r0, r3
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20018000 	.word	0x20018000
 8001028:	00000400 	.word	0x00000400
 800102c:	200000c8 	.word	0x200000c8
 8001030:	20000218 	.word	0x20000218

08001034 <systickDelayMS>:
 * Cortex-M4 Core peripherals
 *
 * 4.4 in CortexM4 Generic User Guide
 */
void systickDelayMS(int delay)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	//4.4.5 in CortexM4 Generic User Guide
	//says to program reload value, clear current
	//value, then program the control and status
	//register
	SysTick->LOAD = SYSTICK_RELOAD_VAL; //load number of clock pulses for 1ms
 800103c:	4b17      	ldr	r3, [pc, #92]	; (800109c <systickDelayMS+0x68>)
 800103e:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001042:	605a      	str	r2, [r3, #4]

	SysTick->VAL &= ~SysTick_VAL_CURRENT_Msk ; //clear current value register
 8001044:	4b15      	ldr	r3, [pc, #84]	; (800109c <systickDelayMS+0x68>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a14      	ldr	r2, [pc, #80]	; (800109c <systickDelayMS+0x68>)
 800104a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800104e:	6093      	str	r3, [r2, #8]

	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk; //set to processor (internal) clock
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <systickDelayMS+0x68>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a11      	ldr	r2, [pc, #68]	; (800109c <systickDelayMS+0x68>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6013      	str	r3, [r2, #0]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk; //enable counter
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <systickDelayMS+0x68>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a0e      	ldr	r2, [pc, #56]	; (800109c <systickDelayMS+0x68>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6013      	str	r3, [r2, #0]

	//start delay
	for(int i = 0; i < delay; i++)
 8001068:	2300      	movs	r3, #0
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	e009      	b.n	8001082 <systickDelayMS+0x4e>
	{
		//since SysTick is a 24-bit down-counter, it should go to 0 once it's done counting,
		//which causes the flag to be raised. wait until that happens.
		while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk));
 800106e:	bf00      	nop
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <systickDelayMS+0x68>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0f9      	beq.n	8001070 <systickDelayMS+0x3c>
	for(int i = 0; i < delay; i++)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	3301      	adds	r3, #1
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	429a      	cmp	r2, r3
 8001088:	dbf1      	blt.n	800106e <systickDelayMS+0x3a>
	}

	SysTick->CTRL = 0; //clear control register once the delay is done to stop the counter
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <systickDelayMS+0x68>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000e010 	.word	0xe000e010

080010a0 <pin_init>:
/*
 * Function to initialize a given GPIO compare/capture pin as an alternate function
 * for the given timer
 */
void pin_init(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG compare)
{
 80010a0:	b590      	push	{r4, r7, lr}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	463c      	mov	r4, r7
 80010a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//setup GPIO pin
	GPIOx_PIN_CONFIG pin;
	pin.PIN_NUM = compare.PIN_NUM;
 80010ac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010b0:	743b      	strb	r3, [r7, #16]
	pin.PIN_MODE = GPIOx_PIN_ALTERNATE;
 80010b2:	2302      	movs	r3, #2
 80010b4:	747b      	strb	r3, [r7, #17]
	pin.PUPDR_MODE = GPIOx_PUPDR_NONE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	74fb      	strb	r3, [r7, #19]
	pin.OTYPER_MODE = GPIOx_OTYPER_PUSH_PULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	753b      	strb	r3, [r7, #20]

	//determine which alternate function mode to set
	//the GPIO pin as.
	//
	//Table 9. in Datasheet for mapping
	if(timer.TMR == TIM2)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010c4:	d102      	bne.n	80010cc <pin_init+0x2c>
	{
		pin.ALT_FUNC = GPIOx_ALT_AF1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	74bb      	strb	r3, [r7, #18]
 80010ca:	e00d      	b.n	80010e8 <pin_init+0x48>
	}
	else if(timer.TMR == TIM3 || timer.TMR == TIM4 || timer.TMR == TIM5)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	4a0c      	ldr	r2, [pc, #48]	; (8001100 <pin_init+0x60>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d007      	beq.n	80010e4 <pin_init+0x44>
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	4a0b      	ldr	r2, [pc, #44]	; (8001104 <pin_init+0x64>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d003      	beq.n	80010e4 <pin_init+0x44>
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	4a0a      	ldr	r2, [pc, #40]	; (8001108 <pin_init+0x68>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d109      	bne.n	80010f8 <pin_init+0x58>
	{
		pin.ALT_FUNC = GPIOx_ALT_AF2;
 80010e4:	2302      	movs	r3, #2
 80010e6:	74bb      	strb	r3, [r7, #18]
	{
		return;
	}

	//init the GPIO given pin for the timer channel
	gpio_init(compare.PORT, pin);
 80010e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80010ea:	f107 0310 	add.w	r3, r7, #16
 80010ee:	e893 0006 	ldmia.w	r3, {r1, r2}
 80010f2:	f7ff fd43 	bl	8000b7c <gpio_init>
 80010f6:	e000      	b.n	80010fa <pin_init+0x5a>
		return;
 80010f8:	bf00      	nop
}
 80010fa:	371c      	adds	r7, #28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd90      	pop	{r4, r7, pc}
 8001100:	40000400 	.word	0x40000400
 8001104:	40000800 	.word	0x40000800
 8001108:	40000c00 	.word	0x40000c00

0800110c <tim2_5_init_output_compare>:
 * Function to initialize output compare for the given timer and pin
 *
 * 13.4.7 in Ref Manual
 */
void tim2_5_init_output_compare(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG compare)
{
 800110c:	b490      	push	{r4, r7}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	463c      	mov	r4, r7
 8001114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//check for the channel, since the register and bit position will change
	//based on this, and set the bits required for the desired output
	//compare mode
	if(compare.CHANNEL == TIM2_5_CH1)
 8001118:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800111c:	2b00      	cmp	r3, #0
 800111e:	d109      	bne.n	8001134 <tim2_5_init_output_compare+0x28>
	{
		timer.TMR->CCMR1 |= (compare.OUTPUT_MODE << TIM_CCMR1_OC1M_Pos);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	699a      	ldr	r2, [r3, #24]
 8001124:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001128:	011b      	lsls	r3, r3, #4
 800112a:	4619      	mov	r1, r3
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	430a      	orrs	r2, r1
 8001130:	619a      	str	r2, [r3, #24]
 8001132:	e028      	b.n	8001186 <tim2_5_init_output_compare+0x7a>
	}
	else if(compare.CHANNEL == TIM2_5_CH2)
 8001134:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001138:	2b01      	cmp	r3, #1
 800113a:	d109      	bne.n	8001150 <tim2_5_init_output_compare+0x44>
	{
		timer.TMR->CCMR1 |= (compare.OUTPUT_MODE << TIM_CCMR1_OC2M_Pos);
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	699a      	ldr	r2, [r3, #24]
 8001140:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001144:	031b      	lsls	r3, r3, #12
 8001146:	4619      	mov	r1, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	430a      	orrs	r2, r1
 800114c:	619a      	str	r2, [r3, #24]
 800114e:	e01a      	b.n	8001186 <tim2_5_init_output_compare+0x7a>
	}
	else if(compare.CHANNEL == TIM2_5_CH3)
 8001150:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001154:	2b02      	cmp	r3, #2
 8001156:	d109      	bne.n	800116c <tim2_5_init_output_compare+0x60>
	{
		timer.TMR->CCMR2 |= (compare.OUTPUT_MODE << TIM_CCMR2_OC3M_Pos);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	69da      	ldr	r2, [r3, #28]
 800115c:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	4619      	mov	r1, r3
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	430a      	orrs	r2, r1
 8001168:	61da      	str	r2, [r3, #28]
 800116a:	e00c      	b.n	8001186 <tim2_5_init_output_compare+0x7a>
	}
	else if(compare.CHANNEL == TIM2_5_CH4)
 800116c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001170:	2b03      	cmp	r3, #3
 8001172:	d113      	bne.n	800119c <tim2_5_init_output_compare+0x90>
	{
		timer.TMR->CCMR2 |= (compare.OUTPUT_MODE << TIM_CCMR2_OC4M_Pos);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	69da      	ldr	r2, [r3, #28]
 8001178:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800117c:	031b      	lsls	r3, r3, #12
 800117e:	4619      	mov	r1, r3
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	430a      	orrs	r2, r1
 8001184:	61da      	str	r2, [r3, #28]
		return;
	}

	//enable compare output
	//13.4.9 in Ref Manual
	timer.TMR->CCER |= (1U<<(compare.CHANNEL * 4));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	6a19      	ldr	r1, [r3, #32]
 800118a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	2201      	movs	r2, #1
 8001192:	409a      	lsls	r2, r3
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	430a      	orrs	r2, r1
 8001198:	621a      	str	r2, [r3, #32]
 800119a:	e000      	b.n	800119e <tim2_5_init_output_compare+0x92>
		return;
 800119c:	bf00      	nop
}
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc90      	pop	{r4, r7}
 80011a4:	4770      	bx	lr

080011a6 <tim2_5_init_input_capture>:
 * channel
 *
 * 13.4.7 in Ref Manual
 */
void tim2_5_init_input_capture(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG compare)
{
 80011a6:	b490      	push	{r4, r7}
 80011a8:	b084      	sub	sp, #16
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	463c      	mov	r4, r7
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//set the capture/compare selection to be input on TI2 (IC1)
	//for the given channel
	if(compare.CHANNEL == TIM2_5_CH1)
 80011b2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d106      	bne.n	80011c8 <tim2_5_init_input_capture+0x22>
	{
		timer.TMR->CCMR1 |= (1U << TIM_CCMR1_CC1S_Pos);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	699a      	ldr	r2, [r3, #24]
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	f042 0201 	orr.w	r2, r2, #1
 80011c4:	619a      	str	r2, [r3, #24]
 80011c6:	e01f      	b.n	8001208 <tim2_5_init_input_capture+0x62>
	}
	else if(compare.CHANNEL == TIM2_5_CH2)
 80011c8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d106      	bne.n	80011de <tim2_5_init_input_capture+0x38>
	{
		timer.TMR->CCMR1 |= (1U << TIM_CCMR1_CC2S_Pos);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	699a      	ldr	r2, [r3, #24]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80011da:	619a      	str	r2, [r3, #24]
 80011dc:	e014      	b.n	8001208 <tim2_5_init_input_capture+0x62>
	}
	else if(compare.CHANNEL == TIM2_5_CH3)
 80011de:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d106      	bne.n	80011f4 <tim2_5_init_input_capture+0x4e>
	{
		timer.TMR->CCMR2 |= (1U << TIM_CCMR2_CC3S_Pos);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	69da      	ldr	r2, [r3, #28]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	f042 0201 	orr.w	r2, r2, #1
 80011f0:	61da      	str	r2, [r3, #28]
 80011f2:	e009      	b.n	8001208 <tim2_5_init_input_capture+0x62>
	}
	else if(compare.CHANNEL == TIM2_5_CH4)
 80011f4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d110      	bne.n	800121e <tim2_5_init_input_capture+0x78>
	{
		timer.TMR->CCMR2 |= (1U << TIM_CCMR2_CC4S_Pos);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	69da      	ldr	r2, [r3, #28]
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001206:	61da      	str	r2, [r3, #28]
		return;
	}

	//enable capture/compare output
	//13.4.9 in Ref Manual
	timer.TMR->CCER |= (1U<<(compare.CHANNEL * 4));
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	6a19      	ldr	r1, [r3, #32]
 800120c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	2201      	movs	r2, #1
 8001214:	409a      	lsls	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	621a      	str	r2, [r3, #32]
 800121c:	e000      	b.n	8001220 <tim2_5_init_input_capture+0x7a>
		return;
 800121e:	bf00      	nop
}
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bc90      	pop	{r4, r7}
 8001226:	4770      	bx	lr

08001228 <tim2_5_init>:
 * configuration
 *
 * 13.4 in Ref Manual
 */
void tim2_5_init(TIM2_5_CONFIG timer)
{
 8001228:	b490      	push	{r4, r7}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	463c      	mov	r4, r7
 8001230:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//determine which bit to enable in APB1 bus for clock
	//access to the given timer
	if(timer.TMR == TIM2)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800123a:	d106      	bne.n	800124a <tim2_5_init+0x22>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN_Msk;
 800123c:	4b2b      	ldr	r3, [pc, #172]	; (80012ec <tim2_5_init+0xc4>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	4a2a      	ldr	r2, [pc, #168]	; (80012ec <tim2_5_init+0xc4>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6413      	str	r3, [r2, #64]	; 0x40
 8001248:	e01f      	b.n	800128a <tim2_5_init+0x62>
	}
	else if(timer.TMR == TIM3)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	4a28      	ldr	r2, [pc, #160]	; (80012f0 <tim2_5_init+0xc8>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d106      	bne.n	8001260 <tim2_5_init+0x38>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN_Msk;
 8001252:	4b26      	ldr	r3, [pc, #152]	; (80012ec <tim2_5_init+0xc4>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	4a25      	ldr	r2, [pc, #148]	; (80012ec <tim2_5_init+0xc4>)
 8001258:	f043 0302 	orr.w	r3, r3, #2
 800125c:	6413      	str	r3, [r2, #64]	; 0x40
 800125e:	e014      	b.n	800128a <tim2_5_init+0x62>
	}
	else if(timer.TMR == TIM4)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <tim2_5_init+0xcc>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d106      	bne.n	8001276 <tim2_5_init+0x4e>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN_Msk;
 8001268:	4b20      	ldr	r3, [pc, #128]	; (80012ec <tim2_5_init+0xc4>)
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	4a1f      	ldr	r2, [pc, #124]	; (80012ec <tim2_5_init+0xc4>)
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6413      	str	r3, [r2, #64]	; 0x40
 8001274:	e009      	b.n	800128a <tim2_5_init+0x62>
	}
	else if(timer.TMR == TIM5)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	4a1f      	ldr	r2, [pc, #124]	; (80012f8 <tim2_5_init+0xd0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d12a      	bne.n	80012d4 <tim2_5_init+0xac>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN_Msk;
 800127e:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <tim2_5_init+0xc4>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	4a1a      	ldr	r2, [pc, #104]	; (80012ec <tim2_5_init+0xc4>)
 8001284:	f043 0308 	orr.w	r3, r3, #8
 8001288:	6413      	str	r3, [r2, #64]	; 0x40
		return;
	}

	//set the prescaler and period
	//clock speed (16MHz)/(prescaler * period) = desired delay
	if(timer.PRESCALER >= 0)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	2b00      	cmp	r3, #0
 800128e:	db23      	blt.n	80012d8 <tim2_5_init+0xb0>
	{
		timer.TMR->PSC = timer.PRESCALER - 1;
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	1e5a      	subs	r2, r3, #1
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	629a      	str	r2, [r3, #40]	; 0x28
	else
	{
		return;
	}

	if(timer.PERIOD >= 0)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	db1e      	blt.n	80012dc <tim2_5_init+0xb4>
	{
		timer.TMR->ARR = timer.PERIOD - 1;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	1e5a      	subs	r2, r3, #1
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	62da      	str	r2, [r3, #44]	; 0x2c
	{
		return;
	}

	//clear the counter
	timer.TMR->CNT = 0;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	2200      	movs	r2, #0
 80012aa:	625a      	str	r2, [r3, #36]	; 0x24

	//set counter mode (up/down)
	if(timer.COUNTER_MODE == TIM2_5_UP)
 80012ac:	793b      	ldrb	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d106      	bne.n	80012c0 <tim2_5_init+0x98>
	{
		timer.TMR->CR1 &= ~TIM_CR1_DIR_Msk;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	f022 0210 	bic.w	r2, r2, #16
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	e010      	b.n	80012e2 <tim2_5_init+0xba>
	}
	else if (timer.COUNTER_MODE == TIM2_5_DOWN)
 80012c0:	793b      	ldrb	r3, [r7, #4]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d10c      	bne.n	80012e0 <tim2_5_init+0xb8>
	{
		timer.TMR->CR1 |= TIM_CR1_DIR_Msk;
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	f042 0210 	orr.w	r2, r2, #16
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	e006      	b.n	80012e2 <tim2_5_init+0xba>
		return;
 80012d4:	bf00      	nop
 80012d6:	e004      	b.n	80012e2 <tim2_5_init+0xba>
		return;
 80012d8:	bf00      	nop
 80012da:	e002      	b.n	80012e2 <tim2_5_init+0xba>
		return;
 80012dc:	bf00      	nop
 80012de:	e000      	b.n	80012e2 <tim2_5_init+0xba>
	}
	else
	{
		return;
 80012e0:	bf00      	nop
	}
}
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc90      	pop	{r4, r7}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40000400 	.word	0x40000400
 80012f4:	40000800 	.word	0x40000800
 80012f8:	40000c00 	.word	0x40000c00

080012fc <tim2_5_cc_set_polarity>:
	timer.TMR->CR1 |= TIM_CR1_ARPE_Msk;
}


void tim2_5_cc_set_polarity(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG compare, TIM2_5_CC_POLARITY polarity)
{
 80012fc:	b490      	push	{r4, r7}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	463c      	mov	r4, r7
 8001304:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//polarity is determined by the CCxP and
	//CCxNP bits within the CCER register, these
	//are bit masks that will work for all 4 channels
	//in a "math way"
	int ccxp, ccxnp;
	ccxp = (1U << ((compare.CHANNEL * 4) + 1));
 8001308:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	3301      	adds	r3, #1
 8001310:	2201      	movs	r2, #1
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	617b      	str	r3, [r7, #20]
	ccxnp = (1U << ((compare.CHANNEL * 4) + 3));
 8001318:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	3303      	adds	r3, #3
 8001320:	2201      	movs	r2, #1
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	613b      	str	r3, [r7, #16]

	//check polarity and configure the polarity bits
	//in the CCER register
	switch(polarity)
 8001328:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800132c:	2b03      	cmp	r3, #3
 800132e:	d026      	beq.n	800137e <tim2_5_cc_set_polarity+0x82>
 8001330:	2b03      	cmp	r3, #3
 8001332:	dc2e      	bgt.n	8001392 <tim2_5_cc_set_polarity+0x96>
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <tim2_5_cc_set_polarity+0x42>
 8001338:	2b01      	cmp	r3, #1
 800133a:	d011      	beq.n	8001360 <tim2_5_cc_set_polarity+0x64>
			break;
		case TIM2_5_BOTH_EDGE:
			timer.TMR->CCER |= (ccxp | ccxnp);
			break;
	}
}
 800133c:	e029      	b.n	8001392 <tim2_5_cc_set_polarity+0x96>
			timer.TMR->CCER &= ~(ccxp);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	6a1a      	ldr	r2, [r3, #32]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	43db      	mvns	r3, r3
 8001346:	4619      	mov	r1, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	400a      	ands	r2, r1
 800134c:	621a      	str	r2, [r3, #32]
			timer.TMR->CCER &= ~(ccxnp);
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	6a1a      	ldr	r2, [r3, #32]
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	43db      	mvns	r3, r3
 8001356:	4619      	mov	r1, r3
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	400a      	ands	r2, r1
 800135c:	621a      	str	r2, [r3, #32]
			break;
 800135e:	e018      	b.n	8001392 <tim2_5_cc_set_polarity+0x96>
			timer.TMR->CCER |= ccxp;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	6a19      	ldr	r1, [r3, #32]
 8001364:	697a      	ldr	r2, [r7, #20]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	430a      	orrs	r2, r1
 800136a:	621a      	str	r2, [r3, #32]
			timer.TMR->CCER &= ~ccxnp;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	6a1a      	ldr	r2, [r3, #32]
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	43db      	mvns	r3, r3
 8001374:	4619      	mov	r1, r3
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	400a      	ands	r2, r1
 800137a:	621a      	str	r2, [r3, #32]
			break;
 800137c:	e009      	b.n	8001392 <tim2_5_cc_set_polarity+0x96>
			timer.TMR->CCER |= (ccxp | ccxnp);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	6979      	ldr	r1, [r7, #20]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	430b      	orrs	r3, r1
 8001388:	4619      	mov	r1, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	430a      	orrs	r2, r1
 800138e:	621a      	str	r2, [r3, #32]
			break;
 8001390:	bf00      	nop
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bc90      	pop	{r4, r7}
 800139a:	4770      	bx	lr

0800139c <tim2_5_init_capture_compare>:
/*
 * Function to initialize capture/compare mode for a given timer
 * pin with the channel specified
 */
void tim2_5_init_capture_compare(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG compare)
{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b089      	sub	sp, #36	; 0x24
 80013a0:	af04      	add	r7, sp, #16
 80013a2:	463c      	mov	r4, r7
 80013a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pin_init(timer, compare);
 80013a8:	466b      	mov	r3, sp
 80013aa:	f107 0220 	add.w	r2, r7, #32
 80013ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80013b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80013b4:	463b      	mov	r3, r7
 80013b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b8:	f7ff fe72 	bl	80010a0 <pin_init>

	//init the timer
	tim2_5_init(timer);
 80013bc:	463b      	mov	r3, r7
 80013be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013c0:	f7ff ff32 	bl	8001228 <tim2_5_init>

	//check which compare mode is needed and init that mode
	if(compare.CAPTURE_COMPARE_MODE == TIM2_5_OUTPUT)
 80013c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d10a      	bne.n	80013e2 <tim2_5_init_capture_compare+0x46>
	{
		tim2_5_init_output_compare(timer,compare);
 80013cc:	466b      	mov	r3, sp
 80013ce:	f107 0220 	add.w	r2, r7, #32
 80013d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80013d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80013d8:	463b      	mov	r3, r7
 80013da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013dc:	f7ff fe96 	bl	800110c <tim2_5_init_output_compare>
 80013e0:	e00f      	b.n	8001402 <tim2_5_init_capture_compare+0x66>
	}
	else if(compare.CAPTURE_COMPARE_MODE == TIM2_5_INPUT)
 80013e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d10a      	bne.n	8001400 <tim2_5_init_capture_compare+0x64>
	{
		tim2_5_init_input_capture(timer, compare);
 80013ea:	466b      	mov	r3, sp
 80013ec:	f107 0220 	add.w	r2, r7, #32
 80013f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80013f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80013f6:	463b      	mov	r3, r7
 80013f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013fa:	f7ff fed4 	bl	80011a6 <tim2_5_init_input_capture>
 80013fe:	e000      	b.n	8001402 <tim2_5_init_capture_compare+0x66>
	}
	else
	{
		return;
 8001400:	bf00      	nop
	}

	//enable timer
	//tim2_5_enable(timer);
}
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	bd90      	pop	{r4, r7, pc}

08001408 <tim2_5_enable>:
 * Function to enable timer using CR1
 *
 * 13.4.1 in Ref Manual
 */
void tim2_5_enable(TIM2_5_CONFIG timer)
{
 8001408:	b490      	push	{r4, r7}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	463c      	mov	r4, r7
 8001410:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//enable counter
	timer.TMR->CR1 |= TIM_CR1_CEN_Msk;
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	601a      	str	r2, [r3, #0]
}
 8001420:	bf00      	nop
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bc90      	pop	{r4, r7}
 8001428:	4770      	bx	lr
	...

0800142c <tim2_5_capture_read>:
 * has been set
 *
 * 13.4.5/13.4.13 in Ref Manual
 */
int tim2_5_capture_read(TIM2_5_CONFIG timer, TIM2_5_CAPTURE_COMPARE_CONFIG capture)
{
 800142c:	b490      	push	{r4, r7}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	463c      	mov	r4, r7
 8001434:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	//tim2_5_capture_wait(timer, capture);

	//determine channel, and return the value read in the
	//corresponding capture/compare register (CCRx)
	switch (capture.CHANNEL)
 8001438:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800143c:	2b03      	cmp	r3, #3
 800143e:	d817      	bhi.n	8001470 <tim2_5_capture_read+0x44>
 8001440:	a201      	add	r2, pc, #4	; (adr r2, 8001448 <tim2_5_capture_read+0x1c>)
 8001442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001446:	bf00      	nop
 8001448:	08001459 	.word	0x08001459
 800144c:	0800145f 	.word	0x0800145f
 8001450:	08001465 	.word	0x08001465
 8001454:	0800146b 	.word	0x0800146b
	{
		case (TIM2_5_CH1):
			return timer.TMR->CCR1;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800145c:	e00a      	b.n	8001474 <tim2_5_capture_read+0x48>
			break;

		case (TIM2_5_CH2):
			return timer.TMR->CCR2;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001462:	e007      	b.n	8001474 <tim2_5_capture_read+0x48>
			break;

		case (TIM2_5_CH3):
			return timer.TMR->CCR3;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001468:	e004      	b.n	8001474 <tim2_5_capture_read+0x48>
			break;

		case (TIM2_5_CH4):
			return timer.TMR->CCR4;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	e001      	b.n	8001474 <tim2_5_capture_read+0x48>
			break;
		default:
			return -1;
 8001470:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8001474:	4618      	mov	r0, r3
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bc90      	pop	{r4, r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop

08001480 <tim2_5_generate_event>:
 * register
 *
 * 13.4.6 in Ref Manual
 */
void tim2_5_generate_event(TIM2_5_CONFIG timer)
{
 8001480:	b490      	push	{r4, r7}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	463c      	mov	r4, r7
 8001488:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	timer.TMR->EGR |= TIM_EGR_UG;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	695a      	ldr	r2, [r3, #20]
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	f042 0201 	orr.w	r2, r2, #1
 8001496:	615a      	str	r2, [r3, #20]
}
 8001498:	bf00      	nop
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bc90      	pop	{r4, r7}
 80014a0:	4770      	bx	lr

080014a2 <tim2_5_interrupt_enable>:
 * The Timer must be enabled + initialized before this
 *
 * 13.4.4 in Ref Manual
 */
void tim2_5_interrupt_enable(TIM2_5_CONFIG timer, TIM2_5_INTERRUPT_EN interrupt)
{
 80014a2:	b590      	push	{r4, r7, lr}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	463c      	mov	r4, r7
 80014aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//clear the interrupt bit, then enable
	timer.TMR->DIER &= ~(1U << interrupt);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	68d9      	ldr	r1, [r3, #12]
 80014b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014b6:	2201      	movs	r2, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43da      	mvns	r2, r3
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	400a      	ands	r2, r1
 80014c2:	60da      	str	r2, [r3, #12]
	timer.TMR->DIER |= (1U << interrupt);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	68d9      	ldr	r1, [r3, #12]
 80014c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014cc:	2201      	movs	r2, #1
 80014ce:	409a      	lsls	r2, r3
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	430a      	orrs	r2, r1
 80014d4:	60da      	str	r2, [r3, #12]

	tim2_5_nvic_enable(timer);
 80014d6:	463b      	mov	r3, r7
 80014d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014da:	f000 f85d 	bl	8001598 <tim2_5_nvic_enable>
}
 80014de:	bf00      	nop
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd90      	pop	{r4, r7, pc}

080014e6 <tim2_5_interrupt_disable>:
 * a specified timer using the DMA/Interrupt ENR
 *
 * 13.4.4 in Ref Manual
 */
void tim2_5_interrupt_disable(TIM2_5_CONFIG timer, TIM2_5_INTERRUPT_EN interrupt)
{
 80014e6:	b590      	push	{r4, r7, lr}
 80014e8:	b085      	sub	sp, #20
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	463c      	mov	r4, r7
 80014ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//clear the interrupt bit, then enable
	timer.TMR->DIER &= ~(1U << interrupt);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	68d9      	ldr	r1, [r3, #12]
 80014f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014fa:	2201      	movs	r2, #1
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43da      	mvns	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	400a      	ands	r2, r1
 8001506:	60da      	str	r2, [r3, #12]

	tim2_5_nvic_disable(timer);
 8001508:	463b      	mov	r3, r7
 800150a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800150c:	f000 f804 	bl	8001518 <tim2_5_nvic_disable>
}
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	bd90      	pop	{r4, r7, pc}

08001518 <tim2_5_nvic_disable>:
 *
 * The NVIC interrupt enable register can be
 * seen in 4.2.1 in the Cortex-M4 User Guide.
 */
void tim2_5_nvic_disable(TIM2_5_CONFIG timer)
{
 8001518:	b490      	push	{r4, r7}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	463c      	mov	r4, r7
 8001520:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//check the which timer it is, then enable that global
	//interrupt. the bit positions with ISER can be seen in Table 38
	//in the Ref Manual, but bits 28 to 30 are TIM2 to TIM4, and
	//TIM5 = 50
	if(timer.TMR == TIM2)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800152a:	d106      	bne.n	800153a <tim2_5_nvic_disable+0x22>
	{
		NVIC->ISER[0] &= ~(1U << TIM2_IRQn);
 800152c:	4b16      	ldr	r3, [pc, #88]	; (8001588 <tim2_5_nvic_disable+0x70>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a15      	ldr	r2, [pc, #84]	; (8001588 <tim2_5_nvic_disable+0x70>)
 8001532:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	e021      	b.n	800157e <tim2_5_nvic_disable+0x66>
	}
	else if(timer.TMR == TIM3)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	4a13      	ldr	r2, [pc, #76]	; (800158c <tim2_5_nvic_disable+0x74>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d106      	bne.n	8001550 <tim2_5_nvic_disable+0x38>
	{
		NVIC->ISER[0] &= ~(1U << TIM3_IRQn);
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <tim2_5_nvic_disable+0x70>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a10      	ldr	r2, [pc, #64]	; (8001588 <tim2_5_nvic_disable+0x70>)
 8001548:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e016      	b.n	800157e <tim2_5_nvic_disable+0x66>
	}
	else if(timer.TMR == TIM4)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	4a0f      	ldr	r2, [pc, #60]	; (8001590 <tim2_5_nvic_disable+0x78>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d106      	bne.n	8001566 <tim2_5_nvic_disable+0x4e>
	{
		NVIC->ISER[0] &= ~(1U << TIM4_IRQn);
 8001558:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <tim2_5_nvic_disable+0x70>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <tim2_5_nvic_disable+0x70>)
 800155e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e00b      	b.n	800157e <tim2_5_nvic_disable+0x66>
	}
	else if(timer.TMR == TIM5)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <tim2_5_nvic_disable+0x7c>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d106      	bne.n	800157c <tim2_5_nvic_disable+0x64>
	{
		NVIC->ISER[1] &= ~(1U << (TIM5_IRQn-32));
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <tim2_5_nvic_disable+0x70>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <tim2_5_nvic_disable+0x70>)
 8001574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001578:	6053      	str	r3, [r2, #4]
 800157a:	e000      	b.n	800157e <tim2_5_nvic_disable+0x66>
	}
	else
	{
		return;
 800157c:	bf00      	nop
	}
}
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bc90      	pop	{r4, r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000e100 	.word	0xe000e100
 800158c:	40000400 	.word	0x40000400
 8001590:	40000800 	.word	0x40000800
 8001594:	40000c00 	.word	0x40000c00

08001598 <tim2_5_nvic_enable>:
 *
 * The NVIC interrupt enable register can be
 * seen in 4.2.1 in the Cortex-M4 User Guide.
 */
void tim2_5_nvic_enable(TIM2_5_CONFIG timer)
{
 8001598:	b490      	push	{r4, r7}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	463c      	mov	r4, r7
 80015a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//check the which timer it is, then enable that global
	//interrupt. the bit positions with ISER can be seen in Table 38
	//in the Ref Manual, but bits 28 to 30 are TIM2 to TIM4, and
	//TIM5 = 50
	if(timer.TMR == TIM2)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015aa:	d106      	bne.n	80015ba <tim2_5_nvic_enable+0x22>
	{
		NVIC->ISER[0] |= (1U << TIM2_IRQn);
 80015ac:	4b16      	ldr	r3, [pc, #88]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a15      	ldr	r2, [pc, #84]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b6:	6013      	str	r3, [r2, #0]
 80015b8:	e021      	b.n	80015fe <tim2_5_nvic_enable+0x66>
	}
	else if(timer.TMR == TIM3)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	4a13      	ldr	r2, [pc, #76]	; (800160c <tim2_5_nvic_enable+0x74>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d106      	bne.n	80015d0 <tim2_5_nvic_enable+0x38>
	{
		NVIC->ISER[0] |= (1U << TIM3_IRQn);
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a10      	ldr	r2, [pc, #64]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015cc:	6013      	str	r3, [r2, #0]
 80015ce:	e016      	b.n	80015fe <tim2_5_nvic_enable+0x66>
	}
	else if(timer.TMR == TIM4)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	4a0f      	ldr	r2, [pc, #60]	; (8001610 <tim2_5_nvic_enable+0x78>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d106      	bne.n	80015e6 <tim2_5_nvic_enable+0x4e>
	{
		NVIC->ISER[0] |= (1U << TIM4_IRQn);
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e00b      	b.n	80015fe <tim2_5_nvic_enable+0x66>
	}
	else if(timer.TMR == TIM5)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	4a0a      	ldr	r2, [pc, #40]	; (8001614 <tim2_5_nvic_enable+0x7c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d106      	bne.n	80015fc <tim2_5_nvic_enable+0x64>
	{
		NVIC->ISER[1] |= (1U << (TIM5_IRQn-32));
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	4a05      	ldr	r2, [pc, #20]	; (8001608 <tim2_5_nvic_enable+0x70>)
 80015f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015f8:	6053      	str	r3, [r2, #4]
 80015fa:	e000      	b.n	80015fe <tim2_5_nvic_enable+0x66>
	}
	else
	{
		return;
 80015fc:	bf00      	nop
	}
}
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bc90      	pop	{r4, r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e100 	.word	0xe000e100
 800160c:	40000400 	.word	0x40000400
 8001610:	40000800 	.word	0x40000800
 8001614:	40000c00 	.word	0x40000c00

08001618 <uart_init>:
 *
 * Takes a UART struct containing port, pin numbers for RX/TX
 * and USART number. Also takes baudrate.
 */
void uart_init(UART_CONFIG UART, uint32_t baudrate)
{
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b089      	sub	sp, #36	; 0x24
 800161c:	af00      	add	r7, sp, #0
 800161e:	1d3c      	adds	r4, r7, #4
 8001620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001624:	603b      	str	r3, [r7, #0]
	 * GPIO pin that was specified
	 *
	 * Table 9. in the datasheet shows that AF08 is
	 * for USART6, and the other two are AF07
	*/
	if(UART.TX != USARTX_TX_NONE)
 8001626:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800162a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800162e:	d019      	beq.n	8001664 <uart_init+0x4c>
	{
		GPIOx_PIN_CONFIG TX_Pin;

		if(UART.USART == USART6)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	4a25      	ldr	r2, [pc, #148]	; (80016c8 <uart_init+0xb0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d102      	bne.n	800163e <uart_init+0x26>
		{
			TX_Pin.ALT_FUNC = GPIOx_ALT_AF8;
 8001638:	2308      	movs	r3, #8
 800163a:	76bb      	strb	r3, [r7, #26]
 800163c:	e001      	b.n	8001642 <uart_init+0x2a>
		} else
		{
			TX_Pin.ALT_FUNC = GPIOx_ALT_AF7;
 800163e:	2307      	movs	r3, #7
 8001640:	76bb      	strb	r3, [r7, #26]
		}

		TX_Pin.PIN_MODE = GPIOx_PIN_ALTERNATE;
 8001642:	2302      	movs	r3, #2
 8001644:	767b      	strb	r3, [r7, #25]

		TX_Pin.PIN_NUM = UART.TX;
 8001646:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	763b      	strb	r3, [r7, #24]

		TX_Pin.PUPDR_MODE = GPIOx_PUPDR_NONE;
 800164e:	2300      	movs	r3, #0
 8001650:	76fb      	strb	r3, [r7, #27]

		TX_Pin.OTYPER_MODE = GPIOx_OTYPER_PUSH_PULL;
 8001652:	2300      	movs	r3, #0
 8001654:	773b      	strb	r3, [r7, #28]

		gpio_init(UART.PORT, TX_Pin);
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f107 0318 	add.w	r3, r7, #24
 800165c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001660:	f7ff fa8c 	bl	8000b7c <gpio_init>
	}

	if(UART.RX != USARTX_RX_NONE)
 8001664:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166c:	d019      	beq.n	80016a2 <uart_init+0x8a>
	{
		GPIOx_PIN_CONFIG RX_Pin;

		if(UART.USART == USART6)
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	4a15      	ldr	r2, [pc, #84]	; (80016c8 <uart_init+0xb0>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d102      	bne.n	800167c <uart_init+0x64>
		{
			RX_Pin.ALT_FUNC = GPIOx_ALT_AF8;
 8001676:	2308      	movs	r3, #8
 8001678:	74bb      	strb	r3, [r7, #18]
 800167a:	e001      	b.n	8001680 <uart_init+0x68>
		} else
		{
			RX_Pin.ALT_FUNC = GPIOx_ALT_AF7;
 800167c:	2307      	movs	r3, #7
 800167e:	74bb      	strb	r3, [r7, #18]
		}

		RX_Pin.PIN_MODE = GPIOx_PIN_ALTERNATE;
 8001680:	2302      	movs	r3, #2
 8001682:	747b      	strb	r3, [r7, #17]

		RX_Pin.PIN_NUM = UART.RX;
 8001684:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	743b      	strb	r3, [r7, #16]

		RX_Pin.PUPDR_MODE = GPIOx_PUPDR_NONE;
 800168c:	2300      	movs	r3, #0
 800168e:	74fb      	strb	r3, [r7, #19]

		RX_Pin.OTYPER_MODE = GPIOx_OTYPER_PUSH_PULL;
 8001690:	2300      	movs	r3, #0
 8001692:	753b      	strb	r3, [r7, #20]

		gpio_init(UART.PORT, RX_Pin);
 8001694:	68f8      	ldr	r0, [r7, #12]
 8001696:	f107 0310 	add.w	r3, r7, #16
 800169a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800169e:	f7ff fa6d 	bl	8000b7c <gpio_init>
	}

	//enable USART on APB1/APB2 clock bus
	uart_enable_clk(UART);
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016a8:	f000 f810 	bl	80016cc <uart_enable_clk>

	//set baudrate in BRR register
	uart_baudrate(UART, baudrate);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	1d3a      	adds	r2, r7, #4
 80016b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80016b2:	f000 f83d 	bl	8001730 <uart_baudrate>

	//enable uart/tx/rx in CR1 register
	uart_cr1_enable(UART);
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016bc:	f000 f8f4 	bl	80018a8 <uart_cr1_enable>
}
 80016c0:	bf00      	nop
 80016c2:	3724      	adds	r7, #36	; 0x24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	40011400 	.word	0x40011400

080016cc <uart_enable_clk>:
 * Function for enabling clock access depending on the USART
 *
 * Based on Fig. 3 in Datasheet, APB1 = USART2, APB2 = USART1/USART6
 */
void uart_enable_clk(UART_CONFIG UART)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Set USART enable bit in peripheral clock enable
	//register for clock access (6.3.11/6.3.12 in Ref Manual)
	//APB1 = 42MHz
	//APB2 = 84MHz
	if(UART.USART == USART2)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	4a11      	ldr	r2, [pc, #68]	; (8001720 <uart_enable_clk+0x54>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d105      	bne.n	80016ec <uart_enable_clk+0x20>
	{
		RCC->APB1ENR |= USART2_EN;
 80016e0:	4b10      	ldr	r3, [pc, #64]	; (8001724 <uart_enable_clk+0x58>)
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	4a0f      	ldr	r2, [pc, #60]	; (8001724 <uart_enable_clk+0x58>)
 80016e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ea:	6413      	str	r3, [r2, #64]	; 0x40
	}
	if(UART.USART == USART1)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	4a0e      	ldr	r2, [pc, #56]	; (8001728 <uart_enable_clk+0x5c>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d105      	bne.n	8001700 <uart_enable_clk+0x34>
	{
		RCC->APB2ENR |= USART1_EN;
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <uart_enable_clk+0x58>)
 80016f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f8:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <uart_enable_clk+0x58>)
 80016fa:	f043 0310 	orr.w	r3, r3, #16
 80016fe:	6453      	str	r3, [r2, #68]	; 0x44
	}
	if(UART.USART == USART6)
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	4a0a      	ldr	r2, [pc, #40]	; (800172c <uart_enable_clk+0x60>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d105      	bne.n	8001714 <uart_enable_clk+0x48>
	{
		RCC->APB2ENR |= USART6_EN;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <uart_enable_clk+0x58>)
 800170a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170c:	4a05      	ldr	r2, [pc, #20]	; (8001724 <uart_enable_clk+0x58>)
 800170e:	f043 0320 	orr.w	r3, r3, #32
 8001712:	6453      	str	r3, [r2, #68]	; 0x44
	}

}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	40004400 	.word	0x40004400
 8001724:	40023800 	.word	0x40023800
 8001728:	40011000 	.word	0x40011000
 800172c:	40011400 	.word	0x40011400

08001730 <uart_baudrate>:
 * Function to configure USART baudrate
 *
 * Based on the formula in 19.3.4 in Ref Manual
 */
void uart_baudrate(UART_CONFIG UART,uint32_t bd)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b08f      	sub	sp, #60	; 0x3c
 8001734:	af00      	add	r7, sp, #0
 8001736:	1d3c      	adds	r4, r7, #4
 8001738:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800173c:	603b      	str	r3, [r7, #0]
	double USARTDIV = 0; //stores number to be coded to USART_BRR register
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	int i_frac = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
	int mantissa = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
	double frac = 0;
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double fracDiff = 0;
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	f04f 0300 	mov.w	r3, #0
 8001766:	e9c7 2304 	strd	r2, r3, [r7, #16]

	if(UART.USART == USART2)
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	4a48      	ldr	r2, [pc, #288]	; (8001890 <uart_baudrate+0x160>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d110      	bne.n	8001794 <uart_baudrate+0x64>
	{
		//16MHz
		USARTDIV = ((double)APB1_FREQ)/((double)(16*bd));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fec4 	bl	8000504 <__aeabi_ui2d>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	a141      	add	r1, pc, #260	; (adr r1, 8001888 <uart_baudrate+0x158>)
 8001782:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001786:	f7ff f861 	bl	800084c <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001792:	e00b      	b.n	80017ac <uart_baudrate+0x7c>
	} else{
		USARTDIV = APB2_FREQ/(16*bd);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	4a3e      	ldr	r2, [pc, #248]	; (8001894 <uart_baudrate+0x164>)
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe feb0 	bl	8000504 <__aeabi_ui2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	mantissa = (int)USARTDIV; //getting the DIV_MANTISSA part
 80017ac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80017b0:	f7ff f9bc 	bl	8000b2c <__aeabi_d2iz>
 80017b4:	4603      	mov	r3, r0
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	frac = (USARTDIV - mantissa) * 16; //getting DIV_Fraction part
 80017b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80017ba:	f7fe feb3 	bl	8000524 <__aeabi_i2d>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80017c6:	f7fe fd5f 	bl	8000288 <__aeabi_dsub>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	4b30      	ldr	r3, [pc, #192]	; (8001898 <uart_baudrate+0x168>)
 80017d8:	f7fe ff0e 	bl	80005f8 <__aeabi_dmul>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	e9c7 2308 	strd	r2, r3, [r7, #32]

	//DIV_Fraction is 4 bits, so anything higher than 15d (0xF) is an overflow
	if(frac > 15)
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	4b2c      	ldr	r3, [pc, #176]	; (800189c <uart_baudrate+0x16c>)
 80017ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80017ee:	f7ff f993 	bl	8000b18 <__aeabi_dcmpgt>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d008      	beq.n	800180a <uart_baudrate+0xda>
	{
		//carry over the overflow to the mantissa
		mantissa += 1;
 80017f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017fa:	3301      	adds	r3, #1
 80017fc:	62fb      	str	r3, [r7, #44]	; 0x2c
		frac = 0;
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	e9c7 2308 	strd	r2, r3, [r7, #32]
	}

	//need to check decimal for rounding purposes, since round() doesn't seem to work
	fracDiff = frac - ((int) frac);
 800180a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800180e:	f7ff f98d 	bl	8000b2c <__aeabi_d2iz>
 8001812:	4603      	mov	r3, r0
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe fe85 	bl	8000524 <__aeabi_i2d>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001822:	f7fe fd31 	bl	8000288 <__aeabi_dsub>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	e9c7 2304 	strd	r2, r3, [r7, #16]

	if(fracDiff >= 0.5)
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <uart_baudrate+0x170>)
 8001834:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001838:	f7ff f964 	bl	8000b04 <__aeabi_dcmpge>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d00a      	beq.n	8001858 <uart_baudrate+0x128>
	{
		frac++;
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <uart_baudrate+0x174>)
 8001848:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800184c:	f7fe fd1e 	bl	800028c <__adddf3>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	e9c7 2308 	strd	r2, r3, [r7, #32]
	}

	i_frac = (int)(frac); //want to round down to int
 8001858:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800185c:	f7ff f966 	bl	8000b2c <__aeabi_d2iz>
 8001860:	4603      	mov	r3, r0
 8001862:	61fb      	str	r3, [r7, #28]

	//set baudrate in USART_BRR
	//19.6.3 in Ref Manual
	UART.USART->BRR |= (i_frac<<0);
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	6899      	ldr	r1, [r3, #8]
 8001868:	69fa      	ldr	r2, [r7, #28]
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	430a      	orrs	r2, r1
 800186e:	609a      	str	r2, [r3, #8]
	UART.USART->BRR |= (mantissa<<4);
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	4619      	mov	r1, r3
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	430a      	orrs	r2, r1
 800187e:	609a      	str	r2, [r3, #8]
}
 8001880:	bf00      	nop
 8001882:	373c      	adds	r7, #60	; 0x3c
 8001884:	46bd      	mov	sp, r7
 8001886:	bd90      	pop	{r4, r7, pc}
 8001888:	00000000 	.word	0x00000000
 800188c:	416e8480 	.word	0x416e8480
 8001890:	40004400 	.word	0x40004400
 8001894:	00f42400 	.word	0x00f42400
 8001898:	40300000 	.word	0x40300000
 800189c:	402e0000 	.word	0x402e0000
 80018a0:	3fe00000 	.word	0x3fe00000
 80018a4:	3ff00000 	.word	0x3ff00000

080018a8 <uart_cr1_enable>:
 * Function to enable RX/TX/USART in Control Register 1
 *
 * 19.6.4 in Ref Manual
 */
void uart_cr1_enable(UART_CONFIG UART)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(UART.RX != USARTX_RX_NONE)
 80018b4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80018b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018bc:	d005      	beq.n	80018ca <uart_cr1_enable+0x22>
	{
		UART.USART->CR1 |= USART_CR1_RXEN;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	f042 0204 	orr.w	r2, r2, #4
 80018c8:	60da      	str	r2, [r3, #12]
	}

	if(UART.TX != USARTX_TX_NONE)
 80018ca:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80018ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d2:	d005      	beq.n	80018e0 <uart_cr1_enable+0x38>
	{
		UART.USART->CR1 |= USART_CR1_TXEN;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	68da      	ldr	r2, [r3, #12]
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f042 0208 	orr.w	r2, r2, #8
 80018de:	60da      	str	r2, [r3, #12]
	}

	UART.USART->CR1 |= USART_CR1_UE;
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018ea:	60da      	str	r2, [r3, #12]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <uart_write>:
 * Function to write to transmit data over USART
 *
 * 19.6.1/19.6.2
 */
void uart_write(USART_TypeDef* USART, int ch)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
	while(!(USART->SR & USART_SR_TXE)); //wait until transmit data register is empty with the status register
 8001902:	bf00      	nop
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0f9      	beq.n	8001904 <uart_write+0xc>
	USART->DR = (ch & 0xFF); //writing data value to the data register (8 bits)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	b2da      	uxtb	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	605a      	str	r2, [r3, #4]
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <uart_write_string>:
 * Function to write strings over USART
 *
 * 19.6.1 in Ref Manual
 */
void uart_write_string(USART_TypeDef* USART, char* str)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
	while(*str)
 800192e:	e007      	b.n	8001940 <uart_write_string+0x1c>
	{
		uart_write(USART, (*str++));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	603a      	str	r2, [r7, #0]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ffdc 	bl	80018f8 <uart_write>
	while(*str)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1f3      	bne.n	8001930 <uart_write_string+0xc>
	}
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001954:	480d      	ldr	r0, [pc, #52]	; (800198c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001956:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001958:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <LoopForever+0x6>)
  ldr r1, =_edata
 800195e:	490d      	ldr	r1, [pc, #52]	; (8001994 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001960:	4a0d      	ldr	r2, [pc, #52]	; (8001998 <LoopForever+0xe>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001964:	e002      	b.n	800196c <LoopCopyDataInit>

08001966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196a:	3304      	adds	r3, #4

0800196c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800196c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001970:	d3f9      	bcc.n	8001966 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001972:	4a0a      	ldr	r2, [pc, #40]	; (800199c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001974:	4c0a      	ldr	r4, [pc, #40]	; (80019a0 <LoopForever+0x16>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001978:	e001      	b.n	800197e <LoopFillZerobss>

0800197a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800197c:	3204      	adds	r2, #4

0800197e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001980:	d3fb      	bcc.n	800197a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001982:	f000 f837 	bl	80019f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001986:	f7ff fa2b 	bl	8000de0 <main>

0800198a <LoopForever>:

LoopForever:
  b LoopForever
 800198a:	e7fe      	b.n	800198a <LoopForever>
  ldr   r0, =_estack
 800198c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001994:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001998:	0800233c 	.word	0x0800233c
  ldr r2, =_sbss
 800199c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80019a0:	20000214 	.word	0x20000214

080019a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a4:	e7fe      	b.n	80019a4 <ADC_IRQHandler>
	...

080019a8 <siprintf>:
 80019a8:	b40e      	push	{r1, r2, r3}
 80019aa:	b500      	push	{lr}
 80019ac:	b09c      	sub	sp, #112	; 0x70
 80019ae:	ab1d      	add	r3, sp, #116	; 0x74
 80019b0:	9002      	str	r0, [sp, #8]
 80019b2:	9006      	str	r0, [sp, #24]
 80019b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80019b8:	4809      	ldr	r0, [pc, #36]	; (80019e0 <siprintf+0x38>)
 80019ba:	9107      	str	r1, [sp, #28]
 80019bc:	9104      	str	r1, [sp, #16]
 80019be:	4909      	ldr	r1, [pc, #36]	; (80019e4 <siprintf+0x3c>)
 80019c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80019c4:	9105      	str	r1, [sp, #20]
 80019c6:	6800      	ldr	r0, [r0, #0]
 80019c8:	9301      	str	r3, [sp, #4]
 80019ca:	a902      	add	r1, sp, #8
 80019cc:	f000 f98a 	bl	8001ce4 <_svfiprintf_r>
 80019d0:	9b02      	ldr	r3, [sp, #8]
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
 80019d6:	b01c      	add	sp, #112	; 0x70
 80019d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80019dc:	b003      	add	sp, #12
 80019de:	4770      	bx	lr
 80019e0:	2000007c 	.word	0x2000007c
 80019e4:	ffff0208 	.word	0xffff0208

080019e8 <__errno>:
 80019e8:	4b01      	ldr	r3, [pc, #4]	; (80019f0 <__errno+0x8>)
 80019ea:	6818      	ldr	r0, [r3, #0]
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	2000007c 	.word	0x2000007c

080019f4 <__libc_init_array>:
 80019f4:	b570      	push	{r4, r5, r6, lr}
 80019f6:	4d0d      	ldr	r5, [pc, #52]	; (8001a2c <__libc_init_array+0x38>)
 80019f8:	4c0d      	ldr	r4, [pc, #52]	; (8001a30 <__libc_init_array+0x3c>)
 80019fa:	1b64      	subs	r4, r4, r5
 80019fc:	10a4      	asrs	r4, r4, #2
 80019fe:	2600      	movs	r6, #0
 8001a00:	42a6      	cmp	r6, r4
 8001a02:	d109      	bne.n	8001a18 <__libc_init_array+0x24>
 8001a04:	4d0b      	ldr	r5, [pc, #44]	; (8001a34 <__libc_init_array+0x40>)
 8001a06:	4c0c      	ldr	r4, [pc, #48]	; (8001a38 <__libc_init_array+0x44>)
 8001a08:	f000 fc6a 	bl	80022e0 <_init>
 8001a0c:	1b64      	subs	r4, r4, r5
 8001a0e:	10a4      	asrs	r4, r4, #2
 8001a10:	2600      	movs	r6, #0
 8001a12:	42a6      	cmp	r6, r4
 8001a14:	d105      	bne.n	8001a22 <__libc_init_array+0x2e>
 8001a16:	bd70      	pop	{r4, r5, r6, pc}
 8001a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a1c:	4798      	blx	r3
 8001a1e:	3601      	adds	r6, #1
 8001a20:	e7ee      	b.n	8001a00 <__libc_init_array+0xc>
 8001a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a26:	4798      	blx	r3
 8001a28:	3601      	adds	r6, #1
 8001a2a:	e7f2      	b.n	8001a12 <__libc_init_array+0x1e>
 8001a2c:	08002334 	.word	0x08002334
 8001a30:	08002334 	.word	0x08002334
 8001a34:	08002334 	.word	0x08002334
 8001a38:	08002338 	.word	0x08002338

08001a3c <__retarget_lock_acquire_recursive>:
 8001a3c:	4770      	bx	lr

08001a3e <__retarget_lock_release_recursive>:
 8001a3e:	4770      	bx	lr

08001a40 <_free_r>:
 8001a40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001a42:	2900      	cmp	r1, #0
 8001a44:	d044      	beq.n	8001ad0 <_free_r+0x90>
 8001a46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a4a:	9001      	str	r0, [sp, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f1a1 0404 	sub.w	r4, r1, #4
 8001a52:	bfb8      	it	lt
 8001a54:	18e4      	addlt	r4, r4, r3
 8001a56:	f000 f8df 	bl	8001c18 <__malloc_lock>
 8001a5a:	4a1e      	ldr	r2, [pc, #120]	; (8001ad4 <_free_r+0x94>)
 8001a5c:	9801      	ldr	r0, [sp, #4]
 8001a5e:	6813      	ldr	r3, [r2, #0]
 8001a60:	b933      	cbnz	r3, 8001a70 <_free_r+0x30>
 8001a62:	6063      	str	r3, [r4, #4]
 8001a64:	6014      	str	r4, [r2, #0]
 8001a66:	b003      	add	sp, #12
 8001a68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001a6c:	f000 b8da 	b.w	8001c24 <__malloc_unlock>
 8001a70:	42a3      	cmp	r3, r4
 8001a72:	d908      	bls.n	8001a86 <_free_r+0x46>
 8001a74:	6825      	ldr	r5, [r4, #0]
 8001a76:	1961      	adds	r1, r4, r5
 8001a78:	428b      	cmp	r3, r1
 8001a7a:	bf01      	itttt	eq
 8001a7c:	6819      	ldreq	r1, [r3, #0]
 8001a7e:	685b      	ldreq	r3, [r3, #4]
 8001a80:	1949      	addeq	r1, r1, r5
 8001a82:	6021      	streq	r1, [r4, #0]
 8001a84:	e7ed      	b.n	8001a62 <_free_r+0x22>
 8001a86:	461a      	mov	r2, r3
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	b10b      	cbz	r3, 8001a90 <_free_r+0x50>
 8001a8c:	42a3      	cmp	r3, r4
 8001a8e:	d9fa      	bls.n	8001a86 <_free_r+0x46>
 8001a90:	6811      	ldr	r1, [r2, #0]
 8001a92:	1855      	adds	r5, r2, r1
 8001a94:	42a5      	cmp	r5, r4
 8001a96:	d10b      	bne.n	8001ab0 <_free_r+0x70>
 8001a98:	6824      	ldr	r4, [r4, #0]
 8001a9a:	4421      	add	r1, r4
 8001a9c:	1854      	adds	r4, r2, r1
 8001a9e:	42a3      	cmp	r3, r4
 8001aa0:	6011      	str	r1, [r2, #0]
 8001aa2:	d1e0      	bne.n	8001a66 <_free_r+0x26>
 8001aa4:	681c      	ldr	r4, [r3, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	6053      	str	r3, [r2, #4]
 8001aaa:	440c      	add	r4, r1
 8001aac:	6014      	str	r4, [r2, #0]
 8001aae:	e7da      	b.n	8001a66 <_free_r+0x26>
 8001ab0:	d902      	bls.n	8001ab8 <_free_r+0x78>
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	6003      	str	r3, [r0, #0]
 8001ab6:	e7d6      	b.n	8001a66 <_free_r+0x26>
 8001ab8:	6825      	ldr	r5, [r4, #0]
 8001aba:	1961      	adds	r1, r4, r5
 8001abc:	428b      	cmp	r3, r1
 8001abe:	bf04      	itt	eq
 8001ac0:	6819      	ldreq	r1, [r3, #0]
 8001ac2:	685b      	ldreq	r3, [r3, #4]
 8001ac4:	6063      	str	r3, [r4, #4]
 8001ac6:	bf04      	itt	eq
 8001ac8:	1949      	addeq	r1, r1, r5
 8001aca:	6021      	streq	r1, [r4, #0]
 8001acc:	6054      	str	r4, [r2, #4]
 8001ace:	e7ca      	b.n	8001a66 <_free_r+0x26>
 8001ad0:	b003      	add	sp, #12
 8001ad2:	bd30      	pop	{r4, r5, pc}
 8001ad4:	2000020c 	.word	0x2000020c

08001ad8 <sbrk_aligned>:
 8001ad8:	b570      	push	{r4, r5, r6, lr}
 8001ada:	4e0e      	ldr	r6, [pc, #56]	; (8001b14 <sbrk_aligned+0x3c>)
 8001adc:	460c      	mov	r4, r1
 8001ade:	6831      	ldr	r1, [r6, #0]
 8001ae0:	4605      	mov	r5, r0
 8001ae2:	b911      	cbnz	r1, 8001aea <sbrk_aligned+0x12>
 8001ae4:	f000 fba6 	bl	8002234 <_sbrk_r>
 8001ae8:	6030      	str	r0, [r6, #0]
 8001aea:	4621      	mov	r1, r4
 8001aec:	4628      	mov	r0, r5
 8001aee:	f000 fba1 	bl	8002234 <_sbrk_r>
 8001af2:	1c43      	adds	r3, r0, #1
 8001af4:	d00a      	beq.n	8001b0c <sbrk_aligned+0x34>
 8001af6:	1cc4      	adds	r4, r0, #3
 8001af8:	f024 0403 	bic.w	r4, r4, #3
 8001afc:	42a0      	cmp	r0, r4
 8001afe:	d007      	beq.n	8001b10 <sbrk_aligned+0x38>
 8001b00:	1a21      	subs	r1, r4, r0
 8001b02:	4628      	mov	r0, r5
 8001b04:	f000 fb96 	bl	8002234 <_sbrk_r>
 8001b08:	3001      	adds	r0, #1
 8001b0a:	d101      	bne.n	8001b10 <sbrk_aligned+0x38>
 8001b0c:	f04f 34ff 	mov.w	r4, #4294967295
 8001b10:	4620      	mov	r0, r4
 8001b12:	bd70      	pop	{r4, r5, r6, pc}
 8001b14:	20000210 	.word	0x20000210

08001b18 <_malloc_r>:
 8001b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b1c:	1ccd      	adds	r5, r1, #3
 8001b1e:	f025 0503 	bic.w	r5, r5, #3
 8001b22:	3508      	adds	r5, #8
 8001b24:	2d0c      	cmp	r5, #12
 8001b26:	bf38      	it	cc
 8001b28:	250c      	movcc	r5, #12
 8001b2a:	2d00      	cmp	r5, #0
 8001b2c:	4607      	mov	r7, r0
 8001b2e:	db01      	blt.n	8001b34 <_malloc_r+0x1c>
 8001b30:	42a9      	cmp	r1, r5
 8001b32:	d905      	bls.n	8001b40 <_malloc_r+0x28>
 8001b34:	230c      	movs	r3, #12
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	2600      	movs	r6, #0
 8001b3a:	4630      	mov	r0, r6
 8001b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001c14 <_malloc_r+0xfc>
 8001b44:	f000 f868 	bl	8001c18 <__malloc_lock>
 8001b48:	f8d8 3000 	ldr.w	r3, [r8]
 8001b4c:	461c      	mov	r4, r3
 8001b4e:	bb5c      	cbnz	r4, 8001ba8 <_malloc_r+0x90>
 8001b50:	4629      	mov	r1, r5
 8001b52:	4638      	mov	r0, r7
 8001b54:	f7ff ffc0 	bl	8001ad8 <sbrk_aligned>
 8001b58:	1c43      	adds	r3, r0, #1
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	d155      	bne.n	8001c0a <_malloc_r+0xf2>
 8001b5e:	f8d8 4000 	ldr.w	r4, [r8]
 8001b62:	4626      	mov	r6, r4
 8001b64:	2e00      	cmp	r6, #0
 8001b66:	d145      	bne.n	8001bf4 <_malloc_r+0xdc>
 8001b68:	2c00      	cmp	r4, #0
 8001b6a:	d048      	beq.n	8001bfe <_malloc_r+0xe6>
 8001b6c:	6823      	ldr	r3, [r4, #0]
 8001b6e:	4631      	mov	r1, r6
 8001b70:	4638      	mov	r0, r7
 8001b72:	eb04 0903 	add.w	r9, r4, r3
 8001b76:	f000 fb5d 	bl	8002234 <_sbrk_r>
 8001b7a:	4581      	cmp	r9, r0
 8001b7c:	d13f      	bne.n	8001bfe <_malloc_r+0xe6>
 8001b7e:	6821      	ldr	r1, [r4, #0]
 8001b80:	1a6d      	subs	r5, r5, r1
 8001b82:	4629      	mov	r1, r5
 8001b84:	4638      	mov	r0, r7
 8001b86:	f7ff ffa7 	bl	8001ad8 <sbrk_aligned>
 8001b8a:	3001      	adds	r0, #1
 8001b8c:	d037      	beq.n	8001bfe <_malloc_r+0xe6>
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	442b      	add	r3, r5
 8001b92:	6023      	str	r3, [r4, #0]
 8001b94:	f8d8 3000 	ldr.w	r3, [r8]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d038      	beq.n	8001c0e <_malloc_r+0xf6>
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	42a2      	cmp	r2, r4
 8001ba0:	d12b      	bne.n	8001bfa <_malloc_r+0xe2>
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	e00f      	b.n	8001bc8 <_malloc_r+0xb0>
 8001ba8:	6822      	ldr	r2, [r4, #0]
 8001baa:	1b52      	subs	r2, r2, r5
 8001bac:	d41f      	bmi.n	8001bee <_malloc_r+0xd6>
 8001bae:	2a0b      	cmp	r2, #11
 8001bb0:	d917      	bls.n	8001be2 <_malloc_r+0xca>
 8001bb2:	1961      	adds	r1, r4, r5
 8001bb4:	42a3      	cmp	r3, r4
 8001bb6:	6025      	str	r5, [r4, #0]
 8001bb8:	bf18      	it	ne
 8001bba:	6059      	strne	r1, [r3, #4]
 8001bbc:	6863      	ldr	r3, [r4, #4]
 8001bbe:	bf08      	it	eq
 8001bc0:	f8c8 1000 	streq.w	r1, [r8]
 8001bc4:	5162      	str	r2, [r4, r5]
 8001bc6:	604b      	str	r3, [r1, #4]
 8001bc8:	4638      	mov	r0, r7
 8001bca:	f104 060b 	add.w	r6, r4, #11
 8001bce:	f000 f829 	bl	8001c24 <__malloc_unlock>
 8001bd2:	f026 0607 	bic.w	r6, r6, #7
 8001bd6:	1d23      	adds	r3, r4, #4
 8001bd8:	1af2      	subs	r2, r6, r3
 8001bda:	d0ae      	beq.n	8001b3a <_malloc_r+0x22>
 8001bdc:	1b9b      	subs	r3, r3, r6
 8001bde:	50a3      	str	r3, [r4, r2]
 8001be0:	e7ab      	b.n	8001b3a <_malloc_r+0x22>
 8001be2:	42a3      	cmp	r3, r4
 8001be4:	6862      	ldr	r2, [r4, #4]
 8001be6:	d1dd      	bne.n	8001ba4 <_malloc_r+0x8c>
 8001be8:	f8c8 2000 	str.w	r2, [r8]
 8001bec:	e7ec      	b.n	8001bc8 <_malloc_r+0xb0>
 8001bee:	4623      	mov	r3, r4
 8001bf0:	6864      	ldr	r4, [r4, #4]
 8001bf2:	e7ac      	b.n	8001b4e <_malloc_r+0x36>
 8001bf4:	4634      	mov	r4, r6
 8001bf6:	6876      	ldr	r6, [r6, #4]
 8001bf8:	e7b4      	b.n	8001b64 <_malloc_r+0x4c>
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	e7cc      	b.n	8001b98 <_malloc_r+0x80>
 8001bfe:	230c      	movs	r3, #12
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	4638      	mov	r0, r7
 8001c04:	f000 f80e 	bl	8001c24 <__malloc_unlock>
 8001c08:	e797      	b.n	8001b3a <_malloc_r+0x22>
 8001c0a:	6025      	str	r5, [r4, #0]
 8001c0c:	e7dc      	b.n	8001bc8 <_malloc_r+0xb0>
 8001c0e:	605b      	str	r3, [r3, #4]
 8001c10:	deff      	udf	#255	; 0xff
 8001c12:	bf00      	nop
 8001c14:	2000020c 	.word	0x2000020c

08001c18 <__malloc_lock>:
 8001c18:	4801      	ldr	r0, [pc, #4]	; (8001c20 <__malloc_lock+0x8>)
 8001c1a:	f7ff bf0f 	b.w	8001a3c <__retarget_lock_acquire_recursive>
 8001c1e:	bf00      	nop
 8001c20:	20000208 	.word	0x20000208

08001c24 <__malloc_unlock>:
 8001c24:	4801      	ldr	r0, [pc, #4]	; (8001c2c <__malloc_unlock+0x8>)
 8001c26:	f7ff bf0a 	b.w	8001a3e <__retarget_lock_release_recursive>
 8001c2a:	bf00      	nop
 8001c2c:	20000208 	.word	0x20000208

08001c30 <__ssputs_r>:
 8001c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c34:	688e      	ldr	r6, [r1, #8]
 8001c36:	461f      	mov	r7, r3
 8001c38:	42be      	cmp	r6, r7
 8001c3a:	680b      	ldr	r3, [r1, #0]
 8001c3c:	4682      	mov	sl, r0
 8001c3e:	460c      	mov	r4, r1
 8001c40:	4690      	mov	r8, r2
 8001c42:	d82c      	bhi.n	8001c9e <__ssputs_r+0x6e>
 8001c44:	898a      	ldrh	r2, [r1, #12]
 8001c46:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c4a:	d026      	beq.n	8001c9a <__ssputs_r+0x6a>
 8001c4c:	6965      	ldr	r5, [r4, #20]
 8001c4e:	6909      	ldr	r1, [r1, #16]
 8001c50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c54:	eba3 0901 	sub.w	r9, r3, r1
 8001c58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c5c:	1c7b      	adds	r3, r7, #1
 8001c5e:	444b      	add	r3, r9
 8001c60:	106d      	asrs	r5, r5, #1
 8001c62:	429d      	cmp	r5, r3
 8001c64:	bf38      	it	cc
 8001c66:	461d      	movcc	r5, r3
 8001c68:	0553      	lsls	r3, r2, #21
 8001c6a:	d527      	bpl.n	8001cbc <__ssputs_r+0x8c>
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	f7ff ff53 	bl	8001b18 <_malloc_r>
 8001c72:	4606      	mov	r6, r0
 8001c74:	b360      	cbz	r0, 8001cd0 <__ssputs_r+0xa0>
 8001c76:	6921      	ldr	r1, [r4, #16]
 8001c78:	464a      	mov	r2, r9
 8001c7a:	f000 faeb 	bl	8002254 <memcpy>
 8001c7e:	89a3      	ldrh	r3, [r4, #12]
 8001c80:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c88:	81a3      	strh	r3, [r4, #12]
 8001c8a:	6126      	str	r6, [r4, #16]
 8001c8c:	6165      	str	r5, [r4, #20]
 8001c8e:	444e      	add	r6, r9
 8001c90:	eba5 0509 	sub.w	r5, r5, r9
 8001c94:	6026      	str	r6, [r4, #0]
 8001c96:	60a5      	str	r5, [r4, #8]
 8001c98:	463e      	mov	r6, r7
 8001c9a:	42be      	cmp	r6, r7
 8001c9c:	d900      	bls.n	8001ca0 <__ssputs_r+0x70>
 8001c9e:	463e      	mov	r6, r7
 8001ca0:	6820      	ldr	r0, [r4, #0]
 8001ca2:	4632      	mov	r2, r6
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	f000 faab 	bl	8002200 <memmove>
 8001caa:	68a3      	ldr	r3, [r4, #8]
 8001cac:	1b9b      	subs	r3, r3, r6
 8001cae:	60a3      	str	r3, [r4, #8]
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	4433      	add	r3, r6
 8001cb4:	6023      	str	r3, [r4, #0]
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cbc:	462a      	mov	r2, r5
 8001cbe:	f000 fad7 	bl	8002270 <_realloc_r>
 8001cc2:	4606      	mov	r6, r0
 8001cc4:	2800      	cmp	r0, #0
 8001cc6:	d1e0      	bne.n	8001c8a <__ssputs_r+0x5a>
 8001cc8:	6921      	ldr	r1, [r4, #16]
 8001cca:	4650      	mov	r0, sl
 8001ccc:	f7ff feb8 	bl	8001a40 <_free_r>
 8001cd0:	230c      	movs	r3, #12
 8001cd2:	f8ca 3000 	str.w	r3, [sl]
 8001cd6:	89a3      	ldrh	r3, [r4, #12]
 8001cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cdc:	81a3      	strh	r3, [r4, #12]
 8001cde:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce2:	e7e9      	b.n	8001cb8 <__ssputs_r+0x88>

08001ce4 <_svfiprintf_r>:
 8001ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ce8:	4698      	mov	r8, r3
 8001cea:	898b      	ldrh	r3, [r1, #12]
 8001cec:	061b      	lsls	r3, r3, #24
 8001cee:	b09d      	sub	sp, #116	; 0x74
 8001cf0:	4607      	mov	r7, r0
 8001cf2:	460d      	mov	r5, r1
 8001cf4:	4614      	mov	r4, r2
 8001cf6:	d50e      	bpl.n	8001d16 <_svfiprintf_r+0x32>
 8001cf8:	690b      	ldr	r3, [r1, #16]
 8001cfa:	b963      	cbnz	r3, 8001d16 <_svfiprintf_r+0x32>
 8001cfc:	2140      	movs	r1, #64	; 0x40
 8001cfe:	f7ff ff0b 	bl	8001b18 <_malloc_r>
 8001d02:	6028      	str	r0, [r5, #0]
 8001d04:	6128      	str	r0, [r5, #16]
 8001d06:	b920      	cbnz	r0, 8001d12 <_svfiprintf_r+0x2e>
 8001d08:	230c      	movs	r3, #12
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	e0d0      	b.n	8001eb4 <_svfiprintf_r+0x1d0>
 8001d12:	2340      	movs	r3, #64	; 0x40
 8001d14:	616b      	str	r3, [r5, #20]
 8001d16:	2300      	movs	r3, #0
 8001d18:	9309      	str	r3, [sp, #36]	; 0x24
 8001d1a:	2320      	movs	r3, #32
 8001d1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d20:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d24:	2330      	movs	r3, #48	; 0x30
 8001d26:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001ecc <_svfiprintf_r+0x1e8>
 8001d2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d2e:	f04f 0901 	mov.w	r9, #1
 8001d32:	4623      	mov	r3, r4
 8001d34:	469a      	mov	sl, r3
 8001d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d3a:	b10a      	cbz	r2, 8001d40 <_svfiprintf_r+0x5c>
 8001d3c:	2a25      	cmp	r2, #37	; 0x25
 8001d3e:	d1f9      	bne.n	8001d34 <_svfiprintf_r+0x50>
 8001d40:	ebba 0b04 	subs.w	fp, sl, r4
 8001d44:	d00b      	beq.n	8001d5e <_svfiprintf_r+0x7a>
 8001d46:	465b      	mov	r3, fp
 8001d48:	4622      	mov	r2, r4
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	4638      	mov	r0, r7
 8001d4e:	f7ff ff6f 	bl	8001c30 <__ssputs_r>
 8001d52:	3001      	adds	r0, #1
 8001d54:	f000 80a9 	beq.w	8001eaa <_svfiprintf_r+0x1c6>
 8001d58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d5a:	445a      	add	r2, fp
 8001d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8001d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 80a1 	beq.w	8001eaa <_svfiprintf_r+0x1c6>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d72:	f10a 0a01 	add.w	sl, sl, #1
 8001d76:	9304      	str	r3, [sp, #16]
 8001d78:	9307      	str	r3, [sp, #28]
 8001d7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d7e:	931a      	str	r3, [sp, #104]	; 0x68
 8001d80:	4654      	mov	r4, sl
 8001d82:	2205      	movs	r2, #5
 8001d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d88:	4850      	ldr	r0, [pc, #320]	; (8001ecc <_svfiprintf_r+0x1e8>)
 8001d8a:	f7fe fa29 	bl	80001e0 <memchr>
 8001d8e:	9a04      	ldr	r2, [sp, #16]
 8001d90:	b9d8      	cbnz	r0, 8001dca <_svfiprintf_r+0xe6>
 8001d92:	06d0      	lsls	r0, r2, #27
 8001d94:	bf44      	itt	mi
 8001d96:	2320      	movmi	r3, #32
 8001d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001d9c:	0711      	lsls	r1, r2, #28
 8001d9e:	bf44      	itt	mi
 8001da0:	232b      	movmi	r3, #43	; 0x2b
 8001da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001da6:	f89a 3000 	ldrb.w	r3, [sl]
 8001daa:	2b2a      	cmp	r3, #42	; 0x2a
 8001dac:	d015      	beq.n	8001dda <_svfiprintf_r+0xf6>
 8001dae:	9a07      	ldr	r2, [sp, #28]
 8001db0:	4654      	mov	r4, sl
 8001db2:	2000      	movs	r0, #0
 8001db4:	f04f 0c0a 	mov.w	ip, #10
 8001db8:	4621      	mov	r1, r4
 8001dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dbe:	3b30      	subs	r3, #48	; 0x30
 8001dc0:	2b09      	cmp	r3, #9
 8001dc2:	d94d      	bls.n	8001e60 <_svfiprintf_r+0x17c>
 8001dc4:	b1b0      	cbz	r0, 8001df4 <_svfiprintf_r+0x110>
 8001dc6:	9207      	str	r2, [sp, #28]
 8001dc8:	e014      	b.n	8001df4 <_svfiprintf_r+0x110>
 8001dca:	eba0 0308 	sub.w	r3, r0, r8
 8001dce:	fa09 f303 	lsl.w	r3, r9, r3
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	9304      	str	r3, [sp, #16]
 8001dd6:	46a2      	mov	sl, r4
 8001dd8:	e7d2      	b.n	8001d80 <_svfiprintf_r+0x9c>
 8001dda:	9b03      	ldr	r3, [sp, #12]
 8001ddc:	1d19      	adds	r1, r3, #4
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	9103      	str	r1, [sp, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	bfbb      	ittet	lt
 8001de6:	425b      	neglt	r3, r3
 8001de8:	f042 0202 	orrlt.w	r2, r2, #2
 8001dec:	9307      	strge	r3, [sp, #28]
 8001dee:	9307      	strlt	r3, [sp, #28]
 8001df0:	bfb8      	it	lt
 8001df2:	9204      	strlt	r2, [sp, #16]
 8001df4:	7823      	ldrb	r3, [r4, #0]
 8001df6:	2b2e      	cmp	r3, #46	; 0x2e
 8001df8:	d10c      	bne.n	8001e14 <_svfiprintf_r+0x130>
 8001dfa:	7863      	ldrb	r3, [r4, #1]
 8001dfc:	2b2a      	cmp	r3, #42	; 0x2a
 8001dfe:	d134      	bne.n	8001e6a <_svfiprintf_r+0x186>
 8001e00:	9b03      	ldr	r3, [sp, #12]
 8001e02:	1d1a      	adds	r2, r3, #4
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	9203      	str	r2, [sp, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	bfb8      	it	lt
 8001e0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e10:	3402      	adds	r4, #2
 8001e12:	9305      	str	r3, [sp, #20]
 8001e14:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8001edc <_svfiprintf_r+0x1f8>
 8001e18:	7821      	ldrb	r1, [r4, #0]
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	4650      	mov	r0, sl
 8001e1e:	f7fe f9df 	bl	80001e0 <memchr>
 8001e22:	b138      	cbz	r0, 8001e34 <_svfiprintf_r+0x150>
 8001e24:	9b04      	ldr	r3, [sp, #16]
 8001e26:	eba0 000a 	sub.w	r0, r0, sl
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	4082      	lsls	r2, r0
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	3401      	adds	r4, #1
 8001e32:	9304      	str	r3, [sp, #16]
 8001e34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e38:	4825      	ldr	r0, [pc, #148]	; (8001ed0 <_svfiprintf_r+0x1ec>)
 8001e3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e3e:	2206      	movs	r2, #6
 8001e40:	f7fe f9ce 	bl	80001e0 <memchr>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d038      	beq.n	8001eba <_svfiprintf_r+0x1d6>
 8001e48:	4b22      	ldr	r3, [pc, #136]	; (8001ed4 <_svfiprintf_r+0x1f0>)
 8001e4a:	bb1b      	cbnz	r3, 8001e94 <_svfiprintf_r+0x1b0>
 8001e4c:	9b03      	ldr	r3, [sp, #12]
 8001e4e:	3307      	adds	r3, #7
 8001e50:	f023 0307 	bic.w	r3, r3, #7
 8001e54:	3308      	adds	r3, #8
 8001e56:	9303      	str	r3, [sp, #12]
 8001e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e5a:	4433      	add	r3, r6
 8001e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e5e:	e768      	b.n	8001d32 <_svfiprintf_r+0x4e>
 8001e60:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e64:	460c      	mov	r4, r1
 8001e66:	2001      	movs	r0, #1
 8001e68:	e7a6      	b.n	8001db8 <_svfiprintf_r+0xd4>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	3401      	adds	r4, #1
 8001e6e:	9305      	str	r3, [sp, #20]
 8001e70:	4619      	mov	r1, r3
 8001e72:	f04f 0c0a 	mov.w	ip, #10
 8001e76:	4620      	mov	r0, r4
 8001e78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e7c:	3a30      	subs	r2, #48	; 0x30
 8001e7e:	2a09      	cmp	r2, #9
 8001e80:	d903      	bls.n	8001e8a <_svfiprintf_r+0x1a6>
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0c6      	beq.n	8001e14 <_svfiprintf_r+0x130>
 8001e86:	9105      	str	r1, [sp, #20]
 8001e88:	e7c4      	b.n	8001e14 <_svfiprintf_r+0x130>
 8001e8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e8e:	4604      	mov	r4, r0
 8001e90:	2301      	movs	r3, #1
 8001e92:	e7f0      	b.n	8001e76 <_svfiprintf_r+0x192>
 8001e94:	ab03      	add	r3, sp, #12
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	462a      	mov	r2, r5
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <_svfiprintf_r+0x1f4>)
 8001e9c:	a904      	add	r1, sp, #16
 8001e9e:	4638      	mov	r0, r7
 8001ea0:	f3af 8000 	nop.w
 8001ea4:	1c42      	adds	r2, r0, #1
 8001ea6:	4606      	mov	r6, r0
 8001ea8:	d1d6      	bne.n	8001e58 <_svfiprintf_r+0x174>
 8001eaa:	89ab      	ldrh	r3, [r5, #12]
 8001eac:	065b      	lsls	r3, r3, #25
 8001eae:	f53f af2d 	bmi.w	8001d0c <_svfiprintf_r+0x28>
 8001eb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001eb4:	b01d      	add	sp, #116	; 0x74
 8001eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eba:	ab03      	add	r3, sp, #12
 8001ebc:	9300      	str	r3, [sp, #0]
 8001ebe:	462a      	mov	r2, r5
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <_svfiprintf_r+0x1f4>)
 8001ec2:	a904      	add	r1, sp, #16
 8001ec4:	4638      	mov	r0, r7
 8001ec6:	f000 f879 	bl	8001fbc <_printf_i>
 8001eca:	e7eb      	b.n	8001ea4 <_svfiprintf_r+0x1c0>
 8001ecc:	08002300 	.word	0x08002300
 8001ed0:	0800230a 	.word	0x0800230a
 8001ed4:	00000000 	.word	0x00000000
 8001ed8:	08001c31 	.word	0x08001c31
 8001edc:	08002306 	.word	0x08002306

08001ee0 <_printf_common>:
 8001ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ee4:	4616      	mov	r6, r2
 8001ee6:	4699      	mov	r9, r3
 8001ee8:	688a      	ldr	r2, [r1, #8]
 8001eea:	690b      	ldr	r3, [r1, #16]
 8001eec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	bfb8      	it	lt
 8001ef4:	4613      	movlt	r3, r2
 8001ef6:	6033      	str	r3, [r6, #0]
 8001ef8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001efc:	4607      	mov	r7, r0
 8001efe:	460c      	mov	r4, r1
 8001f00:	b10a      	cbz	r2, 8001f06 <_printf_common+0x26>
 8001f02:	3301      	adds	r3, #1
 8001f04:	6033      	str	r3, [r6, #0]
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	0699      	lsls	r1, r3, #26
 8001f0a:	bf42      	ittt	mi
 8001f0c:	6833      	ldrmi	r3, [r6, #0]
 8001f0e:	3302      	addmi	r3, #2
 8001f10:	6033      	strmi	r3, [r6, #0]
 8001f12:	6825      	ldr	r5, [r4, #0]
 8001f14:	f015 0506 	ands.w	r5, r5, #6
 8001f18:	d106      	bne.n	8001f28 <_printf_common+0x48>
 8001f1a:	f104 0a19 	add.w	sl, r4, #25
 8001f1e:	68e3      	ldr	r3, [r4, #12]
 8001f20:	6832      	ldr	r2, [r6, #0]
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	42ab      	cmp	r3, r5
 8001f26:	dc26      	bgt.n	8001f76 <_printf_common+0x96>
 8001f28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001f2c:	1e13      	subs	r3, r2, #0
 8001f2e:	6822      	ldr	r2, [r4, #0]
 8001f30:	bf18      	it	ne
 8001f32:	2301      	movne	r3, #1
 8001f34:	0692      	lsls	r2, r2, #26
 8001f36:	d42b      	bmi.n	8001f90 <_printf_common+0xb0>
 8001f38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f3c:	4649      	mov	r1, r9
 8001f3e:	4638      	mov	r0, r7
 8001f40:	47c0      	blx	r8
 8001f42:	3001      	adds	r0, #1
 8001f44:	d01e      	beq.n	8001f84 <_printf_common+0xa4>
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	6922      	ldr	r2, [r4, #16]
 8001f4a:	f003 0306 	and.w	r3, r3, #6
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf02      	ittt	eq
 8001f52:	68e5      	ldreq	r5, [r4, #12]
 8001f54:	6833      	ldreq	r3, [r6, #0]
 8001f56:	1aed      	subeq	r5, r5, r3
 8001f58:	68a3      	ldr	r3, [r4, #8]
 8001f5a:	bf0c      	ite	eq
 8001f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f60:	2500      	movne	r5, #0
 8001f62:	4293      	cmp	r3, r2
 8001f64:	bfc4      	itt	gt
 8001f66:	1a9b      	subgt	r3, r3, r2
 8001f68:	18ed      	addgt	r5, r5, r3
 8001f6a:	2600      	movs	r6, #0
 8001f6c:	341a      	adds	r4, #26
 8001f6e:	42b5      	cmp	r5, r6
 8001f70:	d11a      	bne.n	8001fa8 <_printf_common+0xc8>
 8001f72:	2000      	movs	r0, #0
 8001f74:	e008      	b.n	8001f88 <_printf_common+0xa8>
 8001f76:	2301      	movs	r3, #1
 8001f78:	4652      	mov	r2, sl
 8001f7a:	4649      	mov	r1, r9
 8001f7c:	4638      	mov	r0, r7
 8001f7e:	47c0      	blx	r8
 8001f80:	3001      	adds	r0, #1
 8001f82:	d103      	bne.n	8001f8c <_printf_common+0xac>
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f8c:	3501      	adds	r5, #1
 8001f8e:	e7c6      	b.n	8001f1e <_printf_common+0x3e>
 8001f90:	18e1      	adds	r1, r4, r3
 8001f92:	1c5a      	adds	r2, r3, #1
 8001f94:	2030      	movs	r0, #48	; 0x30
 8001f96:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f9a:	4422      	add	r2, r4
 8001f9c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fa0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	e7c7      	b.n	8001f38 <_printf_common+0x58>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	4622      	mov	r2, r4
 8001fac:	4649      	mov	r1, r9
 8001fae:	4638      	mov	r0, r7
 8001fb0:	47c0      	blx	r8
 8001fb2:	3001      	adds	r0, #1
 8001fb4:	d0e6      	beq.n	8001f84 <_printf_common+0xa4>
 8001fb6:	3601      	adds	r6, #1
 8001fb8:	e7d9      	b.n	8001f6e <_printf_common+0x8e>
	...

08001fbc <_printf_i>:
 8001fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001fc0:	7e0f      	ldrb	r7, [r1, #24]
 8001fc2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001fc4:	2f78      	cmp	r7, #120	; 0x78
 8001fc6:	4691      	mov	r9, r2
 8001fc8:	4680      	mov	r8, r0
 8001fca:	460c      	mov	r4, r1
 8001fcc:	469a      	mov	sl, r3
 8001fce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001fd2:	d807      	bhi.n	8001fe4 <_printf_i+0x28>
 8001fd4:	2f62      	cmp	r7, #98	; 0x62
 8001fd6:	d80a      	bhi.n	8001fee <_printf_i+0x32>
 8001fd8:	2f00      	cmp	r7, #0
 8001fda:	f000 80d4 	beq.w	8002186 <_printf_i+0x1ca>
 8001fde:	2f58      	cmp	r7, #88	; 0x58
 8001fe0:	f000 80c0 	beq.w	8002164 <_printf_i+0x1a8>
 8001fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001fe8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001fec:	e03a      	b.n	8002064 <_printf_i+0xa8>
 8001fee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001ff2:	2b15      	cmp	r3, #21
 8001ff4:	d8f6      	bhi.n	8001fe4 <_printf_i+0x28>
 8001ff6:	a101      	add	r1, pc, #4	; (adr r1, 8001ffc <_printf_i+0x40>)
 8001ff8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001ffc:	08002055 	.word	0x08002055
 8002000:	08002069 	.word	0x08002069
 8002004:	08001fe5 	.word	0x08001fe5
 8002008:	08001fe5 	.word	0x08001fe5
 800200c:	08001fe5 	.word	0x08001fe5
 8002010:	08001fe5 	.word	0x08001fe5
 8002014:	08002069 	.word	0x08002069
 8002018:	08001fe5 	.word	0x08001fe5
 800201c:	08001fe5 	.word	0x08001fe5
 8002020:	08001fe5 	.word	0x08001fe5
 8002024:	08001fe5 	.word	0x08001fe5
 8002028:	0800216d 	.word	0x0800216d
 800202c:	08002095 	.word	0x08002095
 8002030:	08002127 	.word	0x08002127
 8002034:	08001fe5 	.word	0x08001fe5
 8002038:	08001fe5 	.word	0x08001fe5
 800203c:	0800218f 	.word	0x0800218f
 8002040:	08001fe5 	.word	0x08001fe5
 8002044:	08002095 	.word	0x08002095
 8002048:	08001fe5 	.word	0x08001fe5
 800204c:	08001fe5 	.word	0x08001fe5
 8002050:	0800212f 	.word	0x0800212f
 8002054:	682b      	ldr	r3, [r5, #0]
 8002056:	1d1a      	adds	r2, r3, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	602a      	str	r2, [r5, #0]
 800205c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002060:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002064:	2301      	movs	r3, #1
 8002066:	e09f      	b.n	80021a8 <_printf_i+0x1ec>
 8002068:	6820      	ldr	r0, [r4, #0]
 800206a:	682b      	ldr	r3, [r5, #0]
 800206c:	0607      	lsls	r7, r0, #24
 800206e:	f103 0104 	add.w	r1, r3, #4
 8002072:	6029      	str	r1, [r5, #0]
 8002074:	d501      	bpl.n	800207a <_printf_i+0xbe>
 8002076:	681e      	ldr	r6, [r3, #0]
 8002078:	e003      	b.n	8002082 <_printf_i+0xc6>
 800207a:	0646      	lsls	r6, r0, #25
 800207c:	d5fb      	bpl.n	8002076 <_printf_i+0xba>
 800207e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002082:	2e00      	cmp	r6, #0
 8002084:	da03      	bge.n	800208e <_printf_i+0xd2>
 8002086:	232d      	movs	r3, #45	; 0x2d
 8002088:	4276      	negs	r6, r6
 800208a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800208e:	485a      	ldr	r0, [pc, #360]	; (80021f8 <_printf_i+0x23c>)
 8002090:	230a      	movs	r3, #10
 8002092:	e012      	b.n	80020ba <_printf_i+0xfe>
 8002094:	682b      	ldr	r3, [r5, #0]
 8002096:	6820      	ldr	r0, [r4, #0]
 8002098:	1d19      	adds	r1, r3, #4
 800209a:	6029      	str	r1, [r5, #0]
 800209c:	0605      	lsls	r5, r0, #24
 800209e:	d501      	bpl.n	80020a4 <_printf_i+0xe8>
 80020a0:	681e      	ldr	r6, [r3, #0]
 80020a2:	e002      	b.n	80020aa <_printf_i+0xee>
 80020a4:	0641      	lsls	r1, r0, #25
 80020a6:	d5fb      	bpl.n	80020a0 <_printf_i+0xe4>
 80020a8:	881e      	ldrh	r6, [r3, #0]
 80020aa:	4853      	ldr	r0, [pc, #332]	; (80021f8 <_printf_i+0x23c>)
 80020ac:	2f6f      	cmp	r7, #111	; 0x6f
 80020ae:	bf0c      	ite	eq
 80020b0:	2308      	moveq	r3, #8
 80020b2:	230a      	movne	r3, #10
 80020b4:	2100      	movs	r1, #0
 80020b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80020ba:	6865      	ldr	r5, [r4, #4]
 80020bc:	60a5      	str	r5, [r4, #8]
 80020be:	2d00      	cmp	r5, #0
 80020c0:	bfa2      	ittt	ge
 80020c2:	6821      	ldrge	r1, [r4, #0]
 80020c4:	f021 0104 	bicge.w	r1, r1, #4
 80020c8:	6021      	strge	r1, [r4, #0]
 80020ca:	b90e      	cbnz	r6, 80020d0 <_printf_i+0x114>
 80020cc:	2d00      	cmp	r5, #0
 80020ce:	d04b      	beq.n	8002168 <_printf_i+0x1ac>
 80020d0:	4615      	mov	r5, r2
 80020d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80020d6:	fb03 6711 	mls	r7, r3, r1, r6
 80020da:	5dc7      	ldrb	r7, [r0, r7]
 80020dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80020e0:	4637      	mov	r7, r6
 80020e2:	42bb      	cmp	r3, r7
 80020e4:	460e      	mov	r6, r1
 80020e6:	d9f4      	bls.n	80020d2 <_printf_i+0x116>
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	d10b      	bne.n	8002104 <_printf_i+0x148>
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	07de      	lsls	r6, r3, #31
 80020f0:	d508      	bpl.n	8002104 <_printf_i+0x148>
 80020f2:	6923      	ldr	r3, [r4, #16]
 80020f4:	6861      	ldr	r1, [r4, #4]
 80020f6:	4299      	cmp	r1, r3
 80020f8:	bfde      	ittt	le
 80020fa:	2330      	movle	r3, #48	; 0x30
 80020fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002100:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002104:	1b52      	subs	r2, r2, r5
 8002106:	6122      	str	r2, [r4, #16]
 8002108:	f8cd a000 	str.w	sl, [sp]
 800210c:	464b      	mov	r3, r9
 800210e:	aa03      	add	r2, sp, #12
 8002110:	4621      	mov	r1, r4
 8002112:	4640      	mov	r0, r8
 8002114:	f7ff fee4 	bl	8001ee0 <_printf_common>
 8002118:	3001      	adds	r0, #1
 800211a:	d14a      	bne.n	80021b2 <_printf_i+0x1f6>
 800211c:	f04f 30ff 	mov.w	r0, #4294967295
 8002120:	b004      	add	sp, #16
 8002122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	f043 0320 	orr.w	r3, r3, #32
 800212c:	6023      	str	r3, [r4, #0]
 800212e:	4833      	ldr	r0, [pc, #204]	; (80021fc <_printf_i+0x240>)
 8002130:	2778      	movs	r7, #120	; 0x78
 8002132:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	6829      	ldr	r1, [r5, #0]
 800213a:	061f      	lsls	r7, r3, #24
 800213c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002140:	d402      	bmi.n	8002148 <_printf_i+0x18c>
 8002142:	065f      	lsls	r7, r3, #25
 8002144:	bf48      	it	mi
 8002146:	b2b6      	uxthmi	r6, r6
 8002148:	07df      	lsls	r7, r3, #31
 800214a:	bf48      	it	mi
 800214c:	f043 0320 	orrmi.w	r3, r3, #32
 8002150:	6029      	str	r1, [r5, #0]
 8002152:	bf48      	it	mi
 8002154:	6023      	strmi	r3, [r4, #0]
 8002156:	b91e      	cbnz	r6, 8002160 <_printf_i+0x1a4>
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	f023 0320 	bic.w	r3, r3, #32
 800215e:	6023      	str	r3, [r4, #0]
 8002160:	2310      	movs	r3, #16
 8002162:	e7a7      	b.n	80020b4 <_printf_i+0xf8>
 8002164:	4824      	ldr	r0, [pc, #144]	; (80021f8 <_printf_i+0x23c>)
 8002166:	e7e4      	b.n	8002132 <_printf_i+0x176>
 8002168:	4615      	mov	r5, r2
 800216a:	e7bd      	b.n	80020e8 <_printf_i+0x12c>
 800216c:	682b      	ldr	r3, [r5, #0]
 800216e:	6826      	ldr	r6, [r4, #0]
 8002170:	6961      	ldr	r1, [r4, #20]
 8002172:	1d18      	adds	r0, r3, #4
 8002174:	6028      	str	r0, [r5, #0]
 8002176:	0635      	lsls	r5, r6, #24
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	d501      	bpl.n	8002180 <_printf_i+0x1c4>
 800217c:	6019      	str	r1, [r3, #0]
 800217e:	e002      	b.n	8002186 <_printf_i+0x1ca>
 8002180:	0670      	lsls	r0, r6, #25
 8002182:	d5fb      	bpl.n	800217c <_printf_i+0x1c0>
 8002184:	8019      	strh	r1, [r3, #0]
 8002186:	2300      	movs	r3, #0
 8002188:	6123      	str	r3, [r4, #16]
 800218a:	4615      	mov	r5, r2
 800218c:	e7bc      	b.n	8002108 <_printf_i+0x14c>
 800218e:	682b      	ldr	r3, [r5, #0]
 8002190:	1d1a      	adds	r2, r3, #4
 8002192:	602a      	str	r2, [r5, #0]
 8002194:	681d      	ldr	r5, [r3, #0]
 8002196:	6862      	ldr	r2, [r4, #4]
 8002198:	2100      	movs	r1, #0
 800219a:	4628      	mov	r0, r5
 800219c:	f7fe f820 	bl	80001e0 <memchr>
 80021a0:	b108      	cbz	r0, 80021a6 <_printf_i+0x1ea>
 80021a2:	1b40      	subs	r0, r0, r5
 80021a4:	6060      	str	r0, [r4, #4]
 80021a6:	6863      	ldr	r3, [r4, #4]
 80021a8:	6123      	str	r3, [r4, #16]
 80021aa:	2300      	movs	r3, #0
 80021ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021b0:	e7aa      	b.n	8002108 <_printf_i+0x14c>
 80021b2:	6923      	ldr	r3, [r4, #16]
 80021b4:	462a      	mov	r2, r5
 80021b6:	4649      	mov	r1, r9
 80021b8:	4640      	mov	r0, r8
 80021ba:	47d0      	blx	sl
 80021bc:	3001      	adds	r0, #1
 80021be:	d0ad      	beq.n	800211c <_printf_i+0x160>
 80021c0:	6823      	ldr	r3, [r4, #0]
 80021c2:	079b      	lsls	r3, r3, #30
 80021c4:	d413      	bmi.n	80021ee <_printf_i+0x232>
 80021c6:	68e0      	ldr	r0, [r4, #12]
 80021c8:	9b03      	ldr	r3, [sp, #12]
 80021ca:	4298      	cmp	r0, r3
 80021cc:	bfb8      	it	lt
 80021ce:	4618      	movlt	r0, r3
 80021d0:	e7a6      	b.n	8002120 <_printf_i+0x164>
 80021d2:	2301      	movs	r3, #1
 80021d4:	4632      	mov	r2, r6
 80021d6:	4649      	mov	r1, r9
 80021d8:	4640      	mov	r0, r8
 80021da:	47d0      	blx	sl
 80021dc:	3001      	adds	r0, #1
 80021de:	d09d      	beq.n	800211c <_printf_i+0x160>
 80021e0:	3501      	adds	r5, #1
 80021e2:	68e3      	ldr	r3, [r4, #12]
 80021e4:	9903      	ldr	r1, [sp, #12]
 80021e6:	1a5b      	subs	r3, r3, r1
 80021e8:	42ab      	cmp	r3, r5
 80021ea:	dcf2      	bgt.n	80021d2 <_printf_i+0x216>
 80021ec:	e7eb      	b.n	80021c6 <_printf_i+0x20a>
 80021ee:	2500      	movs	r5, #0
 80021f0:	f104 0619 	add.w	r6, r4, #25
 80021f4:	e7f5      	b.n	80021e2 <_printf_i+0x226>
 80021f6:	bf00      	nop
 80021f8:	08002311 	.word	0x08002311
 80021fc:	08002322 	.word	0x08002322

08002200 <memmove>:
 8002200:	4288      	cmp	r0, r1
 8002202:	b510      	push	{r4, lr}
 8002204:	eb01 0402 	add.w	r4, r1, r2
 8002208:	d902      	bls.n	8002210 <memmove+0x10>
 800220a:	4284      	cmp	r4, r0
 800220c:	4623      	mov	r3, r4
 800220e:	d807      	bhi.n	8002220 <memmove+0x20>
 8002210:	1e43      	subs	r3, r0, #1
 8002212:	42a1      	cmp	r1, r4
 8002214:	d008      	beq.n	8002228 <memmove+0x28>
 8002216:	f811 2b01 	ldrb.w	r2, [r1], #1
 800221a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800221e:	e7f8      	b.n	8002212 <memmove+0x12>
 8002220:	4402      	add	r2, r0
 8002222:	4601      	mov	r1, r0
 8002224:	428a      	cmp	r2, r1
 8002226:	d100      	bne.n	800222a <memmove+0x2a>
 8002228:	bd10      	pop	{r4, pc}
 800222a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800222e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002232:	e7f7      	b.n	8002224 <memmove+0x24>

08002234 <_sbrk_r>:
 8002234:	b538      	push	{r3, r4, r5, lr}
 8002236:	4d06      	ldr	r5, [pc, #24]	; (8002250 <_sbrk_r+0x1c>)
 8002238:	2300      	movs	r3, #0
 800223a:	4604      	mov	r4, r0
 800223c:	4608      	mov	r0, r1
 800223e:	602b      	str	r3, [r5, #0]
 8002240:	f7fe fec2 	bl	8000fc8 <_sbrk>
 8002244:	1c43      	adds	r3, r0, #1
 8002246:	d102      	bne.n	800224e <_sbrk_r+0x1a>
 8002248:	682b      	ldr	r3, [r5, #0]
 800224a:	b103      	cbz	r3, 800224e <_sbrk_r+0x1a>
 800224c:	6023      	str	r3, [r4, #0]
 800224e:	bd38      	pop	{r3, r4, r5, pc}
 8002250:	20000204 	.word	0x20000204

08002254 <memcpy>:
 8002254:	440a      	add	r2, r1
 8002256:	4291      	cmp	r1, r2
 8002258:	f100 33ff 	add.w	r3, r0, #4294967295
 800225c:	d100      	bne.n	8002260 <memcpy+0xc>
 800225e:	4770      	bx	lr
 8002260:	b510      	push	{r4, lr}
 8002262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800226a:	4291      	cmp	r1, r2
 800226c:	d1f9      	bne.n	8002262 <memcpy+0xe>
 800226e:	bd10      	pop	{r4, pc}

08002270 <_realloc_r>:
 8002270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002274:	4680      	mov	r8, r0
 8002276:	4614      	mov	r4, r2
 8002278:	460e      	mov	r6, r1
 800227a:	b921      	cbnz	r1, 8002286 <_realloc_r+0x16>
 800227c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002280:	4611      	mov	r1, r2
 8002282:	f7ff bc49 	b.w	8001b18 <_malloc_r>
 8002286:	b92a      	cbnz	r2, 8002294 <_realloc_r+0x24>
 8002288:	f7ff fbda 	bl	8001a40 <_free_r>
 800228c:	4625      	mov	r5, r4
 800228e:	4628      	mov	r0, r5
 8002290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002294:	f000 f81b 	bl	80022ce <_malloc_usable_size_r>
 8002298:	4284      	cmp	r4, r0
 800229a:	4607      	mov	r7, r0
 800229c:	d802      	bhi.n	80022a4 <_realloc_r+0x34>
 800229e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80022a2:	d812      	bhi.n	80022ca <_realloc_r+0x5a>
 80022a4:	4621      	mov	r1, r4
 80022a6:	4640      	mov	r0, r8
 80022a8:	f7ff fc36 	bl	8001b18 <_malloc_r>
 80022ac:	4605      	mov	r5, r0
 80022ae:	2800      	cmp	r0, #0
 80022b0:	d0ed      	beq.n	800228e <_realloc_r+0x1e>
 80022b2:	42bc      	cmp	r4, r7
 80022b4:	4622      	mov	r2, r4
 80022b6:	4631      	mov	r1, r6
 80022b8:	bf28      	it	cs
 80022ba:	463a      	movcs	r2, r7
 80022bc:	f7ff ffca 	bl	8002254 <memcpy>
 80022c0:	4631      	mov	r1, r6
 80022c2:	4640      	mov	r0, r8
 80022c4:	f7ff fbbc 	bl	8001a40 <_free_r>
 80022c8:	e7e1      	b.n	800228e <_realloc_r+0x1e>
 80022ca:	4635      	mov	r5, r6
 80022cc:	e7df      	b.n	800228e <_realloc_r+0x1e>

080022ce <_malloc_usable_size_r>:
 80022ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022d2:	1f18      	subs	r0, r3, #4
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	bfbc      	itt	lt
 80022d8:	580b      	ldrlt	r3, [r1, r0]
 80022da:	18c0      	addlt	r0, r0, r3
 80022dc:	4770      	bx	lr
	...

080022e0 <_init>:
 80022e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022e2:	bf00      	nop
 80022e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022e6:	bc08      	pop	{r3}
 80022e8:	469e      	mov	lr, r3
 80022ea:	4770      	bx	lr

080022ec <_fini>:
 80022ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ee:	bf00      	nop
 80022f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022f2:	bc08      	pop	{r3}
 80022f4:	469e      	mov	lr, r3
 80022f6:	4770      	bx	lr
