// Seed: 3434175574
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wire id_11,
    input uwire id_12,
    output supply0 id_13,
    input wand id_14,
    output tri0 id_15,
    input wor void id_16,
    input wire id_17,
    input tri1 id_18,
    output supply1 id_19,
    output wor id_20,
    output uwire id_21,
    input tri1 id_22,
    output tri id_23,
    id_27,
    input wor id_24,
    input tri1 id_25
);
endmodule
module module_1 (
    input tri id_0,
    id_10,
    output tri1 id_1,
    input wand id_2,
    output wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    output logic id_6,
    output supply1 id_7,
    input logic id_8
);
  wire id_11 = (-1);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_7,
      id_7,
      id_1,
      id_7,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_7,
      id_1,
      id_2,
      id_7,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  final begin : LABEL_0
    @(negedge 1'b0, negedge -1) id_6 <= id_8;
  end
endmodule
