-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/ldpc_deco_23_ip_src_BetaCalculation_2.vhd
-- Created: 2024-10-03 14:23:14
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ldpc_deco_23_ip_src_BetaCalculation_2
-- Source Path: test/ldpc_deco_23/LDPC Decoder/DecoderCore/FunctionalUnit/BetaDecompress_2/BetaCalculation_2
-- Hierarchy Level: 5
-- Model version: 1.55
-- 
-- Beta Calculation Unit
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.ldpc_deco_23_ip_src_ldpc_deco_23_pac.ALL;

ENTITY ldpc_deco_23_ip_src_BetaCalculation_2 IS
  PORT( signs                             :   IN    std_logic_vector(47 DOWNTO 0);  -- ufix1 [48]
        prodsign                          :   IN    std_logic_vector(47 DOWNTO 0);  -- ufix1 [48]
        minidx                            :   IN    vector_of_std_logic_vector5(0 TO 47);  -- ufix5 [48]
        min1                              :   IN    vector_of_std_logic_vector4(0 TO 47);  -- ufix4 [48]
        min2                              :   IN    vector_of_std_logic_vector4(0 TO 47);  -- ufix4 [48]
        count                             :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        beta                              :   OUT   vector_of_std_logic_vector4(0 TO 47)  -- sfix4 [48]
        );
END ldpc_deco_23_ip_src_BetaCalculation_2;


ARCHITECTURE rtl OF ldpc_deco_23_ip_src_BetaCalculation_2 IS

  -- Signals
  SIGNAL prodsign_0                       : std_logic;  -- ufix1
  SIGNAL signs_0                          : std_logic;  -- ufix1
  SIGNAL prodsign_0_1                     : std_logic;  -- ufix1
  SIGNAL count_unsigned                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL minidx_unsigned                  : vector_of_unsigned5(0 TO 47);  -- ufix5 [48]
  SIGNAL const1                           : std_logic;  -- ufix1
  SIGNAL AddComp_add_cast                 : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL countIdx                         : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL minind                           : std_logic_vector(47 DOWNTO 0);  -- ufix1 [48]
  SIGNAL minind_0                         : std_logic;  -- ufix1
  SIGNAL min1_0                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_0                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_1                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_1                         : std_logic;  -- ufix1
  SIGNAL min1_1                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_1                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_2                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_2                         : std_logic;  -- ufix1
  SIGNAL min1_2                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_2                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_3                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_3                         : std_logic;  -- ufix1
  SIGNAL min1_3                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_3                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_4                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_4                         : std_logic;  -- ufix1
  SIGNAL min1_4                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_4                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_5                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_5                         : std_logic;  -- ufix1
  SIGNAL min1_5                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_5                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_6                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_6                         : std_logic;  -- ufix1
  SIGNAL min1_6                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_6                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_7                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_7                         : std_logic;  -- ufix1
  SIGNAL min1_7                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_7                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_8                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_8                         : std_logic;  -- ufix1
  SIGNAL min1_8                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_8                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_9                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_9                         : std_logic;  -- ufix1
  SIGNAL min1_9                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_9                           : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_10                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_10                        : std_logic;  -- ufix1
  SIGNAL min1_10                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_10                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_11                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_11                        : std_logic;  -- ufix1
  SIGNAL min1_11                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_11                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_12                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_12                        : std_logic;  -- ufix1
  SIGNAL min1_12                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_12                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_13                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_13                        : std_logic;  -- ufix1
  SIGNAL min1_13                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_13                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_14                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_14                        : std_logic;  -- ufix1
  SIGNAL min1_14                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_14                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_15                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_15                        : std_logic;  -- ufix1
  SIGNAL min1_15                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_15                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_16                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_16                        : std_logic;  -- ufix1
  SIGNAL min1_16                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_16                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_17                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_17                        : std_logic;  -- ufix1
  SIGNAL min1_17                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_17                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_18                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_18                        : std_logic;  -- ufix1
  SIGNAL min1_18                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_18                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_19                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_19                        : std_logic;  -- ufix1
  SIGNAL min1_19                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_19                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_20                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_20                        : std_logic;  -- ufix1
  SIGNAL min1_20                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_20                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_21                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_21                        : std_logic;  -- ufix1
  SIGNAL min1_21                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_21                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_22                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_22                        : std_logic;  -- ufix1
  SIGNAL min1_22                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_22                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_23                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_23                        : std_logic;  -- ufix1
  SIGNAL min1_23                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_23                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_24                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_24                        : std_logic;  -- ufix1
  SIGNAL min1_24                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_24                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_25                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_25                        : std_logic;  -- ufix1
  SIGNAL min1_25                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_25                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_26                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_26                        : std_logic;  -- ufix1
  SIGNAL min1_26                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_26                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_27                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_27                        : std_logic;  -- ufix1
  SIGNAL min1_27                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_27                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_28                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_28                        : std_logic;  -- ufix1
  SIGNAL min1_28                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_28                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_29                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_29                        : std_logic;  -- ufix1
  SIGNAL min1_29                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_29                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_30                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_30                        : std_logic;  -- ufix1
  SIGNAL min1_30                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_30                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_31                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_31                        : std_logic;  -- ufix1
  SIGNAL min1_31                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_31                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_32                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_32                        : std_logic;  -- ufix1
  SIGNAL min1_32                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_32                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_33                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_33                        : std_logic;  -- ufix1
  SIGNAL min1_33                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_33                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_34                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_34                        : std_logic;  -- ufix1
  SIGNAL min1_34                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_34                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_35                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_35                        : std_logic;  -- ufix1
  SIGNAL min1_35                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_35                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_36                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_36                        : std_logic;  -- ufix1
  SIGNAL min1_36                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_36                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_37                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_37                        : std_logic;  -- ufix1
  SIGNAL min1_37                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_37                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_38                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_38                        : std_logic;  -- ufix1
  SIGNAL min1_38                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_38                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_39                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_39                        : std_logic;  -- ufix1
  SIGNAL min1_39                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_39                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_40                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_40                        : std_logic;  -- ufix1
  SIGNAL min1_40                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_40                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_41                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_41                        : std_logic;  -- ufix1
  SIGNAL min1_41                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_41                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_42                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_42                        : std_logic;  -- ufix1
  SIGNAL min1_42                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_42                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_43                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_43                        : std_logic;  -- ufix1
  SIGNAL min1_43                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_43                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_44                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_44                        : std_logic;  -- ufix1
  SIGNAL min1_44                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_44                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_45                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_45                        : std_logic;  -- ufix1
  SIGNAL min1_45                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_45                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_46                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_46                        : std_logic;  -- ufix1
  SIGNAL min1_46                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_46                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_47                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minind_47                        : std_logic;  -- ufix1
  SIGNAL min1_47                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL min2_47                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag_array_48                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL mag                              : vector_of_unsigned4(0 TO 47);  -- ufix4 [48]
  SIGNAL mag_dtc                          : vector_of_signed4(0 TO 47);  -- sfix4 [48]
  SIGNAL uminusComp_in0                   : vector_of_signed5(0 TO 47);  -- sfix5 [48]
  SIGNAL smag                             : vector_of_signed4(0 TO 47);  -- sfix4 [48]
  SIGNAL smag_0                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_1                       : std_logic;  -- ufix1
  SIGNAL signs_1                          : std_logic;  -- ufix1
  SIGNAL prodsign_1_1                     : std_logic;  -- ufix1
  SIGNAL smag_1                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_2                       : std_logic;  -- ufix1
  SIGNAL signs_2                          : std_logic;  -- ufix1
  SIGNAL prodsign_2_1                     : std_logic;  -- ufix1
  SIGNAL smag_2                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_3                       : std_logic;  -- ufix1
  SIGNAL signs_3                          : std_logic;  -- ufix1
  SIGNAL prodsign_3_1                     : std_logic;  -- ufix1
  SIGNAL smag_3                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_4                       : std_logic;  -- ufix1
  SIGNAL signs_4                          : std_logic;  -- ufix1
  SIGNAL prodsign_4_1                     : std_logic;  -- ufix1
  SIGNAL smag_4                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_5                       : std_logic;  -- ufix1
  SIGNAL signs_5                          : std_logic;  -- ufix1
  SIGNAL prodsign_5_1                     : std_logic;  -- ufix1
  SIGNAL smag_5                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_6                       : std_logic;  -- ufix1
  SIGNAL signs_6                          : std_logic;  -- ufix1
  SIGNAL prodsign_6_1                     : std_logic;  -- ufix1
  SIGNAL smag_6                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_7                       : std_logic;  -- ufix1
  SIGNAL signs_7                          : std_logic;  -- ufix1
  SIGNAL prodsign_7_1                     : std_logic;  -- ufix1
  SIGNAL smag_7                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_8                       : std_logic;  -- ufix1
  SIGNAL signs_8                          : std_logic;  -- ufix1
  SIGNAL prodsign_8_1                     : std_logic;  -- ufix1
  SIGNAL smag_8                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_9                       : std_logic;  -- ufix1
  SIGNAL signs_9                          : std_logic;  -- ufix1
  SIGNAL prodsign_9_1                     : std_logic;  -- ufix1
  SIGNAL smag_9                           : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_10                      : std_logic;  -- ufix1
  SIGNAL signs_10                         : std_logic;  -- ufix1
  SIGNAL prodsign_10_1                    : std_logic;  -- ufix1
  SIGNAL smag_10                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_11                      : std_logic;  -- ufix1
  SIGNAL signs_11                         : std_logic;  -- ufix1
  SIGNAL prodsign_11_1                    : std_logic;  -- ufix1
  SIGNAL smag_11                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_12                      : std_logic;  -- ufix1
  SIGNAL signs_12                         : std_logic;  -- ufix1
  SIGNAL prodsign_12_1                    : std_logic;  -- ufix1
  SIGNAL smag_12                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_13                      : std_logic;  -- ufix1
  SIGNAL signs_13                         : std_logic;  -- ufix1
  SIGNAL prodsign_13_1                    : std_logic;  -- ufix1
  SIGNAL smag_13                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_14                      : std_logic;  -- ufix1
  SIGNAL signs_14                         : std_logic;  -- ufix1
  SIGNAL prodsign_14_1                    : std_logic;  -- ufix1
  SIGNAL smag_14                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_15                      : std_logic;  -- ufix1
  SIGNAL signs_15                         : std_logic;  -- ufix1
  SIGNAL prodsign_15_1                    : std_logic;  -- ufix1
  SIGNAL smag_15                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_16                      : std_logic;  -- ufix1
  SIGNAL signs_16                         : std_logic;  -- ufix1
  SIGNAL prodsign_16_1                    : std_logic;  -- ufix1
  SIGNAL smag_16                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_17                      : std_logic;  -- ufix1
  SIGNAL signs_17                         : std_logic;  -- ufix1
  SIGNAL prodsign_17_1                    : std_logic;  -- ufix1
  SIGNAL smag_17                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_18                      : std_logic;  -- ufix1
  SIGNAL signs_18                         : std_logic;  -- ufix1
  SIGNAL prodsign_18_1                    : std_logic;  -- ufix1
  SIGNAL smag_18                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_19                      : std_logic;  -- ufix1
  SIGNAL signs_19                         : std_logic;  -- ufix1
  SIGNAL prodsign_19_1                    : std_logic;  -- ufix1
  SIGNAL smag_19                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_20                      : std_logic;  -- ufix1
  SIGNAL signs_20                         : std_logic;  -- ufix1
  SIGNAL prodsign_20_1                    : std_logic;  -- ufix1
  SIGNAL smag_20                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_21                      : std_logic;  -- ufix1
  SIGNAL signs_21                         : std_logic;  -- ufix1
  SIGNAL prodsign_21_1                    : std_logic;  -- ufix1
  SIGNAL smag_21                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_22                      : std_logic;  -- ufix1
  SIGNAL signs_22                         : std_logic;  -- ufix1
  SIGNAL prodsign_22_1                    : std_logic;  -- ufix1
  SIGNAL smag_22                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_23                      : std_logic;  -- ufix1
  SIGNAL signs_23                         : std_logic;  -- ufix1
  SIGNAL prodsign_23_1                    : std_logic;  -- ufix1
  SIGNAL smag_23                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_24                      : std_logic;  -- ufix1
  SIGNAL signs_24                         : std_logic;  -- ufix1
  SIGNAL prodsign_24_1                    : std_logic;  -- ufix1
  SIGNAL smag_24                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_25                      : std_logic;  -- ufix1
  SIGNAL signs_25                         : std_logic;  -- ufix1
  SIGNAL prodsign_25_1                    : std_logic;  -- ufix1
  SIGNAL smag_25                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_26                      : std_logic;  -- ufix1
  SIGNAL signs_26                         : std_logic;  -- ufix1
  SIGNAL prodsign_26_1                    : std_logic;  -- ufix1
  SIGNAL smag_26                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_27                      : std_logic;  -- ufix1
  SIGNAL signs_27                         : std_logic;  -- ufix1
  SIGNAL prodsign_27_1                    : std_logic;  -- ufix1
  SIGNAL smag_27                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_28                      : std_logic;  -- ufix1
  SIGNAL signs_28                         : std_logic;  -- ufix1
  SIGNAL prodsign_28_1                    : std_logic;  -- ufix1
  SIGNAL smag_28                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_29                      : std_logic;  -- ufix1
  SIGNAL signs_29                         : std_logic;  -- ufix1
  SIGNAL prodsign_29_1                    : std_logic;  -- ufix1
  SIGNAL smag_29                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_30                      : std_logic;  -- ufix1
  SIGNAL signs_30                         : std_logic;  -- ufix1
  SIGNAL prodsign_30_1                    : std_logic;  -- ufix1
  SIGNAL smag_30                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_31                      : std_logic;  -- ufix1
  SIGNAL signs_31                         : std_logic;  -- ufix1
  SIGNAL prodsign_31_1                    : std_logic;  -- ufix1
  SIGNAL smag_31                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_32                      : std_logic;  -- ufix1
  SIGNAL signs_32                         : std_logic;  -- ufix1
  SIGNAL prodsign_32_1                    : std_logic;  -- ufix1
  SIGNAL smag_32                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_33                      : std_logic;  -- ufix1
  SIGNAL signs_33                         : std_logic;  -- ufix1
  SIGNAL prodsign_33_1                    : std_logic;  -- ufix1
  SIGNAL smag_33                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_34                      : std_logic;  -- ufix1
  SIGNAL signs_34                         : std_logic;  -- ufix1
  SIGNAL prodsign_34_1                    : std_logic;  -- ufix1
  SIGNAL smag_34                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_35                      : std_logic;  -- ufix1
  SIGNAL signs_35                         : std_logic;  -- ufix1
  SIGNAL prodsign_35_1                    : std_logic;  -- ufix1
  SIGNAL smag_35                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_36                      : std_logic;  -- ufix1
  SIGNAL signs_36                         : std_logic;  -- ufix1
  SIGNAL prodsign_36_1                    : std_logic;  -- ufix1
  SIGNAL smag_36                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_37                      : std_logic;  -- ufix1
  SIGNAL signs_37                         : std_logic;  -- ufix1
  SIGNAL prodsign_37_1                    : std_logic;  -- ufix1
  SIGNAL smag_37                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_38                      : std_logic;  -- ufix1
  SIGNAL signs_38                         : std_logic;  -- ufix1
  SIGNAL prodsign_38_1                    : std_logic;  -- ufix1
  SIGNAL smag_38                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_39                      : std_logic;  -- ufix1
  SIGNAL signs_39                         : std_logic;  -- ufix1
  SIGNAL prodsign_39_1                    : std_logic;  -- ufix1
  SIGNAL smag_39                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_40                      : std_logic;  -- ufix1
  SIGNAL signs_40                         : std_logic;  -- ufix1
  SIGNAL prodsign_40_1                    : std_logic;  -- ufix1
  SIGNAL smag_40                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_41                      : std_logic;  -- ufix1
  SIGNAL signs_41                         : std_logic;  -- ufix1
  SIGNAL prodsign_41_1                    : std_logic;  -- ufix1
  SIGNAL smag_41                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_42                      : std_logic;  -- ufix1
  SIGNAL signs_42                         : std_logic;  -- ufix1
  SIGNAL prodsign_42_1                    : std_logic;  -- ufix1
  SIGNAL smag_42                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_43                      : std_logic;  -- ufix1
  SIGNAL signs_43                         : std_logic;  -- ufix1
  SIGNAL prodsign_43_1                    : std_logic;  -- ufix1
  SIGNAL smag_43                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_44                      : std_logic;  -- ufix1
  SIGNAL signs_44                         : std_logic;  -- ufix1
  SIGNAL prodsign_44_1                    : std_logic;  -- ufix1
  SIGNAL smag_44                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_45                      : std_logic;  -- ufix1
  SIGNAL signs_45                         : std_logic;  -- ufix1
  SIGNAL prodsign_45_1                    : std_logic;  -- ufix1
  SIGNAL smag_45                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_46                      : std_logic;  -- ufix1
  SIGNAL signs_46                         : std_logic;  -- ufix1
  SIGNAL prodsign_46_1                    : std_logic;  -- ufix1
  SIGNAL smag_46                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL prodsign_47                      : std_logic;  -- ufix1
  SIGNAL signs_47                         : std_logic;  -- ufix1
  SIGNAL prodsign_47_1                    : std_logic;  -- ufix1
  SIGNAL smag_47                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_0                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_1                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_1                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_2                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_2                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_3                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_3                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_4                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_4                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_5                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_5                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_6                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_6                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_7                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_7                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_8                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_8                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_9                    : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_9                        : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_10                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_10                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_11                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_11                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_12                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_12                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_13                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_13                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_14                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_14                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_15                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_15                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_16                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_16                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_17                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_17                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_18                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_18                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_19                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_19                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_20                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_20                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_21                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_21                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_22                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_22                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_23                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_23                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_24                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_24                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_25                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_25                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_26                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_26                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_27                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_27                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_28                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_28                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_29                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_29                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_30                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_30                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_31                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_31                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_32                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_32                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_33                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_33                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_34                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_34                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_35                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_35                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_36                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_36                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_37                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_37                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_38                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_38                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_39                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_39                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_40                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_40                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_41                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_41                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_42                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_42                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_43                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_43                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_44                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_44                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_45                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_45                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_46                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_46                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_47                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL mag_dtc_47                       : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betad_array_48                   : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL betaD                            : vector_of_signed4(0 TO 47);  -- sfix4 [48]

BEGIN
  prodsign_0 <= prodsign(0);

  signs_0 <= signs(0);

  prodsign_0_1 <=  NOT (prodsign_0 XOR signs_0);

  count_unsigned <= unsigned(count);

  outputgen1: FOR k IN 0 TO 47 GENERATE
    minidx_unsigned(k) <= unsigned(minidx(k));
  END GENERATE;

  const1 <= '1';

  AddComp_add_cast <= '0' & '0' & '0' & '0' & const1;
  countIdx <= count_unsigned + AddComp_add_cast;


  minind_gen: FOR t_0 IN 0 TO 47 GENERATE
    
    minind(t_0) <= '1' WHEN minidx_unsigned(t_0) = countIdx ELSE
        '0';
  END GENERATE minind_gen;


  minind_0 <= minind(0);

  min1_0 <= unsigned(min1(0));

  min2_0 <= unsigned(min2(0));

  
  mag_array_1 <= min1_0 WHEN minind_0 = '0' ELSE
      min2_0;

  minind_1 <= minind(1);

  min1_1 <= unsigned(min1(1));

  min2_1 <= unsigned(min2(1));

  
  mag_array_2 <= min1_1 WHEN minind_1 = '0' ELSE
      min2_1;

  minind_2 <= minind(2);

  min1_2 <= unsigned(min1(2));

  min2_2 <= unsigned(min2(2));

  
  mag_array_3 <= min1_2 WHEN minind_2 = '0' ELSE
      min2_2;

  minind_3 <= minind(3);

  min1_3 <= unsigned(min1(3));

  min2_3 <= unsigned(min2(3));

  
  mag_array_4 <= min1_3 WHEN minind_3 = '0' ELSE
      min2_3;

  minind_4 <= minind(4);

  min1_4 <= unsigned(min1(4));

  min2_4 <= unsigned(min2(4));

  
  mag_array_5 <= min1_4 WHEN minind_4 = '0' ELSE
      min2_4;

  minind_5 <= minind(5);

  min1_5 <= unsigned(min1(5));

  min2_5 <= unsigned(min2(5));

  
  mag_array_6 <= min1_5 WHEN minind_5 = '0' ELSE
      min2_5;

  minind_6 <= minind(6);

  min1_6 <= unsigned(min1(6));

  min2_6 <= unsigned(min2(6));

  
  mag_array_7 <= min1_6 WHEN minind_6 = '0' ELSE
      min2_6;

  minind_7 <= minind(7);

  min1_7 <= unsigned(min1(7));

  min2_7 <= unsigned(min2(7));

  
  mag_array_8 <= min1_7 WHEN minind_7 = '0' ELSE
      min2_7;

  minind_8 <= minind(8);

  min1_8 <= unsigned(min1(8));

  min2_8 <= unsigned(min2(8));

  
  mag_array_9 <= min1_8 WHEN minind_8 = '0' ELSE
      min2_8;

  minind_9 <= minind(9);

  min1_9 <= unsigned(min1(9));

  min2_9 <= unsigned(min2(9));

  
  mag_array_10 <= min1_9 WHEN minind_9 = '0' ELSE
      min2_9;

  minind_10 <= minind(10);

  min1_10 <= unsigned(min1(10));

  min2_10 <= unsigned(min2(10));

  
  mag_array_11 <= min1_10 WHEN minind_10 = '0' ELSE
      min2_10;

  minind_11 <= minind(11);

  min1_11 <= unsigned(min1(11));

  min2_11 <= unsigned(min2(11));

  
  mag_array_12 <= min1_11 WHEN minind_11 = '0' ELSE
      min2_11;

  minind_12 <= minind(12);

  min1_12 <= unsigned(min1(12));

  min2_12 <= unsigned(min2(12));

  
  mag_array_13 <= min1_12 WHEN minind_12 = '0' ELSE
      min2_12;

  minind_13 <= minind(13);

  min1_13 <= unsigned(min1(13));

  min2_13 <= unsigned(min2(13));

  
  mag_array_14 <= min1_13 WHEN minind_13 = '0' ELSE
      min2_13;

  minind_14 <= minind(14);

  min1_14 <= unsigned(min1(14));

  min2_14 <= unsigned(min2(14));

  
  mag_array_15 <= min1_14 WHEN minind_14 = '0' ELSE
      min2_14;

  minind_15 <= minind(15);

  min1_15 <= unsigned(min1(15));

  min2_15 <= unsigned(min2(15));

  
  mag_array_16 <= min1_15 WHEN minind_15 = '0' ELSE
      min2_15;

  minind_16 <= minind(16);

  min1_16 <= unsigned(min1(16));

  min2_16 <= unsigned(min2(16));

  
  mag_array_17 <= min1_16 WHEN minind_16 = '0' ELSE
      min2_16;

  minind_17 <= minind(17);

  min1_17 <= unsigned(min1(17));

  min2_17 <= unsigned(min2(17));

  
  mag_array_18 <= min1_17 WHEN minind_17 = '0' ELSE
      min2_17;

  minind_18 <= minind(18);

  min1_18 <= unsigned(min1(18));

  min2_18 <= unsigned(min2(18));

  
  mag_array_19 <= min1_18 WHEN minind_18 = '0' ELSE
      min2_18;

  minind_19 <= minind(19);

  min1_19 <= unsigned(min1(19));

  min2_19 <= unsigned(min2(19));

  
  mag_array_20 <= min1_19 WHEN minind_19 = '0' ELSE
      min2_19;

  minind_20 <= minind(20);

  min1_20 <= unsigned(min1(20));

  min2_20 <= unsigned(min2(20));

  
  mag_array_21 <= min1_20 WHEN minind_20 = '0' ELSE
      min2_20;

  minind_21 <= minind(21);

  min1_21 <= unsigned(min1(21));

  min2_21 <= unsigned(min2(21));

  
  mag_array_22 <= min1_21 WHEN minind_21 = '0' ELSE
      min2_21;

  minind_22 <= minind(22);

  min1_22 <= unsigned(min1(22));

  min2_22 <= unsigned(min2(22));

  
  mag_array_23 <= min1_22 WHEN minind_22 = '0' ELSE
      min2_22;

  minind_23 <= minind(23);

  min1_23 <= unsigned(min1(23));

  min2_23 <= unsigned(min2(23));

  
  mag_array_24 <= min1_23 WHEN minind_23 = '0' ELSE
      min2_23;

  minind_24 <= minind(24);

  min1_24 <= unsigned(min1(24));

  min2_24 <= unsigned(min2(24));

  
  mag_array_25 <= min1_24 WHEN minind_24 = '0' ELSE
      min2_24;

  minind_25 <= minind(25);

  min1_25 <= unsigned(min1(25));

  min2_25 <= unsigned(min2(25));

  
  mag_array_26 <= min1_25 WHEN minind_25 = '0' ELSE
      min2_25;

  minind_26 <= minind(26);

  min1_26 <= unsigned(min1(26));

  min2_26 <= unsigned(min2(26));

  
  mag_array_27 <= min1_26 WHEN minind_26 = '0' ELSE
      min2_26;

  minind_27 <= minind(27);

  min1_27 <= unsigned(min1(27));

  min2_27 <= unsigned(min2(27));

  
  mag_array_28 <= min1_27 WHEN minind_27 = '0' ELSE
      min2_27;

  minind_28 <= minind(28);

  min1_28 <= unsigned(min1(28));

  min2_28 <= unsigned(min2(28));

  
  mag_array_29 <= min1_28 WHEN minind_28 = '0' ELSE
      min2_28;

  minind_29 <= minind(29);

  min1_29 <= unsigned(min1(29));

  min2_29 <= unsigned(min2(29));

  
  mag_array_30 <= min1_29 WHEN minind_29 = '0' ELSE
      min2_29;

  minind_30 <= minind(30);

  min1_30 <= unsigned(min1(30));

  min2_30 <= unsigned(min2(30));

  
  mag_array_31 <= min1_30 WHEN minind_30 = '0' ELSE
      min2_30;

  minind_31 <= minind(31);

  min1_31 <= unsigned(min1(31));

  min2_31 <= unsigned(min2(31));

  
  mag_array_32 <= min1_31 WHEN minind_31 = '0' ELSE
      min2_31;

  minind_32 <= minind(32);

  min1_32 <= unsigned(min1(32));

  min2_32 <= unsigned(min2(32));

  
  mag_array_33 <= min1_32 WHEN minind_32 = '0' ELSE
      min2_32;

  minind_33 <= minind(33);

  min1_33 <= unsigned(min1(33));

  min2_33 <= unsigned(min2(33));

  
  mag_array_34 <= min1_33 WHEN minind_33 = '0' ELSE
      min2_33;

  minind_34 <= minind(34);

  min1_34 <= unsigned(min1(34));

  min2_34 <= unsigned(min2(34));

  
  mag_array_35 <= min1_34 WHEN minind_34 = '0' ELSE
      min2_34;

  minind_35 <= minind(35);

  min1_35 <= unsigned(min1(35));

  min2_35 <= unsigned(min2(35));

  
  mag_array_36 <= min1_35 WHEN minind_35 = '0' ELSE
      min2_35;

  minind_36 <= minind(36);

  min1_36 <= unsigned(min1(36));

  min2_36 <= unsigned(min2(36));

  
  mag_array_37 <= min1_36 WHEN minind_36 = '0' ELSE
      min2_36;

  minind_37 <= minind(37);

  min1_37 <= unsigned(min1(37));

  min2_37 <= unsigned(min2(37));

  
  mag_array_38 <= min1_37 WHEN minind_37 = '0' ELSE
      min2_37;

  minind_38 <= minind(38);

  min1_38 <= unsigned(min1(38));

  min2_38 <= unsigned(min2(38));

  
  mag_array_39 <= min1_38 WHEN minind_38 = '0' ELSE
      min2_38;

  minind_39 <= minind(39);

  min1_39 <= unsigned(min1(39));

  min2_39 <= unsigned(min2(39));

  
  mag_array_40 <= min1_39 WHEN minind_39 = '0' ELSE
      min2_39;

  minind_40 <= minind(40);

  min1_40 <= unsigned(min1(40));

  min2_40 <= unsigned(min2(40));

  
  mag_array_41 <= min1_40 WHEN minind_40 = '0' ELSE
      min2_40;

  minind_41 <= minind(41);

  min1_41 <= unsigned(min1(41));

  min2_41 <= unsigned(min2(41));

  
  mag_array_42 <= min1_41 WHEN minind_41 = '0' ELSE
      min2_41;

  minind_42 <= minind(42);

  min1_42 <= unsigned(min1(42));

  min2_42 <= unsigned(min2(42));

  
  mag_array_43 <= min1_42 WHEN minind_42 = '0' ELSE
      min2_42;

  minind_43 <= minind(43);

  min1_43 <= unsigned(min1(43));

  min2_43 <= unsigned(min2(43));

  
  mag_array_44 <= min1_43 WHEN minind_43 = '0' ELSE
      min2_43;

  minind_44 <= minind(44);

  min1_44 <= unsigned(min1(44));

  min2_44 <= unsigned(min2(44));

  
  mag_array_45 <= min1_44 WHEN minind_44 = '0' ELSE
      min2_44;

  minind_45 <= minind(45);

  min1_45 <= unsigned(min1(45));

  min2_45 <= unsigned(min2(45));

  
  mag_array_46 <= min1_45 WHEN minind_45 = '0' ELSE
      min2_45;

  minind_46 <= minind(46);

  min1_46 <= unsigned(min1(46));

  min2_46 <= unsigned(min2(46));

  
  mag_array_47 <= min1_46 WHEN minind_46 = '0' ELSE
      min2_46;

  minind_47 <= minind(47);

  min1_47 <= unsigned(min1(47));

  min2_47 <= unsigned(min2(47));

  
  mag_array_48 <= min1_47 WHEN minind_47 = '0' ELSE
      min2_47;

  mag(0) <= mag_array_1;
  mag(1) <= mag_array_2;
  mag(2) <= mag_array_3;
  mag(3) <= mag_array_4;
  mag(4) <= mag_array_5;
  mag(5) <= mag_array_6;
  mag(6) <= mag_array_7;
  mag(7) <= mag_array_8;
  mag(8) <= mag_array_9;
  mag(9) <= mag_array_10;
  mag(10) <= mag_array_11;
  mag(11) <= mag_array_12;
  mag(12) <= mag_array_13;
  mag(13) <= mag_array_14;
  mag(14) <= mag_array_15;
  mag(15) <= mag_array_16;
  mag(16) <= mag_array_17;
  mag(17) <= mag_array_18;
  mag(18) <= mag_array_19;
  mag(19) <= mag_array_20;
  mag(20) <= mag_array_21;
  mag(21) <= mag_array_22;
  mag(22) <= mag_array_23;
  mag(23) <= mag_array_24;
  mag(24) <= mag_array_25;
  mag(25) <= mag_array_26;
  mag(26) <= mag_array_27;
  mag(27) <= mag_array_28;
  mag(28) <= mag_array_29;
  mag(29) <= mag_array_30;
  mag(30) <= mag_array_31;
  mag(31) <= mag_array_32;
  mag(32) <= mag_array_33;
  mag(33) <= mag_array_34;
  mag(34) <= mag_array_35;
  mag(35) <= mag_array_36;
  mag(36) <= mag_array_37;
  mag(37) <= mag_array_38;
  mag(38) <= mag_array_39;
  mag(39) <= mag_array_40;
  mag(40) <= mag_array_41;
  mag(41) <= mag_array_42;
  mag(42) <= mag_array_43;
  mag(43) <= mag_array_44;
  mag(44) <= mag_array_45;
  mag(45) <= mag_array_46;
  mag(46) <= mag_array_47;
  mag(47) <= mag_array_48;


  mag_dtc_gen: FOR ii IN 0 TO 47 GENERATE
    mag_dtc(ii) <= signed(mag(ii));
  END GENERATE mag_dtc_gen;



  smag_gen: FOR t_01 IN 0 TO 47 GENERATE
    uminusComp_in0(t_01) <=  - (resize(mag_dtc(t_01), 5));
    smag(t_01) <= uminusComp_in0(t_01)(3 DOWNTO 0);
  END GENERATE smag_gen;


  smag_0 <= smag(0);

  prodsign_1 <= prodsign(1);

  signs_1 <= signs(1);

  prodsign_1_1 <=  NOT (prodsign_1 XOR signs_1);

  smag_1 <= smag(1);

  prodsign_2 <= prodsign(2);

  signs_2 <= signs(2);

  prodsign_2_1 <=  NOT (prodsign_2 XOR signs_2);

  smag_2 <= smag(2);

  prodsign_3 <= prodsign(3);

  signs_3 <= signs(3);

  prodsign_3_1 <=  NOT (prodsign_3 XOR signs_3);

  smag_3 <= smag(3);

  prodsign_4 <= prodsign(4);

  signs_4 <= signs(4);

  prodsign_4_1 <=  NOT (prodsign_4 XOR signs_4);

  smag_4 <= smag(4);

  prodsign_5 <= prodsign(5);

  signs_5 <= signs(5);

  prodsign_5_1 <=  NOT (prodsign_5 XOR signs_5);

  smag_5 <= smag(5);

  prodsign_6 <= prodsign(6);

  signs_6 <= signs(6);

  prodsign_6_1 <=  NOT (prodsign_6 XOR signs_6);

  smag_6 <= smag(6);

  prodsign_7 <= prodsign(7);

  signs_7 <= signs(7);

  prodsign_7_1 <=  NOT (prodsign_7 XOR signs_7);

  smag_7 <= smag(7);

  prodsign_8 <= prodsign(8);

  signs_8 <= signs(8);

  prodsign_8_1 <=  NOT (prodsign_8 XOR signs_8);

  smag_8 <= smag(8);

  prodsign_9 <= prodsign(9);

  signs_9 <= signs(9);

  prodsign_9_1 <=  NOT (prodsign_9 XOR signs_9);

  smag_9 <= smag(9);

  prodsign_10 <= prodsign(10);

  signs_10 <= signs(10);

  prodsign_10_1 <=  NOT (prodsign_10 XOR signs_10);

  smag_10 <= smag(10);

  prodsign_11 <= prodsign(11);

  signs_11 <= signs(11);

  prodsign_11_1 <=  NOT (prodsign_11 XOR signs_11);

  smag_11 <= smag(11);

  prodsign_12 <= prodsign(12);

  signs_12 <= signs(12);

  prodsign_12_1 <=  NOT (prodsign_12 XOR signs_12);

  smag_12 <= smag(12);

  prodsign_13 <= prodsign(13);

  signs_13 <= signs(13);

  prodsign_13_1 <=  NOT (prodsign_13 XOR signs_13);

  smag_13 <= smag(13);

  prodsign_14 <= prodsign(14);

  signs_14 <= signs(14);

  prodsign_14_1 <=  NOT (prodsign_14 XOR signs_14);

  smag_14 <= smag(14);

  prodsign_15 <= prodsign(15);

  signs_15 <= signs(15);

  prodsign_15_1 <=  NOT (prodsign_15 XOR signs_15);

  smag_15 <= smag(15);

  prodsign_16 <= prodsign(16);

  signs_16 <= signs(16);

  prodsign_16_1 <=  NOT (prodsign_16 XOR signs_16);

  smag_16 <= smag(16);

  prodsign_17 <= prodsign(17);

  signs_17 <= signs(17);

  prodsign_17_1 <=  NOT (prodsign_17 XOR signs_17);

  smag_17 <= smag(17);

  prodsign_18 <= prodsign(18);

  signs_18 <= signs(18);

  prodsign_18_1 <=  NOT (prodsign_18 XOR signs_18);

  smag_18 <= smag(18);

  prodsign_19 <= prodsign(19);

  signs_19 <= signs(19);

  prodsign_19_1 <=  NOT (prodsign_19 XOR signs_19);

  smag_19 <= smag(19);

  prodsign_20 <= prodsign(20);

  signs_20 <= signs(20);

  prodsign_20_1 <=  NOT (prodsign_20 XOR signs_20);

  smag_20 <= smag(20);

  prodsign_21 <= prodsign(21);

  signs_21 <= signs(21);

  prodsign_21_1 <=  NOT (prodsign_21 XOR signs_21);

  smag_21 <= smag(21);

  prodsign_22 <= prodsign(22);

  signs_22 <= signs(22);

  prodsign_22_1 <=  NOT (prodsign_22 XOR signs_22);

  smag_22 <= smag(22);

  prodsign_23 <= prodsign(23);

  signs_23 <= signs(23);

  prodsign_23_1 <=  NOT (prodsign_23 XOR signs_23);

  smag_23 <= smag(23);

  prodsign_24 <= prodsign(24);

  signs_24 <= signs(24);

  prodsign_24_1 <=  NOT (prodsign_24 XOR signs_24);

  smag_24 <= smag(24);

  prodsign_25 <= prodsign(25);

  signs_25 <= signs(25);

  prodsign_25_1 <=  NOT (prodsign_25 XOR signs_25);

  smag_25 <= smag(25);

  prodsign_26 <= prodsign(26);

  signs_26 <= signs(26);

  prodsign_26_1 <=  NOT (prodsign_26 XOR signs_26);

  smag_26 <= smag(26);

  prodsign_27 <= prodsign(27);

  signs_27 <= signs(27);

  prodsign_27_1 <=  NOT (prodsign_27 XOR signs_27);

  smag_27 <= smag(27);

  prodsign_28 <= prodsign(28);

  signs_28 <= signs(28);

  prodsign_28_1 <=  NOT (prodsign_28 XOR signs_28);

  smag_28 <= smag(28);

  prodsign_29 <= prodsign(29);

  signs_29 <= signs(29);

  prodsign_29_1 <=  NOT (prodsign_29 XOR signs_29);

  smag_29 <= smag(29);

  prodsign_30 <= prodsign(30);

  signs_30 <= signs(30);

  prodsign_30_1 <=  NOT (prodsign_30 XOR signs_30);

  smag_30 <= smag(30);

  prodsign_31 <= prodsign(31);

  signs_31 <= signs(31);

  prodsign_31_1 <=  NOT (prodsign_31 XOR signs_31);

  smag_31 <= smag(31);

  prodsign_32 <= prodsign(32);

  signs_32 <= signs(32);

  prodsign_32_1 <=  NOT (prodsign_32 XOR signs_32);

  smag_32 <= smag(32);

  prodsign_33 <= prodsign(33);

  signs_33 <= signs(33);

  prodsign_33_1 <=  NOT (prodsign_33 XOR signs_33);

  smag_33 <= smag(33);

  prodsign_34 <= prodsign(34);

  signs_34 <= signs(34);

  prodsign_34_1 <=  NOT (prodsign_34 XOR signs_34);

  smag_34 <= smag(34);

  prodsign_35 <= prodsign(35);

  signs_35 <= signs(35);

  prodsign_35_1 <=  NOT (prodsign_35 XOR signs_35);

  smag_35 <= smag(35);

  prodsign_36 <= prodsign(36);

  signs_36 <= signs(36);

  prodsign_36_1 <=  NOT (prodsign_36 XOR signs_36);

  smag_36 <= smag(36);

  prodsign_37 <= prodsign(37);

  signs_37 <= signs(37);

  prodsign_37_1 <=  NOT (prodsign_37 XOR signs_37);

  smag_37 <= smag(37);

  prodsign_38 <= prodsign(38);

  signs_38 <= signs(38);

  prodsign_38_1 <=  NOT (prodsign_38 XOR signs_38);

  smag_38 <= smag(38);

  prodsign_39 <= prodsign(39);

  signs_39 <= signs(39);

  prodsign_39_1 <=  NOT (prodsign_39 XOR signs_39);

  smag_39 <= smag(39);

  prodsign_40 <= prodsign(40);

  signs_40 <= signs(40);

  prodsign_40_1 <=  NOT (prodsign_40 XOR signs_40);

  smag_40 <= smag(40);

  prodsign_41 <= prodsign(41);

  signs_41 <= signs(41);

  prodsign_41_1 <=  NOT (prodsign_41 XOR signs_41);

  smag_41 <= smag(41);

  prodsign_42 <= prodsign(42);

  signs_42 <= signs(42);

  prodsign_42_1 <=  NOT (prodsign_42 XOR signs_42);

  smag_42 <= smag(42);

  prodsign_43 <= prodsign(43);

  signs_43 <= signs(43);

  prodsign_43_1 <=  NOT (prodsign_43 XOR signs_43);

  smag_43 <= smag(43);

  prodsign_44 <= prodsign(44);

  signs_44 <= signs(44);

  prodsign_44_1 <=  NOT (prodsign_44 XOR signs_44);

  smag_44 <= smag(44);

  prodsign_45 <= prodsign(45);

  signs_45 <= signs(45);

  prodsign_45_1 <=  NOT (prodsign_45 XOR signs_45);

  smag_45 <= smag(45);

  prodsign_46 <= prodsign(46);

  signs_46 <= signs(46);

  prodsign_46_1 <=  NOT (prodsign_46 XOR signs_46);

  smag_46 <= smag(46);

  prodsign_47 <= prodsign(47);

  signs_47 <= signs(47);

  prodsign_47_1 <=  NOT (prodsign_47 XOR signs_47);

  smag_47 <= smag(47);

  mag_dtc_0 <= mag_dtc(0);

  
  betad_array_1 <= smag_0 WHEN prodsign_0_1 = '0' ELSE
      mag_dtc_0;

  mag_dtc_1 <= mag_dtc(1);

  
  betad_array_2 <= smag_1 WHEN prodsign_1_1 = '0' ELSE
      mag_dtc_1;

  mag_dtc_2 <= mag_dtc(2);

  
  betad_array_3 <= smag_2 WHEN prodsign_2_1 = '0' ELSE
      mag_dtc_2;

  mag_dtc_3 <= mag_dtc(3);

  
  betad_array_4 <= smag_3 WHEN prodsign_3_1 = '0' ELSE
      mag_dtc_3;

  mag_dtc_4 <= mag_dtc(4);

  
  betad_array_5 <= smag_4 WHEN prodsign_4_1 = '0' ELSE
      mag_dtc_4;

  mag_dtc_5 <= mag_dtc(5);

  
  betad_array_6 <= smag_5 WHEN prodsign_5_1 = '0' ELSE
      mag_dtc_5;

  mag_dtc_6 <= mag_dtc(6);

  
  betad_array_7 <= smag_6 WHEN prodsign_6_1 = '0' ELSE
      mag_dtc_6;

  mag_dtc_7 <= mag_dtc(7);

  
  betad_array_8 <= smag_7 WHEN prodsign_7_1 = '0' ELSE
      mag_dtc_7;

  mag_dtc_8 <= mag_dtc(8);

  
  betad_array_9 <= smag_8 WHEN prodsign_8_1 = '0' ELSE
      mag_dtc_8;

  mag_dtc_9 <= mag_dtc(9);

  
  betad_array_10 <= smag_9 WHEN prodsign_9_1 = '0' ELSE
      mag_dtc_9;

  mag_dtc_10 <= mag_dtc(10);

  
  betad_array_11 <= smag_10 WHEN prodsign_10_1 = '0' ELSE
      mag_dtc_10;

  mag_dtc_11 <= mag_dtc(11);

  
  betad_array_12 <= smag_11 WHEN prodsign_11_1 = '0' ELSE
      mag_dtc_11;

  mag_dtc_12 <= mag_dtc(12);

  
  betad_array_13 <= smag_12 WHEN prodsign_12_1 = '0' ELSE
      mag_dtc_12;

  mag_dtc_13 <= mag_dtc(13);

  
  betad_array_14 <= smag_13 WHEN prodsign_13_1 = '0' ELSE
      mag_dtc_13;

  mag_dtc_14 <= mag_dtc(14);

  
  betad_array_15 <= smag_14 WHEN prodsign_14_1 = '0' ELSE
      mag_dtc_14;

  mag_dtc_15 <= mag_dtc(15);

  
  betad_array_16 <= smag_15 WHEN prodsign_15_1 = '0' ELSE
      mag_dtc_15;

  mag_dtc_16 <= mag_dtc(16);

  
  betad_array_17 <= smag_16 WHEN prodsign_16_1 = '0' ELSE
      mag_dtc_16;

  mag_dtc_17 <= mag_dtc(17);

  
  betad_array_18 <= smag_17 WHEN prodsign_17_1 = '0' ELSE
      mag_dtc_17;

  mag_dtc_18 <= mag_dtc(18);

  
  betad_array_19 <= smag_18 WHEN prodsign_18_1 = '0' ELSE
      mag_dtc_18;

  mag_dtc_19 <= mag_dtc(19);

  
  betad_array_20 <= smag_19 WHEN prodsign_19_1 = '0' ELSE
      mag_dtc_19;

  mag_dtc_20 <= mag_dtc(20);

  
  betad_array_21 <= smag_20 WHEN prodsign_20_1 = '0' ELSE
      mag_dtc_20;

  mag_dtc_21 <= mag_dtc(21);

  
  betad_array_22 <= smag_21 WHEN prodsign_21_1 = '0' ELSE
      mag_dtc_21;

  mag_dtc_22 <= mag_dtc(22);

  
  betad_array_23 <= smag_22 WHEN prodsign_22_1 = '0' ELSE
      mag_dtc_22;

  mag_dtc_23 <= mag_dtc(23);

  
  betad_array_24 <= smag_23 WHEN prodsign_23_1 = '0' ELSE
      mag_dtc_23;

  mag_dtc_24 <= mag_dtc(24);

  
  betad_array_25 <= smag_24 WHEN prodsign_24_1 = '0' ELSE
      mag_dtc_24;

  mag_dtc_25 <= mag_dtc(25);

  
  betad_array_26 <= smag_25 WHEN prodsign_25_1 = '0' ELSE
      mag_dtc_25;

  mag_dtc_26 <= mag_dtc(26);

  
  betad_array_27 <= smag_26 WHEN prodsign_26_1 = '0' ELSE
      mag_dtc_26;

  mag_dtc_27 <= mag_dtc(27);

  
  betad_array_28 <= smag_27 WHEN prodsign_27_1 = '0' ELSE
      mag_dtc_27;

  mag_dtc_28 <= mag_dtc(28);

  
  betad_array_29 <= smag_28 WHEN prodsign_28_1 = '0' ELSE
      mag_dtc_28;

  mag_dtc_29 <= mag_dtc(29);

  
  betad_array_30 <= smag_29 WHEN prodsign_29_1 = '0' ELSE
      mag_dtc_29;

  mag_dtc_30 <= mag_dtc(30);

  
  betad_array_31 <= smag_30 WHEN prodsign_30_1 = '0' ELSE
      mag_dtc_30;

  mag_dtc_31 <= mag_dtc(31);

  
  betad_array_32 <= smag_31 WHEN prodsign_31_1 = '0' ELSE
      mag_dtc_31;

  mag_dtc_32 <= mag_dtc(32);

  
  betad_array_33 <= smag_32 WHEN prodsign_32_1 = '0' ELSE
      mag_dtc_32;

  mag_dtc_33 <= mag_dtc(33);

  
  betad_array_34 <= smag_33 WHEN prodsign_33_1 = '0' ELSE
      mag_dtc_33;

  mag_dtc_34 <= mag_dtc(34);

  
  betad_array_35 <= smag_34 WHEN prodsign_34_1 = '0' ELSE
      mag_dtc_34;

  mag_dtc_35 <= mag_dtc(35);

  
  betad_array_36 <= smag_35 WHEN prodsign_35_1 = '0' ELSE
      mag_dtc_35;

  mag_dtc_36 <= mag_dtc(36);

  
  betad_array_37 <= smag_36 WHEN prodsign_36_1 = '0' ELSE
      mag_dtc_36;

  mag_dtc_37 <= mag_dtc(37);

  
  betad_array_38 <= smag_37 WHEN prodsign_37_1 = '0' ELSE
      mag_dtc_37;

  mag_dtc_38 <= mag_dtc(38);

  
  betad_array_39 <= smag_38 WHEN prodsign_38_1 = '0' ELSE
      mag_dtc_38;

  mag_dtc_39 <= mag_dtc(39);

  
  betad_array_40 <= smag_39 WHEN prodsign_39_1 = '0' ELSE
      mag_dtc_39;

  mag_dtc_40 <= mag_dtc(40);

  
  betad_array_41 <= smag_40 WHEN prodsign_40_1 = '0' ELSE
      mag_dtc_40;

  mag_dtc_41 <= mag_dtc(41);

  
  betad_array_42 <= smag_41 WHEN prodsign_41_1 = '0' ELSE
      mag_dtc_41;

  mag_dtc_42 <= mag_dtc(42);

  
  betad_array_43 <= smag_42 WHEN prodsign_42_1 = '0' ELSE
      mag_dtc_42;

  mag_dtc_43 <= mag_dtc(43);

  
  betad_array_44 <= smag_43 WHEN prodsign_43_1 = '0' ELSE
      mag_dtc_43;

  mag_dtc_44 <= mag_dtc(44);

  
  betad_array_45 <= smag_44 WHEN prodsign_44_1 = '0' ELSE
      mag_dtc_44;

  mag_dtc_45 <= mag_dtc(45);

  
  betad_array_46 <= smag_45 WHEN prodsign_45_1 = '0' ELSE
      mag_dtc_45;

  mag_dtc_46 <= mag_dtc(46);

  
  betad_array_47 <= smag_46 WHEN prodsign_46_1 = '0' ELSE
      mag_dtc_46;

  mag_dtc_47 <= mag_dtc(47);

  
  betad_array_48 <= smag_47 WHEN prodsign_47_1 = '0' ELSE
      mag_dtc_47;

  betaD(0) <= betad_array_1;
  betaD(1) <= betad_array_2;
  betaD(2) <= betad_array_3;
  betaD(3) <= betad_array_4;
  betaD(4) <= betad_array_5;
  betaD(5) <= betad_array_6;
  betaD(6) <= betad_array_7;
  betaD(7) <= betad_array_8;
  betaD(8) <= betad_array_9;
  betaD(9) <= betad_array_10;
  betaD(10) <= betad_array_11;
  betaD(11) <= betad_array_12;
  betaD(12) <= betad_array_13;
  betaD(13) <= betad_array_14;
  betaD(14) <= betad_array_15;
  betaD(15) <= betad_array_16;
  betaD(16) <= betad_array_17;
  betaD(17) <= betad_array_18;
  betaD(18) <= betad_array_19;
  betaD(19) <= betad_array_20;
  betaD(20) <= betad_array_21;
  betaD(21) <= betad_array_22;
  betaD(22) <= betad_array_23;
  betaD(23) <= betad_array_24;
  betaD(24) <= betad_array_25;
  betaD(25) <= betad_array_26;
  betaD(26) <= betad_array_27;
  betaD(27) <= betad_array_28;
  betaD(28) <= betad_array_29;
  betaD(29) <= betad_array_30;
  betaD(30) <= betad_array_31;
  betaD(31) <= betad_array_32;
  betaD(32) <= betad_array_33;
  betaD(33) <= betad_array_34;
  betaD(34) <= betad_array_35;
  betaD(35) <= betad_array_36;
  betaD(36) <= betad_array_37;
  betaD(37) <= betad_array_38;
  betaD(38) <= betad_array_39;
  betaD(39) <= betad_array_40;
  betaD(40) <= betad_array_41;
  betaD(41) <= betad_array_42;
  betaD(42) <= betad_array_43;
  betaD(43) <= betad_array_44;
  betaD(44) <= betad_array_45;
  betaD(45) <= betad_array_46;
  betaD(46) <= betad_array_47;
  betaD(47) <= betad_array_48;

  outputgen: FOR k IN 0 TO 47 GENERATE
    beta(k) <= std_logic_vector(betaD(k));
  END GENERATE;

END rtl;

