LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY sixteenbitmult IS
PORT (A, B: in std_logic_vector(7 downto 0);
		S: out std_logic_vector(15 downto 0));
END sixteenbitmult;

ARCHITECTURE estrutura OF sixteenbitmult IS
	
	component eightbitmult IS
	PORT (A, B: in std_logic_vector(7 downto 0);
			S: out std_logic_vector(15 downto 0));
	END component;
	
	component cla16bitt is
	PORT
        (
         x_in      :  IN   STD_LOGIC_VECTOR(15 DOWNTO 0);
         y_in      :  IN   STD_LOGIC_VECTOR(15 DOWNTO 0);
         carry_in  :  IN   STD_LOGIC;
         sum       :  OUT  STD_LOGIC_VECTOR(15 DOWNTO 0);
         carry_out :  OUT  STD_LOGIC
        );
	end component;
	
	component halfadder is
	port (A, B: in std_logic;
		 S, Cout: out std_logic
	  );
	end component;
	
	signal b15to8, a15to8, b7to0, a7to0: std_logic_vector(15 downto 0);
	signal smult1, smult2, smult3, smult4: std_logic_vector(15 downto 0);
	signal scla1, scla2, cla2in: std_logic_vector(15 downto 0);
	signal or2bit, sha1, coutha1, sha2, coutha2, sha3, coutha3, sha4, coutha4, coutcla1, coutcla2: std_logic;
	
BEGIN
	
	b15to8 <= B(15 downto 8);
	b7to0 <= B(7 downto 0);
	a15to8 <= A(15 downto 8);
	a7to0 <= A(7 downto 0);
	
	mult1: fourbitmult port map (b15to8, a15to8, smult1);
	mult2: fourbitmult port map (b7to0, a15to8, smult2);
	mult3: fourbitmult port map (b15to8, a7to0, smult3);
	mult4: fourbitmult port map (b7to0, a7to0, smult4);
	
	cla2in(15 downto 8) <= smult1(7 downto 0);
	cla2in(7 downto 0) <= smult4(15 downto 8);
	
	cla1: cla16bit port map (smult2, smult3, '0', scla1, coutcla1);
	cla2: cla16bit port map (cla2in, scla1, '0', scla2, coutcla2);
	
	or2bit <= coutcla1 or coutcla2;
	
	ha1: halfadder port map (or2bit, smult1(4), sha1, coutha1);
	ha2: halfadder port map (coutha1, smult1(5), sha2, coutha2);
	ha3: halfadder port map (coutha2, smult1(6), sha3, coutha3);
	ha4: halfadder port map (coutha3, smult1(7), sha4, coutha4);
	
	S(3 downto 0) <= smult4(3 downto 0);
	S(11 downto 4) <= scla2;
	S(12) <= sha1;
	S(13) <= sha2;
	S(14) <= sha3;
	S(15) <= sha4;
	
END estrutura;