[dram_structure]
protocol = DDR5
bankgroups = 4
banks_per_group = 2
rows = 65536
columns = 1024
device_width = 16
BL = 16

[timing]
tCK = 0.15625
AL = 0
CL = 46
CWL = 44
tRCD = 64
tRP = 46
tRAS = 205
tRFC = 1248
tRFC2 = 832
tRFC4 = 736
tREFI = 24960
tRPRE = 1
tWPRE = 2
tRRD_S = 8
tRRD_L = 32
tWTR_S = 16
tWTR_L = 64
tFAW = 64
tWR = 192
tWR2 = 31
tRTP = 48
tCCD_S = 8
tCCD_L = 32
tCCD_L_WR = 64
tCKE = 8
tCKESR = 9
tXS = 1248
tXP = 48
tRTRS = 2

[power]
VDD = 1.1
IDD0 = 122
IPP0 = 10
IDD2P = 88
IDD2N = 92
IDD3P = 140
IDD3N = 142
IDD4W = 479
IDD4R = 530
IDD5AB = 250
IDD6x = 31

[system]
channel_size = 4096
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1

