\doxysection{lib/hal/dpdk/bbdev/ldpc/bbdev\+\_\+ldpc\+\_\+encoder.h File Reference}
\hypertarget{bbdev__ldpc__encoder_8h}{}\label{bbdev__ldpc__encoder_8h}\index{lib/hal/dpdk/bbdev/ldpc/bbdev\_ldpc\_encoder.h@{lib/hal/dpdk/bbdev/ldpc/bbdev\_ldpc\_encoder.h}}


Definition of the specific functions used by the bbdeb-\/based hardware-\/accelerated LDPC encoder implementations.  


{\ttfamily \#include "{}srsran/adt/static\+\_\+vector.\+h"{}}\newline
{\ttfamily \#include "{}srsran/hal/phy/upper/channel\+\_\+processors/hw\+\_\+accelerator\+\_\+pdsch\+\_\+enc.\+h"{}}\newline
{\ttfamily \#include $<$rte\+\_\+bbdev\+\_\+op.\+h$>$}\newline
\doxysubsubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \mbox{\hyperlink{namespacesrsran}{srsran}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{bbdev__ldpc__encoder_8h_a1a9c8e038963f0e8f36d3d679f025ed2}{srsran\+::dpdk\+::set\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+config}} (\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&op, const \mbox{\hyperlink{structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration}{srsran\+::hal\+::hw\+\_\+pdsch\+\_\+encoder\+\_\+configuration}} \&cfg)
\item 
bool \mbox{\hyperlink{bbdev__ldpc__encoder_8h_ac61358b8a703b6629b3a493a047fcb95}{srsran\+::dpdk\+::set\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+data}} (\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&op, \+::rte\+\_\+mempool \&in\+\_\+mbuf\+\_\+pool, \+::rte\+\_\+mempool \&out\+\_\+mbuf\+\_\+pool, \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ const uint8\+\_\+t $>$ data, \mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&logger, \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ const uint8\+\_\+t $>$ tb\+\_\+crc=\{\})
\item 
bool \mbox{\hyperlink{bbdev__ldpc__encoder_8h_ab16206ba56ea956376ee6344f908a308}{srsran\+::dpdk\+::enqueue\+\_\+ldpc\+\_\+enc\+\_\+operation}} (\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&enc\+\_\+ops, uint16\+\_\+t ldpc\+\_\+enc\+\_\+ops, uint16\+\_\+t id, uint16\+\_\+t enc\+\_\+queue\+\_\+id, \mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&logger)
\item 
bool \mbox{\hyperlink{bbdev__ldpc__encoder_8h_ad31425ce9d52f65b6114428a5b59749d}{srsran\+::dpdk\+::dequeue\+\_\+ldpc\+\_\+enc\+\_\+operation}} (\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&enc\+\_\+ops, uint16\+\_\+t ldpc\+\_\+enc\+\_\+ops, uint16\+\_\+t id, uint16\+\_\+t enc\+\_\+queue\+\_\+id, \mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&logger)
\item 
void \mbox{\hyperlink{bbdev__ldpc__encoder_8h_a214bea6828bd64573f8ce154bc6d5c85}{srsran\+::dpdk\+::read\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+data}} (\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&op, \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ uint8\+\_\+t $>$ data, \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ uint8\+\_\+t $>$ packed\+\_\+data, bool cb\+\_\+mode=true)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Definition of the specific functions used by the bbdeb-\/based hardware-\/accelerated LDPC encoder implementations. 



\doxysubsection{Function Documentation}
\Hypertarget{bbdev__ldpc__encoder_8h_ad31425ce9d52f65b6114428a5b59749d}\label{bbdev__ldpc__encoder_8h_ad31425ce9d52f65b6114428a5b59749d} 
\index{bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}!dequeue\_ldpc\_enc\_operation@{dequeue\_ldpc\_enc\_operation}}
\index{dequeue\_ldpc\_enc\_operation@{dequeue\_ldpc\_enc\_operation}!bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}}
\doxysubsubsection{\texorpdfstring{dequeue\_ldpc\_enc\_operation()}{dequeue\_ldpc\_enc\_operation()}}
{\footnotesize\ttfamily bool srsran\+::dpdk\+::dequeue\+\_\+ldpc\+\_\+enc\+\_\+operation (\begin{DoxyParamCaption}\item[{\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&}]{enc\+\_\+ops,  }\item[{uint16\+\_\+t}]{ldpc\+\_\+enc\+\_\+ops,  }\item[{uint16\+\_\+t}]{id,  }\item[{uint16\+\_\+t}]{enc\+\_\+queue\+\_\+id,  }\item[{\mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&}]{logger }\end{DoxyParamCaption})}

Dequeues processed operations from the hardware-\/accelerated LDPC encoder. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em enc\+\_\+ops} & Array of encoder operation configuration structures. \\
\hline
\mbox{\texttt{ in}}  & {\em num\+\_\+enc\+\_\+ops} & Number of encoder operations (to be dequeued -\/ to the array). \\
\hline
\mbox{\texttt{ in}}  & {\em id} & bbdev ID of the hardware-\/accelerator. \\
\hline
\mbox{\texttt{ in}}  & {\em enc\+\_\+queue\+\_\+id} & bbdev ID of the queue used by the hardrware-\/accelerator. \\
\hline
\mbox{\texttt{ in}}  & {\em logger} & SRS logger. \\
\hline
\end{DoxyParams}
\Hypertarget{bbdev__ldpc__encoder_8h_ab16206ba56ea956376ee6344f908a308}\label{bbdev__ldpc__encoder_8h_ab16206ba56ea956376ee6344f908a308} 
\index{bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}!enqueue\_ldpc\_enc\_operation@{enqueue\_ldpc\_enc\_operation}}
\index{enqueue\_ldpc\_enc\_operation@{enqueue\_ldpc\_enc\_operation}!bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}}
\doxysubsubsection{\texorpdfstring{enqueue\_ldpc\_enc\_operation()}{enqueue\_ldpc\_enc\_operation()}}
{\footnotesize\ttfamily bool srsran\+::dpdk\+::enqueue\+\_\+ldpc\+\_\+enc\+\_\+operation (\begin{DoxyParamCaption}\item[{\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&}]{enc\+\_\+ops,  }\item[{uint16\+\_\+t}]{ldpc\+\_\+enc\+\_\+ops,  }\item[{uint16\+\_\+t}]{id,  }\item[{uint16\+\_\+t}]{enc\+\_\+queue\+\_\+id,  }\item[{\mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&}]{logger }\end{DoxyParamCaption})}

Enqueues new operations in the hardware-\/accelerated LDPC encoder. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em enc\+\_\+ops} & Array of encoder operation configuration structures. \\
\hline
\mbox{\texttt{ in}}  & {\em num\+\_\+enc\+\_\+ops} & Number of encoder operations (to be enqueued -\/ from the array). \\
\hline
\mbox{\texttt{ in}}  & {\em id} & bbdev ID of the hardware-\/accelerator. \\
\hline
\mbox{\texttt{ in}}  & {\em enc\+\_\+queue\+\_\+id} & bbdev ID of the queue used by the hardrware-\/accelerator. \\
\hline
\mbox{\texttt{ in}}  & {\em logger} & SRS logger. \\
\hline
\end{DoxyParams}
\Hypertarget{bbdev__ldpc__encoder_8h_a214bea6828bd64573f8ce154bc6d5c85}\label{bbdev__ldpc__encoder_8h_a214bea6828bd64573f8ce154bc6d5c85} 
\index{bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}!read\_ldpc\_enc\_bbdev\_data@{read\_ldpc\_enc\_bbdev\_data}}
\index{read\_ldpc\_enc\_bbdev\_data@{read\_ldpc\_enc\_bbdev\_data}!bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}}
\doxysubsubsection{\texorpdfstring{read\_ldpc\_enc\_bbdev\_data()}{read\_ldpc\_enc\_bbdev\_data()}}
{\footnotesize\ttfamily void srsran\+::dpdk\+::read\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+data (\begin{DoxyParamCaption}\item[{\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&}]{op,  }\item[{\mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ uint8\+\_\+t $>$}]{data,  }\item[{\mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ uint8\+\_\+t $>$}]{packed\+\_\+data,  }\item[{bool}]{cb\+\_\+mode = {\ttfamily true} }\end{DoxyParamCaption})}

Reads the contents of the bbdev output mbuffer structures from the hardware-\/accelerated LPDC encoder operations. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em op} & bbdev encoder operation configuration structure. \\
\hline
\mbox{\texttt{ out}}  & {\em data} & The output data from the hardware-\/accelerated LDPC encoder operations. \\
\hline
\mbox{\texttt{ out}}  & {\em packed\+\_\+data} & Temporary storage for the packed outputs from the hardware-\/accelerator. \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+mode} & Optional. Indicates if the encoder operates in CB mode (true) or TB mode (false). \\
\hline
\end{DoxyParams}
\Hypertarget{bbdev__ldpc__encoder_8h_a1a9c8e038963f0e8f36d3d679f025ed2}\label{bbdev__ldpc__encoder_8h_a1a9c8e038963f0e8f36d3d679f025ed2} 
\index{bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}!set\_ldpc\_enc\_bbdev\_config@{set\_ldpc\_enc\_bbdev\_config}}
\index{set\_ldpc\_enc\_bbdev\_config@{set\_ldpc\_enc\_bbdev\_config}!bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}}
\doxysubsubsection{\texorpdfstring{set\_ldpc\_enc\_bbdev\_config()}{set\_ldpc\_enc\_bbdev\_config()}}
{\footnotesize\ttfamily void srsran\+::dpdk\+::set\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+config (\begin{DoxyParamCaption}\item[{\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&}]{op,  }\item[{const \mbox{\hyperlink{structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration}{srsran\+::hal\+::hw\+\_\+pdsch\+\_\+encoder\+\_\+configuration}} \&}]{cfg }\end{DoxyParamCaption})}

Sets the contents of the bbdev configuration structure for the hardware-\/accelerated LPDC encoder operations. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em op} & bbdev encoder operation configuration structure. \\
\hline
\mbox{\texttt{ in}}  & {\em cfg} & PDSCH encoder configuration parameter-\/structure. \\
\hline
\end{DoxyParams}
\Hypertarget{bbdev__ldpc__encoder_8h_ac61358b8a703b6629b3a493a047fcb95}\label{bbdev__ldpc__encoder_8h_ac61358b8a703b6629b3a493a047fcb95} 
\index{bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}!set\_ldpc\_enc\_bbdev\_data@{set\_ldpc\_enc\_bbdev\_data}}
\index{set\_ldpc\_enc\_bbdev\_data@{set\_ldpc\_enc\_bbdev\_data}!bbdev\_ldpc\_encoder.h@{bbdev\_ldpc\_encoder.h}}
\doxysubsubsection{\texorpdfstring{set\_ldpc\_enc\_bbdev\_data()}{set\_ldpc\_enc\_bbdev\_data()}}
{\footnotesize\ttfamily bool srsran\+::dpdk\+::set\+\_\+ldpc\+\_\+enc\+\_\+bbdev\+\_\+data (\begin{DoxyParamCaption}\item[{\+::rte\+\_\+bbdev\+\_\+enc\+\_\+op \&}]{op,  }\item[{\+::rte\+\_\+mempool \&}]{in\+\_\+mbuf\+\_\+pool,  }\item[{\+::rte\+\_\+mempool \&}]{out\+\_\+mbuf\+\_\+pool,  }\item[{\mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ const uint8\+\_\+t $>$}]{data,  }\item[{\mbox{\hyperlink{classsrslog_1_1detail_1_1logger__impl}{srslog\+::basic\+\_\+logger}} \&}]{logger,  }\item[{\mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ const uint8\+\_\+t $>$}]{tb\+\_\+crc = {\ttfamily \{\}} }\end{DoxyParamCaption})}

Sets the contents of the bbdev input mbuffer structures for the hardware-\/accelerated LPDC encoder operations. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em op} & bbdev encoder operation configuration structure. \\
\hline
\mbox{\texttt{ in}}  & {\em in\+\_\+mbuf\+\_\+pool} & Input data mbuf pool for the hardware-\/accelerated LDPC encoder operations. \\
\hline
\mbox{\texttt{ in}}  & {\em out\+\_\+mbuf\+\_\+pool} & Output data mbuf pool for the hardware-\/accelerated LDPC encoder operations. \\
\hline
\mbox{\texttt{ in}}  & {\em data} & The input data to the hardware-\/accelerated LDPC encoder operations. \\
\hline
\mbox{\texttt{ in}}  & {\em logger} & SRS logger. \\
\hline
\mbox{\texttt{ in}}  & {\em tb\+\_\+crc} & Optional. The TB CRC computed from \textquotesingle{}data\textquotesingle{}. Only required in TB mode. \\
\hline
\end{DoxyParams}
