
RidiciJednotka.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000222e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000021ba  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000031f  00800100  00800100  0000222e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000222e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000228c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d0  00000000  00000000  000022cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000039fe  00000000  00000000  0000269c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001276  00000000  00000000  0000609a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000152f  00000000  00000000  00007310  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a18  00000000  00000000  00008840  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e10  00000000  00000000  00009258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000023c0  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000348  00000000  00000000  0000c428  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ca 00 	jmp	0x194	; 0x194 <__ctors_end>
       4:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       8:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      10:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      14:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      18:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      1c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      20:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      24:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      28:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      2c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      30:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      34:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      38:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      3c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      40:	0c 94 d3 0a 	jmp	0x15a6	; 0x15a6 <__vector_16>
      44:	0c 94 e2 0a 	jmp	0x15c4	; 0x15c4 <__vector_17>
      48:	0c 94 f1 0a 	jmp	0x15e2	; 0x15e2 <__vector_18>
      4c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      50:	0c 94 db 06 	jmp	0xdb6	; 0xdb6 <__vector_20>
      54:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      58:	0c 94 0b 07 	jmp	0xe16	; 0xe16 <__vector_22>
      5c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      60:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      64:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      68:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      6c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      70:	0c 94 d0 08 	jmp	0x11a0	; 0x11a0 <__vector_28>
      74:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      78:	0c 94 00 09 	jmp	0x1200	; 0x1200 <__vector_30>
      7c:	a4 0a       	sbc	r10, r20
      7e:	a8 0a       	sbc	r10, r24
      80:	ac 0a       	sbc	r10, r28
      82:	b0 0a       	sbc	r11, r16
      84:	b4 0a       	sbc	r11, r20
      86:	b8 0a       	sbc	r11, r24
      88:	bc 0a       	sbc	r11, r28
      8a:	c0 0a       	sbc	r12, r16
      8c:	c4 0a       	sbc	r12, r20
      8e:	c8 0a       	sbc	r12, r24
      90:	cc 0a       	sbc	r12, r28

00000092 <__trampolines_end>:
      92:	6e 61       	ori	r22, 0x1E	; 30
      94:	6e 00       	.word	0x006e	; ????

00000096 <__c.2177>:
      96:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      a6:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      b6:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      c6:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      d6:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      e6:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      f6:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     106:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     116:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     126:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     136:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     146:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     156:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     166:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     176:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     186:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000194 <__ctors_end>:
     194:	11 24       	eor	r1, r1
     196:	1f be       	out	0x3f, r1	; 63
     198:	cf ef       	ldi	r28, 0xFF	; 255
     19a:	d0 e1       	ldi	r29, 0x10	; 16
     19c:	de bf       	out	0x3e, r29	; 62
     19e:	cd bf       	out	0x3d, r28	; 61

000001a0 <__do_copy_data>:
     1a0:	11 e0       	ldi	r17, 0x01	; 1
     1a2:	a0 e0       	ldi	r26, 0x00	; 0
     1a4:	b1 e0       	ldi	r27, 0x01	; 1
     1a6:	ea eb       	ldi	r30, 0xBA	; 186
     1a8:	f1 e2       	ldi	r31, 0x21	; 33
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x10>
     1ac:	05 90       	lpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	a0 30       	cpi	r26, 0x00	; 0
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0xc>

000001b6 <__do_clear_bss>:
     1b6:	24 e0       	ldi	r18, 0x04	; 4
     1b8:	a0 e0       	ldi	r26, 0x00	; 0
     1ba:	b1 e0       	ldi	r27, 0x01	; 1
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	af 31       	cpi	r26, 0x1F	; 31
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	0e 94 4d 0b 	call	0x169a	; 0x169a <main>
     1ca:	0c 94 db 10 	jmp	0x21b6	; 0x21b6 <_exit>

000001ce <__bad_interrupt>:
     1ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d2 <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
     1d2:	87 e8       	ldi	r24, 0x87	; 135
     1d4:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
     1d8:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
     1e2:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
     1e6:	10 92 27 01 	sts	0x0127, r1
     1ea:	10 92 26 01 	sts	0x0126, r1
     1ee:	08 95       	ret

000001f0 <adc_read>:
}

uint16_t adc_read (uint8_t channel)
{

  ADMUX = (channel & 7);
     1f0:	87 70       	andi	r24, 0x07	; 7
     1f2:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1f6:	86 ef       	ldi	r24, 0xF6	; 246
     1f8:	8a 95       	dec	r24
     1fa:	f1 f7       	brne	.-4      	; 0x1f8 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
     1fc:	ea e7       	ldi	r30, 0x7A	; 122
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	80 64       	ori	r24, 0x40	; 64
     204:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     206:	80 81       	ld	r24, Z
     208:	86 fd       	sbrc	r24, 6
     20a:	fd cf       	rjmp	.-6      	; 0x206 <adc_read+0x16>

  return (ADC);
     20c:	80 91 78 00 	lds	r24, 0x0078
     210:	90 91 79 00 	lds	r25, 0x0079
}
     214:	08 95       	ret

00000216 <therm_Reset>:


byte therm_Reset()
{
	byte i;
	THERM_OUTPUT(); // set pin as output
     216:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 480uS
     218:	42 98       	cbi	0x08, 2	; 8
     21a:	89 ee       	ldi	r24, 0xE9	; 233
     21c:	96 e0       	ldi	r25, 0x06	; 6
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	f1 f7       	brne	.-4      	; 0x21e <therm_Reset+0x8>
     222:	00 00       	nop
	_delay_us(480);
	THERM_INPUT(); // set pin as input
     224:	3a 98       	cbi	0x07, 2	; 7
     226:	ed ed       	ldi	r30, 0xDD	; 221
     228:	f0 e0       	ldi	r31, 0x00	; 0
     22a:	31 97       	sbiw	r30, 0x01	; 1
     22c:	f1 f7       	brne	.-4      	; 0x22a <therm_Reset+0x14>
	_delay_us(60); // wait for 60uS
	i = THERM_READ(); // get pin value
     22e:	86 b1       	in	r24, 0x06	; 6
     230:	ec e0       	ldi	r30, 0x0C	; 12
     232:	f6 e0       	ldi	r31, 0x06	; 6
     234:	31 97       	sbiw	r30, 0x01	; 1
     236:	f1 f7       	brne	.-4      	; 0x234 <therm_Reset+0x1e>
     238:	00 00       	nop
	_delay_us(420); // wait for rest of 480uS period
	return i;
}
     23a:	84 70       	andi	r24, 0x04	; 4
     23c:	08 95       	ret

0000023e <therm_WriteBit>:

void therm_WriteBit(byte bit)
{
	THERM_OUTPUT(); // set pin as output
     23e:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 1uS
     240:	42 98       	cbi	0x08, 2	; 8
     242:	95 e0       	ldi	r25, 0x05	; 5
     244:	9a 95       	dec	r25
     246:	f1 f7       	brne	.-4      	; 0x244 <therm_WriteBit+0x6>
	_delay_us(1);
	if (bit) THERM_INPUT(); // to write 1, float pin
     248:	81 11       	cpse	r24, r1
     24a:	3a 98       	cbi	0x07, 2	; 7
     24c:	8d ed       	ldi	r24, 0xDD	; 221
     24e:	90 e0       	ldi	r25, 0x00	; 0
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	f1 f7       	brne	.-4      	; 0x250 <therm_WriteBit+0x12>
	_delay_us(60);
	THERM_INPUT(); // wait 60uS & release pin
     254:	3a 98       	cbi	0x07, 2	; 7
     256:	08 95       	ret

00000258 <therm_ReadBit>:
}

byte therm_ReadBit()
{
	byte bit=0;
	THERM_OUTPUT(); // set pin as output
     258:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 1uS
     25a:	42 98       	cbi	0x08, 2	; 8
     25c:	85 e0       	ldi	r24, 0x05	; 5
     25e:	8a 95       	dec	r24
     260:	f1 f7       	brne	.-4      	; 0x25e <therm_ReadBit+0x6>
	_delay_us(1);
	THERM_INPUT(); // release pin & wait 14 uS
     262:	3a 98       	cbi	0x07, 2	; 7
     264:	95 e4       	ldi	r25, 0x45	; 69
     266:	9a 95       	dec	r25
     268:	f1 f7       	brne	.-4      	; 0x266 <therm_ReadBit+0xe>
	_delay_us(14);
	if (THERM_READ()) bit=1; // read pin value
     26a:	86 b1       	in	r24, 0x06	; 6
     26c:	9d ed       	ldi	r25, 0xDD	; 221
     26e:	9a 95       	dec	r25
     270:	f1 f7       	brne	.-4      	; 0x26e <therm_ReadBit+0x16>
     272:	00 00       	nop
	_delay_us(45); // wait rest of 60uS period
	return bit;
}
     274:	82 fb       	bst	r24, 2
     276:	88 27       	eor	r24, r24
     278:	80 f9       	bld	r24, 0
     27a:	08 95       	ret

0000027c <therm_WriteByte>:

void therm_WriteByte(byte data)
{
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	d8 2f       	mov	r29, r24
     282:	c8 e0       	ldi	r28, 0x08	; 8
	byte i=8;
	while(i--) // for 8 bits:
	{
		therm_WriteBit(data&1); // send least significant bit
     284:	8d 2f       	mov	r24, r29
     286:	81 70       	andi	r24, 0x01	; 1
     288:	0e 94 1f 01 	call	0x23e	; 0x23e <therm_WriteBit>
		data >>= 1; // shift all bits right
     28c:	d6 95       	lsr	r29
     28e:	c1 50       	subi	r28, 0x01	; 1
}

void therm_WriteByte(byte data)
{
	byte i=8;
	while(i--) // for 8 bits:
     290:	c9 f7       	brne	.-14     	; 0x284 <therm_WriteByte+0x8>
	{
		therm_WriteBit(data&1); // send least significant bit
		data >>= 1; // shift all bits right
	}
}
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	08 95       	ret

00000298 <therm_ReadByte>:

byte therm_ReadByte()
{
     298:	cf 93       	push	r28
     29a:	df 93       	push	r29
     29c:	d8 e0       	ldi	r29, 0x08	; 8
	byte i=8, data=0;
     29e:	c0 e0       	ldi	r28, 0x00	; 0
	while(i--) // for 8 bits:
	{
		data >>= 1; // shift all bits right
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
     2a0:	0e 94 2c 01 	call	0x258	; 0x258 <therm_ReadBit>
     2a4:	20 e8       	ldi	r18, 0x80	; 128
     2a6:	82 9f       	mul	r24, r18
     2a8:	c0 01       	movw	r24, r0
     2aa:	11 24       	eor	r1, r1
byte therm_ReadByte()
{
	byte i=8, data=0;
	while(i--) // for 8 bits:
	{
		data >>= 1; // shift all bits right
     2ac:	c6 95       	lsr	r28
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
     2ae:	c8 2b       	or	r28, r24
     2b0:	d1 50       	subi	r29, 0x01	; 1
}

byte therm_ReadByte()
{
	byte i=8, data=0;
	while(i--) // for 8 bits:
     2b2:	b1 f7       	brne	.-20     	; 0x2a0 <therm_ReadByte+0x8>
	{
		data >>= 1; // shift all bits right
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
	}
	return data;
}
     2b4:	8c 2f       	mov	r24, r28
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	08 95       	ret

000002bc <Ddebug>:

Ttripac debug_buf;

void Ddebug(void)
{
  debug_buf.n.addr = 20;
     2bc:	e8 e2       	ldi	r30, 0x28	; 40
     2be:	f1 e0       	ldi	r31, 0x01	; 1
     2c0:	84 e1       	ldi	r24, 0x14	; 20
     2c2:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     2c4:	85 e0       	ldi	r24, 0x05	; 5
     2c6:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     2c8:	af e6       	ldi	r26, 0x6F	; 111
     2ca:	b3 e0       	ldi	r27, 0x03	; 3
     2cc:	8c 91       	ld	r24, X
     2ce:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     2d0:	11 96       	adiw	r26, 0x01	; 1
     2d2:	8c 91       	ld	r24, X
     2d4:	11 97       	sbiw	r26, 0x01	; 1
     2d6:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     2d8:	12 96       	adiw	r26, 0x02	; 2
     2da:	8c 91       	ld	r24, X
     2dc:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     2de:	80 91 00 01 	lds	r24, 0x0100
     2e2:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     2e4:	cf 01       	movw	r24, r30
     2e6:	0e 94 21 08 	call	0x1042	; 0x1042 <uart0_put_data>
     2ea:	08 95       	ret

000002ec <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

	switch (TB_Decode()) {
     2ec:	0e 94 7f 03 	call	0x6fe	; 0x6fe <TB_Decode>
     2f0:	8f 30       	cpi	r24, 0x0F	; 15
     2f2:	19 f0       	breq	.+6      	; 0x2fa <modzm_parse+0xe>
     2f4:	8e 3f       	cpi	r24, 0xFE	; 254
     2f6:	a9 f0       	breq	.+42     	; 0x322 <modzm_parse+0x36>
     2f8:	08 95       	ret
		case TB_CMD_GIO:
			// analog inputs
			if (TB_bufIn[TB_BUF_TYPE] < 8)
     2fa:	80 91 83 01 	lds	r24, 0x0183
     2fe:	88 30       	cpi	r24, 0x08	; 8
     300:	48 f4       	brcc	.+18     	; 0x314 <modzm_parse+0x28>
			{
				TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     302:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     306:	ac 01       	movw	r20, r24
     308:	60 e0       	ldi	r22, 0x00	; 0
     30a:	70 e0       	ldi	r23, 0x00	; 0
     30c:	84 e6       	ldi	r24, 0x64	; 100
     30e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     312:	08 95       	ret
			}
			else
			{
				TB_SendAck(TB_ERR_TYPE, 0);
     314:	40 e0       	ldi	r20, 0x00	; 0
     316:	50 e0       	ldi	r21, 0x00	; 0
     318:	ba 01       	movw	r22, r20
     31a:	83 e0       	ldi	r24, 0x03	; 3
     31c:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     320:	08 95       	ret
			}
		break;
		case TB_CMD_DEBUG:
			//TB_SendAck(TB_ERR_OK, 12345);
			switch (TB_bufIn[TB_BUF_TYPE])
     322:	80 91 83 01 	lds	r24, 0x0183
     326:	81 30       	cpi	r24, 0x01	; 1
     328:	69 f0       	breq	.+26     	; 0x344 <modzm_parse+0x58>
     32a:	28 f0       	brcs	.+10     	; 0x336 <modzm_parse+0x4a>
     32c:	82 30       	cpi	r24, 0x02	; 2
     32e:	b1 f0       	breq	.+44     	; 0x35c <modzm_parse+0x70>
     330:	83 30       	cpi	r24, 0x03	; 3
     332:	d9 f0       	breq	.+54     	; 0x36a <modzm_parse+0x7e>
     334:	08 95       	ret
			{
				case 0:
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) 0 << 8));
     336:	40 e0       	ldi	r20, 0x00	; 0
     338:	50 e0       	ldi	r21, 0x00	; 0
     33a:	ba 01       	movw	r22, r20
     33c:	84 e6       	ldi	r24, 0x64	; 100
     33e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
					//TB_SendAckOK();
				break;
     342:	08 95       	ret
				case 1: // get uart status
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     344:	80 91 12 01 	lds	r24, 0x0112
     348:	40 91 06 01 	lds	r20, 0x0106
     34c:	50 e0       	ldi	r21, 0x00	; 0
     34e:	60 e0       	ldi	r22, 0x00	; 0
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	58 2b       	or	r21, r24
     354:	84 e6       	ldi	r24, 0x64	; 100
     356:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
				break;
     35a:	08 95       	ret
        case 2: // clear statuses
          uart1_status = 0;
     35c:	10 92 12 01 	sts	0x0112, r1
          uart0_status = 0;
     360:	10 92 06 01 	sts	0x0106, r1
          TB_SendAckOK();
     364:	0e 94 85 06 	call	0xd0a	; 0xd0a <TB_SendAckOK>
          break;
     368:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     36a:	0e 94 5e 01 	call	0x2bc	; 0x2bc <Ddebug>
     36e:	08 95       	ret

00000370 <pp_processRequests>:
{
	//  byte dataindex;
	byte i;
	byte addr;

	if (pp_f_frompc)
     370:	80 91 4d 01 	lds	r24, 0x014D
     374:	88 23       	and	r24, r24
     376:	c1 f0       	breq	.+48     	; 0x3a8 <pp_processRequests+0x38>
	{ 
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
     378:	80 91 44 01 	lds	r24, 0x0144
     37c:	81 11       	cpse	r24, r1
     37e:	0e c0       	rjmp	.+28     	; 0x39c <pp_processRequests+0x2c>
     380:	e4 e4       	ldi	r30, 0x44	; 68
     382:	f1 e0       	ldi	r31, 0x01	; 1
     384:	a1 e8       	ldi	r26, 0x81	; 129
     386:	b1 e0       	ldi	r27, 0x01	; 1
     388:	2d e4       	ldi	r18, 0x4D	; 77
     38a:	31 e0       	ldi	r19, 0x01	; 1
		{
			// data for us
			for (i=0; i<9; i++)
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
     38c:	81 91       	ld	r24, Z+
     38e:	8d 93       	st	X+, r24
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
		{
			// data for us
			for (i=0; i<9; i++)
     390:	e2 17       	cp	r30, r18
     392:	f3 07       	cpc	r31, r19
     394:	d9 f7       	brne	.-10     	; 0x38c <pp_processRequests+0x1c>
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
			}
			modzm_parse();
     396:	0e 94 76 01 	call	0x2ec	; 0x2ec <modzm_parse>
     39a:	04 c0       	rjmp	.+8      	; 0x3a4 <pp_processRequests+0x34>
	    }
		else
		{
			// data to internal
			uart1_put_data((byte *) &pp_buf_pc);
     39c:	84 e4       	ldi	r24, 0x44	; 68
     39e:	91 e0       	ldi	r25, 0x01	; 1
     3a0:	0e 94 57 0a 	call	0x14ae	; 0x14ae <uart1_put_data>
		}
		pp_f_frompc = FALSE;
     3a4:	10 92 4d 01 	sts	0x014D, r1
     3a8:	08 95       	ret

000003aa <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     3aa:	80 91 3a 01 	lds	r24, 0x013A
     3ae:	88 23       	and	r24, r24
     3b0:	31 f0       	breq	.+12     	; 0x3be <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     3b2:	81 e3       	ldi	r24, 0x31	; 49
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	0e 94 21 08 	call	0x1042	; 0x1042 <uart0_put_data>
    pp_f_fromdev = false;
     3ba:	10 92 3a 01 	sts	0x013A, r1
     3be:	08 95       	ret

000003c0 <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     3c0:	80 91 05 01 	lds	r24, 0x0105
     3c4:	84 ff       	sbrs	r24, 4
     3c6:	05 c0       	rjmp	.+10     	; 0x3d2 <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     3c8:	80 91 05 01 	lds	r24, 0x0105
     3cc:	8f 7e       	andi	r24, 0xEF	; 239
     3ce:	80 93 05 01 	sts	0x0105, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     3d2:	80 91 05 01 	lds	r24, 0x0105
     3d6:	83 ff       	sbrs	r24, 3
     3d8:	11 c0       	rjmp	.+34     	; 0x3fc <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     3da:	0e 94 ff 07 	call	0xffe	; 0xffe <uart0_get_data_begin>
     3de:	dc 01       	movw	r26, r24
     3e0:	e4 e4       	ldi	r30, 0x44	; 68
     3e2:	f1 e0       	ldi	r31, 0x01	; 1
     3e4:	2d e4       	ldi	r18, 0x4D	; 77
     3e6:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     3e8:	8d 91       	ld	r24, X+
     3ea:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     3ec:	e2 17       	cp	r30, r18
     3ee:	f3 07       	cpc	r31, r19
     3f0:	d9 f7       	brne	.-10     	; 0x3e8 <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     3f2:	0e 94 10 08 	call	0x1020	; 0x1020 <uart0_get_data_end>
    pp_f_frompc = TRUE;
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	80 93 4d 01 	sts	0x014D, r24
     3fc:	08 95       	ret

000003fe <pp_receive_own>:
void pp_receive_own(void)
{
	byte * data_ptr;
	byte i;
  
	if(!pp_f_fromdev)
     3fe:	80 91 3a 01 	lds	r24, 0x013A
     402:	81 11       	cpse	r24, r1
     404:	14 c0       	rjmp	.+40     	; 0x42e <pp_receive_own+0x30>
	{
		if (TB_send_flag)
     406:	80 91 03 01 	lds	r24, 0x0103
     40a:	88 23       	and	r24, r24
     40c:	81 f0       	breq	.+32     	; 0x42e <pp_receive_own+0x30>
		{
			
			TB_send_flag = FALSE;
     40e:	10 92 03 01 	sts	0x0103, r1
     412:	a1 e7       	ldi	r26, 0x71	; 113
     414:	b1 e0       	ldi	r27, 0x01	; 1
     416:	e1 e3       	ldi	r30, 0x31	; 49
     418:	f1 e0       	ldi	r31, 0x01	; 1
     41a:	2a e3       	ldi	r18, 0x3A	; 58
     41c:	31 e0       	ldi	r19, 0x01	; 1
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
			{
				pp_buf_dev.b[i] = (*data_ptr);
     41e:	8d 91       	ld	r24, X+
     420:	81 93       	st	Z+, r24
		if (TB_send_flag)
		{
			
			TB_send_flag = FALSE;
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
     422:	e2 17       	cp	r30, r18
     424:	f3 07       	cpc	r31, r19
     426:	d9 f7       	brne	.-10     	; 0x41e <pp_receive_own+0x20>
			{
				pp_buf_dev.b[i] = (*data_ptr);
				data_ptr++;      
			}	  
			pp_f_fromdev = TRUE;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	80 93 3a 01 	sts	0x013A, r24
     42e:	08 95       	ret

00000430 <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     430:	80 91 11 01 	lds	r24, 0x0111
     434:	84 ff       	sbrs	r24, 4
     436:	0a c0       	rjmp	.+20     	; 0x44c <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     438:	80 91 11 01 	lds	r24, 0x0111
     43c:	8f 7e       	andi	r24, 0xEF	; 239
     43e:	80 93 11 01 	sts	0x0111, r24
    Dcount += 16;
     442:	80 91 00 01 	lds	r24, 0x0100
     446:	80 5f       	subi	r24, 0xF0	; 240
     448:	80 93 00 01 	sts	0x0100, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     44c:	80 91 3a 01 	lds	r24, 0x013A
     450:	81 11       	cpse	r24, r1
     452:	1a c0       	rjmp	.+52     	; 0x488 <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     454:	80 91 11 01 	lds	r24, 0x0111
     458:	83 ff       	sbrs	r24, 3
     45a:	16 c0       	rjmp	.+44     	; 0x488 <pp_receive_int+0x58>
      Dcount++;
     45c:	80 91 00 01 	lds	r24, 0x0100
     460:	8f 5f       	subi	r24, 0xFF	; 255
     462:	80 93 00 01 	sts	0x0100, r24
      data_ptr = uart1_get_data_begin();
     466:	0e 94 29 0a 	call	0x1452	; 0x1452 <uart1_get_data_begin>
     46a:	dc 01       	movw	r26, r24
     46c:	e1 e3       	ldi	r30, 0x31	; 49
     46e:	f1 e0       	ldi	r31, 0x01	; 1
     470:	2a e3       	ldi	r18, 0x3A	; 58
     472:	31 e0       	ldi	r19, 0x01	; 1
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     474:	8d 91       	ld	r24, X+
     476:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     478:	e2 17       	cp	r30, r18
     47a:	f3 07       	cpc	r31, r19
     47c:	d9 f7       	brne	.-10     	; 0x474 <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     47e:	0e 94 46 0a 	call	0x148c	; 0x148c <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     482:	81 e0       	ldi	r24, 0x01	; 1
     484:	80 93 3a 01 	sts	0x013A, r24
     488:	08 95       	ret

0000048a <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     48a:	10 92 3a 01 	sts	0x013A, r1
  pp_f_frompc = FALSE;
     48e:	10 92 4d 01 	sts	0x014D, r1
     492:	08 95       	ret

00000494 <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     494:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <pp_receive_PC>
  pp_processRequests();
     498:	0e 94 b8 01 	call	0x370	; 0x370 <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     49c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <pp_receive_own>
  pp_receive_int();  // rack
     4a0:	0e 94 18 02 	call	0x430	; 0x430 <pp_receive_int>
  pp_SendResponses();
     4a4:	0e 94 d5 01 	call	0x3aa	; 0x3aa <pp_SendResponses>
     4a8:	08 95       	ret

000004aa <delay>:
//
// Delay function
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
     4aa:	cf 93       	push	r28
     4ac:	df 93       	push	r29
     4ae:	1f 92       	push	r1
     4b0:	cd b7       	in	r28, 0x3d	; 61
     4b2:	de b7       	in	r29, 0x3e	; 62
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     4b4:	19 82       	std	Y+1, r1	; 0x01
     4b6:	89 81       	ldd	r24, Y+1	; 0x01
     4b8:	81 11       	cpse	r24, r1
     4ba:	07 c0       	rjmp	.+14     	; 0x4ca <delay+0x20>
  {
  asm("nop");
     4bc:	00 00       	nop
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     4be:	89 81       	ldd	r24, Y+1	; 0x01
     4c0:	8f 5f       	subi	r24, 0xFF	; 255
     4c2:	89 83       	std	Y+1, r24	; 0x01
     4c4:	89 81       	ldd	r24, Y+1	; 0x01
     4c6:	88 23       	and	r24, r24
     4c8:	c9 f3       	breq	.-14     	; 0x4bc <delay+0x12>
  {
  asm("nop");
  }
}
     4ca:	0f 90       	pop	r0
     4cc:	df 91       	pop	r29
     4ce:	cf 91       	pop	r28
     4d0:	08 95       	ret

000004d2 <GLCD_InitalizeInterface>:
// Ports intalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_InitalizeInterface(void)
{
GLCD_DATA_DDR = 0xFF;
     4d2:	8f ef       	ldi	r24, 0xFF	; 255
     4d4:	84 b9       	out	0x04, r24	; 4
GLCD_CTRL_DDR = ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     4d6:	88 ef       	ldi	r24, 0xF8	; 248
     4d8:	87 b9       	out	0x07, r24	; 7
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     4da:	88 b1       	in	r24, 0x08	; 8
     4dc:	88 6f       	ori	r24, 0xF8	; 248
     4de:	88 b9       	out	0x08, r24	; 8
     4e0:	08 95       	ret

000004e2 <GLCD_ChceckStatus>:
//
//-------------------------------------------------------------------------------------------------
unsigned char GLCD_ChceckStatus(void)
{
uint8_t tmp;
GLCD_DATA_DDR = 0x00;
     4e2:	14 b8       	out	0x04, r1	; 4

GLCD_CTRL_PORT &= ~(1 << GLCD_RD);
     4e4:	46 98       	cbi	0x08, 6	; 8
delay();
     4e6:	0e 94 55 02 	call	0x4aa	; 0x4aa <delay>
tmp = GLCD_DATA_PIN;
     4ea:	83 b1       	in	r24, 0x03	; 3
GLCD_DATA_DDR = 0xFF;
     4ec:	9f ef       	ldi	r25, 0xFF	; 255
     4ee:	94 b9       	out	0x04, r25	; 4
GLCD_CTRL_PORT |= (1 << GLCD_RD);
     4f0:	46 9a       	sbi	0x08, 6	; 8
return tmp;
}
     4f2:	08 95       	ret

000004f4 <GLCD_WriteCommand>:
//
// Writes instruction 
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteCommand(unsigned char command)
{
     4f4:	cf 93       	push	r28
     4f6:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     4f8:	0e 94 71 02 	call	0x4e2	; 0x4e2 <GLCD_ChceckStatus>
     4fc:	83 70       	andi	r24, 0x03	; 3
     4fe:	e1 f3       	breq	.-8      	; 0x4f8 <GLCD_WriteCommand+0x4>
GLCD_DATA_PORT = command;
     500:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~(1 << GLCD_WR);
     502:	47 98       	cbi	0x08, 7	; 8
delay();
     504:	0e 94 55 02 	call	0x4aa	; 0x4aa <delay>
GLCD_CTRL_PORT |= (1 << GLCD_WR);
     508:	47 9a       	sbi	0x08, 7	; 8
}
     50a:	cf 91       	pop	r28
     50c:	08 95       	ret

0000050e <GLCD_WriteData>:
//
// Writes data
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteData(unsigned char data)
{
     50e:	cf 93       	push	r28
     510:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     512:	0e 94 71 02 	call	0x4e2	; 0x4e2 <GLCD_ChceckStatus>
     516:	83 70       	andi	r24, 0x03	; 3
     518:	e1 f3       	breq	.-8      	; 0x512 <GLCD_WriteData+0x4>
GLCD_DATA_PORT = data;
     51a:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~((1 << GLCD_WR) | (1 << GLCD_CD));
     51c:	88 b1       	in	r24, 0x08	; 8
     51e:	8f 75       	andi	r24, 0x5F	; 95
     520:	88 b9       	out	0x08, r24	; 8
delay();
     522:	0e 94 55 02 	call	0x4aa	; 0x4aa <delay>
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_CD));
     526:	88 b1       	in	r24, 0x08	; 8
     528:	80 6a       	ori	r24, 0xA0	; 160
     52a:	88 b9       	out	0x08, r24	; 8
}
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <GLCD_SetAddressPointer>:
//
// Sets address pointer for display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_SetAddressPointer(unsigned int address)
{
     530:	cf 93       	push	r28
     532:	c9 2f       	mov	r28, r25
GLCD_WriteData(address & 0xFF);
     534:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
GLCD_WriteData(address >> 8);
     538:	8c 2f       	mov	r24, r28
     53a:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
GLCD_WriteCommand(T6963_SET_ADDRESS_POINTER);
     53e:	84 e2       	ldi	r24, 0x24	; 36
     540:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>
}
     544:	cf 91       	pop	r28
     546:	08 95       	ret

00000548 <GLCD_WriteDisplayData>:
// Writes display data and increment address pointer
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteDisplayData(unsigned char x)
{
GLCD_WriteData(x);
     548:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
GLCD_WriteCommand(T6963_DATA_WRITE_AND_INCREMENT);
     54c:	80 ec       	ldi	r24, 0xC0	; 192
     54e:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>
     552:	08 95       	ret

00000554 <GLCD_ClearText>:
//
// Clears text area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearText(void)
{
     554:	cf 93       	push	r28
     556:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_SetAddressPointer>
     560:	c0 ee       	ldi	r28, 0xE0	; 224
     562:	d1 e0       	ldi	r29, 0x01	; 1

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
	{
		GLCD_WriteDisplayData(0);
     564:	80 e0       	ldi	r24, 0x00	; 0
     566:	0e 94 a4 02 	call	0x548	; 0x548 <GLCD_WriteDisplayData>
     56a:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearText(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
     56c:	d9 f7       	brne	.-10     	; 0x564 <GLCD_ClearText+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     56e:	df 91       	pop	r29
     570:	cf 91       	pop	r28
     572:	08 95       	ret

00000574 <GLCD_ClearCG>:
//
// Clears characters generator area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearCG(void)
{
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	90 e1       	ldi	r25, 0x10	; 16
     57c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_SetAddressPointer>
     580:	c0 e0       	ldi	r28, 0x00	; 0
     582:	d8 e0       	ldi	r29, 0x08	; 8
	
	for(i = 0; i < 256 * 8; i++)
	{
		GLCD_WriteDisplayData(0);
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	0e 94 a4 02 	call	0x548	; 0x548 <GLCD_WriteDisplayData>
     58a:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearCG(void)
{
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
	
	for(i = 0; i < 256 * 8; i++)
     58c:	d9 f7       	brne	.-10     	; 0x584 <GLCD_ClearCG+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     58e:	df 91       	pop	r29
     590:	cf 91       	pop	r28
     592:	08 95       	ret

00000594 <GLCD_ClearGraphic>:
//
// Clears graphics area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearGraphic(void)
{
     594:	cf 93       	push	r28
     596:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);
     598:	80 ee       	ldi	r24, 0xE0	; 224
     59a:	91 e0       	ldi	r25, 0x01	; 1
     59c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_SetAddressPointer>
     5a0:	c0 e0       	ldi	r28, 0x00	; 0
     5a2:	df e0       	ldi	r29, 0x0F	; 15

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
	{
		GLCD_WriteDisplayData(0x00);
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	0e 94 a4 02 	call	0x548	; 0x548 <GLCD_WriteDisplayData>
     5aa:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearGraphic(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
     5ac:	d9 f7       	brne	.-10     	; 0x5a4 <GLCD_ClearGraphic+0x10>
	{
		GLCD_WriteDisplayData(0x00);
	}
}
     5ae:	df 91       	pop	r29
     5b0:	cf 91       	pop	r28
     5b2:	08 95       	ret

000005b4 <GLCD_Initalize>:
// Display initalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_Initalize(void)
{
	GLCD_InitalizeInterface();
     5b4:	0e 94 69 02 	call	0x4d2	; 0x4d2 <GLCD_InitalizeInterface>

	GLCD_CTRL_PORT &= ~(1 << GLCD_RESET);
     5b8:	44 98       	cbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ba:	89 ef       	ldi	r24, 0xF9	; 249
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	01 97       	sbiw	r24, 0x01	; 1
     5c0:	f1 f7       	brne	.-4      	; 0x5be <GLCD_Initalize+0xa>
     5c2:	00 c0       	rjmp	.+0      	; 0x5c4 <GLCD_Initalize+0x10>
     5c4:	00 00       	nop
	_delay_ms(1);
	GLCD_CTRL_PORT |= (1 << GLCD_RESET);
     5c6:	44 9a       	sbi	0x08, 4	; 8

	if(GLCD_FONT_WIDTH == 8)
	{
		GLCD_CTRL_PORT &= ~(1 << GLCD_FS);
     5c8:	43 98       	cbi	0x08, 3	; 8
	}

	GLCD_WriteData(GLCD_GRAPHIC_HOME & 0xFF);
     5ca:	80 ee       	ldi	r24, 0xE0	; 224
     5cc:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteData(GLCD_GRAPHIC_HOME >> 8);
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_HOME_ADDRESS);
     5d6:	82 e4       	ldi	r24, 0x42	; 66
     5d8:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_GRAPHIC_AREA);
     5dc:	8e e1       	ldi	r24, 0x1E	; 30
     5de:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteData(0x00);
     5e2:	80 e0       	ldi	r24, 0x00	; 0
     5e4:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_AREA);
     5e8:	83 e4       	ldi	r24, 0x43	; 67
     5ea:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_TEXT_HOME);
     5ee:	80 e0       	ldi	r24, 0x00	; 0
     5f0:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteData(GLCD_TEXT_HOME >> 8);
     5f4:	80 e0       	ldi	r24, 0x00	; 0
     5f6:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_HOME_ADDRESS);
     5fa:	80 e4       	ldi	r24, 0x40	; 64
     5fc:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>
	
	GLCD_WriteData(GLCD_TEXT_AREA);
     600:	8e e1       	ldi	r24, 0x1E	; 30
     602:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteData(0x00);
     606:	80 e0       	ldi	r24, 0x00	; 0
     608:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_AREA);
     60c:	81 e4       	ldi	r24, 0x41	; 65
     60e:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_OFFSET_REGISTER);
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteData(0x00);
     618:	80 e0       	ldi	r24, 0x00	; 0
     61a:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_OFFSET_REGISTER);
     61e:	82 e2       	ldi	r24, 0x22	; 34
     620:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>
	
	GLCD_WriteCommand(T6963_DISPLAY_MODE  | T6963_GRAPHIC_DISPLAY_ON   | T6963_TEXT_DISPLAY_ON /*| T6963_CURSOR_DISPLAY_ON*/);
     624:	8c e9       	ldi	r24, 0x9C	; 156
     626:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>

	GLCD_WriteCommand(T6963_MODE_SET | 0);
     62a:	80 e8       	ldi	r24, 0x80	; 128
     62c:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <GLCD_WriteCommand>
     630:	08 95       	ret

00000632 <timer_init>:
  // Xtal = 14 745 600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     632:	80 e9       	ldi	r24, 0x90	; 144
     634:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     636:	84 e6       	ldi	r24, 0x64	; 100
     638:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     63a:	82 e0       	ldi	r24, 0x02	; 2
     63c:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     63e:	85 e0       	ldi	r24, 0x05	; 5
     640:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     642:	ee e6       	ldi	r30, 0x6E	; 110
     644:	f0 e0       	ldi	r31, 0x00	; 0
     646:	80 81       	ld	r24, Z
     648:	82 60       	ori	r24, 0x02	; 2
     64a:	80 83       	st	Z, r24
     64c:	08 95       	ret

0000064e <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     64e:	e1 e7       	ldi	r30, 0x71	; 113
     650:	f1 e0       	ldi	r31, 0x01	; 1
     652:	29 e7       	ldi	r18, 0x79	; 121
     654:	31 e0       	ldi	r19, 0x01	; 1
  byte i, sum;
  sum = 0;
     656:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     658:	91 91       	ld	r25, Z+
     65a:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     65c:	e2 17       	cp	r30, r18
     65e:	f3 07       	cpc	r31, r19
     660:	d9 f7       	brne	.-10     	; 0x658 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     662:	80 93 79 01 	sts	0x0179, r24
     666:	08 95       	ret

00000668 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     66e:	90 93 8b 01 	sts	0x018B, r25
     672:	80 93 8a 01 	sts	0x018A, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     676:	45 e0       	ldi	r20, 0x05	; 5
     678:	50 e0       	ldi	r21, 0x00	; 0
     67a:	bc 01       	movw	r22, r24
     67c:	8a e7       	ldi	r24, 0x7A	; 122
     67e:	91 e0       	ldi	r25, 0x01	; 1
     680:	0e 94 a1 10 	call	0x2142	; 0x2142 <eeprom_read_block>
  if (TB_gbparam.eemagic != 66) {
     684:	80 91 7a 01 	lds	r24, 0x017A
     688:	82 34       	cpi	r24, 0x42	; 66
     68a:	89 f0       	breq	.+34     	; 0x6ae <TB_Init+0x46>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     68c:	ea e7       	ldi	r30, 0x7A	; 122
     68e:	f1 e0       	ldi	r31, 0x01	; 1
     690:	82 e4       	ldi	r24, 0x42	; 66
     692:	80 83       	st	Z, r24
    TB_gbparam.baud = 7;
     694:	87 e0       	ldi	r24, 0x07	; 7
     696:	81 83       	std	Z+1, r24	; 0x01
    TB_gbparam.address = 1;
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     69c:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     69e:	82 e0       	ldi	r24, 0x02	; 2
     6a0:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     6a2:	45 e0       	ldi	r20, 0x05	; 5
     6a4:	50 e0       	ldi	r21, 0x00	; 0
     6a6:	be 01       	movw	r22, r28
     6a8:	cf 01       	movw	r24, r30
     6aa:	0e 94 c3 10 	call	0x2186	; 0x2186 <eeprom_write_block>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     6ae:	e0 91 01 01 	lds	r30, 0x0101
     6b2:	f0 91 02 01 	lds	r31, 0x0102
     6b6:	30 97       	sbiw	r30, 0x00	; 0
     6b8:	19 f0       	breq	.+6      	; 0x6c0 <TB_Init+0x58>
     6ba:	80 91 7b 01 	lds	r24, 0x017B
     6be:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     6c0:	80 91 7e 01 	lds	r24, 0x017E
     6c4:	80 93 8c 01 	sts	0x018C, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     6c8:	10 92 80 01 	sts	0x0180, r1
}
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     6d2:	e1 e7       	ldi	r30, 0x71	; 113
     6d4:	f1 e0       	ldi	r31, 0x01	; 1
     6d6:	90 91 8c 01 	lds	r25, 0x018C
     6da:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     6dc:	90 91 80 01 	lds	r25, 0x0180
     6e0:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     6e2:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     6e4:	80 91 82 01 	lds	r24, 0x0182
     6e8:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     6ea:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     6ec:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     6ee:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     6f0:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     6f2:	0e 94 27 03 	call	0x64e	; 0x64e <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     6f6:	81 e0       	ldi	r24, 0x01	; 1
     6f8:	80 93 03 01 	sts	0x0103, r24
     6fc:	08 95       	ret

000006fe <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     6fe:	0f 93       	push	r16
     700:	1f 93       	push	r17
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
     706:	1f 92       	push	r1
     708:	cd b7       	in	r28, 0x3d	; 61
     70a:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     70c:	e1 e8       	ldi	r30, 0x81	; 129
     70e:	f1 e0       	ldi	r31, 0x01	; 1
     710:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     712:	45 81       	ldd	r20, Z+5	; 0x05
     714:	50 e0       	ldi	r21, 0x00	; 0
     716:	60 e0       	ldi	r22, 0x00	; 0
     718:	70 e0       	ldi	r23, 0x00	; 0
     71a:	ba 01       	movw	r22, r20
     71c:	55 27       	eor	r21, r21
     71e:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     720:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     722:	87 81       	ldd	r24, Z+7	; 0x07
     724:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     726:	86 81       	ldd	r24, Z+6	; 0x06
     728:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     72a:	40 93 6d 01 	sts	0x016D, r20
     72e:	50 93 6e 01 	sts	0x016E, r21
     732:	60 93 6f 01 	sts	0x016F, r22
     736:	70 93 70 01 	sts	0x0170, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     73a:	11 81       	ldd	r17, Z+1	; 0x01
     73c:	1d 30       	cpi	r17, 0x0D	; 13
     73e:	09 f4       	brne	.+2      	; 0x742 <TB_Decode+0x44>
     740:	dd c2       	rjmp	.+1466   	; 0xcfc <TB_Decode+0x5fe>
     742:	b0 f4       	brcc	.+44     	; 0x770 <TB_Decode+0x72>
     744:	15 30       	cpi	r17, 0x05	; 5
     746:	c1 f1       	breq	.+112    	; 0x7b8 <TB_Decode+0xba>
     748:	48 f4       	brcc	.+18     	; 0x75c <TB_Decode+0x5e>
     74a:	12 30       	cpi	r17, 0x02	; 2
     74c:	71 f1       	breq	.+92     	; 0x7aa <TB_Decode+0xac>
     74e:	14 30       	cpi	r17, 0x04	; 4
     750:	09 f4       	brne	.+2      	; 0x754 <TB_Decode+0x56>
     752:	d4 c2       	rjmp	.+1448   	; 0xcfc <TB_Decode+0x5fe>
     754:	11 30       	cpi	r17, 0x01	; 1
     756:	09 f0       	breq	.+2      	; 0x75a <TB_Decode+0x5c>
     758:	ca c2       	rjmp	.+1428   	; 0xcee <TB_Decode+0x5f0>
     75a:	20 c0       	rjmp	.+64     	; 0x79c <TB_Decode+0x9e>
     75c:	19 30       	cpi	r17, 0x09	; 9
     75e:	09 f4       	brne	.+2      	; 0x762 <TB_Decode+0x64>
     760:	9d c1       	rjmp	.+826    	; 0xa9c <TB_Decode+0x39e>
     762:	1a 30       	cpi	r17, 0x0A	; 10
     764:	09 f4       	brne	.+2      	; 0x768 <TB_Decode+0x6a>
     766:	3b c2       	rjmp	.+1142   	; 0xbde <TB_Decode+0x4e0>
     768:	16 30       	cpi	r17, 0x06	; 6
     76a:	09 f0       	breq	.+2      	; 0x76e <TB_Decode+0x70>
     76c:	c0 c2       	rjmp	.+1408   	; 0xcee <TB_Decode+0x5f0>
     76e:	6c c0       	rjmp	.+216    	; 0x848 <TB_Decode+0x14a>
     770:	11 35       	cpi	r17, 0x51	; 81
     772:	09 f4       	brne	.+2      	; 0x776 <TB_Decode+0x78>
     774:	a3 c2       	rjmp	.+1350   	; 0xcbc <TB_Decode+0x5be>
     776:	48 f4       	brcc	.+18     	; 0x78a <TB_Decode+0x8c>
     778:	1f 30       	cpi	r17, 0x0F	; 15
     77a:	09 f4       	brne	.+2      	; 0x77e <TB_Decode+0x80>
     77c:	1d c1       	rjmp	.+570    	; 0x9b8 <TB_Decode+0x2ba>
     77e:	08 f4       	brcc	.+2      	; 0x782 <TB_Decode+0x84>
     780:	dc c0       	rjmp	.+440    	; 0x93a <TB_Decode+0x23c>
     782:	10 35       	cpi	r17, 0x50	; 80
     784:	09 f4       	brne	.+2      	; 0x788 <TB_Decode+0x8a>
     786:	91 c2       	rjmp	.+1314   	; 0xcaa <TB_Decode+0x5ac>
     788:	b2 c2       	rjmp	.+1380   	; 0xcee <TB_Decode+0x5f0>
     78a:	1e 3f       	cpi	r17, 0xFE	; 254
     78c:	09 f4       	brne	.+2      	; 0x790 <TB_Decode+0x92>
     78e:	b6 c2       	rjmp	.+1388   	; 0xcfc <TB_Decode+0x5fe>
     790:	08 f0       	brcs	.+2      	; 0x794 <TB_Decode+0x96>
     792:	9e c2       	rjmp	.+1340   	; 0xcd0 <TB_Decode+0x5d2>
     794:	18 38       	cpi	r17, 0x88	; 136
     796:	09 f4       	brne	.+2      	; 0x79a <TB_Decode+0x9c>
     798:	66 c2       	rjmp	.+1228   	; 0xc66 <TB_Decode+0x568>
     79a:	a9 c2       	rjmp	.+1362   	; 0xcee <TB_Decode+0x5f0>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     79c:	40 e0       	ldi	r20, 0x00	; 0
     79e:	50 e0       	ldi	r21, 0x00	; 0
     7a0:	ba 01       	movw	r22, r20
     7a2:	84 e6       	ldi	r24, 0x64	; 100
     7a4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
      return TB_CMD_ROR;
     7a8:	a9 c2       	rjmp	.+1362   	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     7aa:	40 e0       	ldi	r20, 0x00	; 0
     7ac:	50 e0       	ldi	r21, 0x00	; 0
     7ae:	ba 01       	movw	r22, r20
     7b0:	84 e6       	ldi	r24, 0x64	; 100
     7b2:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
      return TB_CMD_ROL;
     7b6:	a2 c2       	rjmp	.+1348   	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     7b8:	10 91 84 01 	lds	r17, 0x0184
     7bc:	11 23       	and	r17, r17
     7be:	41 f0       	breq	.+16     	; 0x7d0 <TB_Decode+0xd2>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     7c0:	40 e0       	ldi	r20, 0x00	; 0
     7c2:	50 e0       	ldi	r21, 0x00	; 0
     7c4:	ba 01       	movw	r22, r20
     7c6:	84 e0       	ldi	r24, 0x04	; 4
     7c8:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7cc:	10 e0       	ldi	r17, 0x00	; 0
     7ce:	96 c2       	rjmp	.+1324   	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     7d0:	80 91 83 01 	lds	r24, 0x0183
     7d4:	86 30       	cpi	r24, 0x06	; 6
     7d6:	e9 f0       	breq	.+58     	; 0x812 <TB_Decode+0x114>
     7d8:	28 f4       	brcc	.+10     	; 0x7e4 <TB_Decode+0xe6>
     7da:	84 30       	cpi	r24, 0x04	; 4
     7dc:	41 f0       	breq	.+16     	; 0x7ee <TB_Decode+0xf0>
     7de:	85 30       	cpi	r24, 0x05	; 5
     7e0:	79 f0       	breq	.+30     	; 0x800 <TB_Decode+0x102>
     7e2:	2b c0       	rjmp	.+86     	; 0x83a <TB_Decode+0x13c>
     7e4:	87 30       	cpi	r24, 0x07	; 7
     7e6:	f1 f0       	breq	.+60     	; 0x824 <TB_Decode+0x126>
     7e8:	8c 38       	cpi	r24, 0x8C	; 140
     7ea:	29 f1       	breq	.+74     	; 0x836 <TB_Decode+0x138>
     7ec:	26 c0       	rjmp	.+76     	; 0x83a <TB_Decode+0x13c>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     7ee:	40 93 58 01 	sts	0x0158, r20
     7f2:	50 93 59 01 	sts	0x0159, r21
     7f6:	60 93 5a 01 	sts	0x015A, r22
     7fa:	70 93 5b 01 	sts	0x015B, r23
            break;
     7fe:	1d c0       	rjmp	.+58     	; 0x83a <TB_Decode+0x13c>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     800:	40 93 5c 01 	sts	0x015C, r20
     804:	50 93 5d 01 	sts	0x015D, r21
     808:	60 93 5e 01 	sts	0x015E, r22
     80c:	70 93 5f 01 	sts	0x015F, r23
            break;
     810:	14 c0       	rjmp	.+40     	; 0x83a <TB_Decode+0x13c>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     812:	40 93 60 01 	sts	0x0160, r20
     816:	50 93 61 01 	sts	0x0161, r21
     81a:	60 93 62 01 	sts	0x0162, r22
     81e:	70 93 63 01 	sts	0x0163, r23
            break;
     822:	0b c0       	rjmp	.+22     	; 0x83a <TB_Decode+0x13c>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     824:	40 93 64 01 	sts	0x0164, r20
     828:	50 93 65 01 	sts	0x0165, r21
     82c:	60 93 66 01 	sts	0x0166, r22
     830:	70 93 67 01 	sts	0x0167, r23
            break;
     834:	02 c0       	rjmp	.+4      	; 0x83a <TB_Decode+0x13c>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     836:	40 93 68 01 	sts	0x0168, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     83a:	40 e0       	ldi	r20, 0x00	; 0
     83c:	50 e0       	ldi	r21, 0x00	; 0
     83e:	ba 01       	movw	r22, r20
     840:	84 e6       	ldi	r24, 0x64	; 100
     842:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     846:	5a c2       	rjmp	.+1204   	; 0xcfc <TB_Decode+0x5fe>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     848:	10 91 84 01 	lds	r17, 0x0184
     84c:	11 23       	and	r17, r17
     84e:	41 f0       	breq	.+16     	; 0x860 <TB_Decode+0x162>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     850:	40 e0       	ldi	r20, 0x00	; 0
     852:	50 e0       	ldi	r21, 0x00	; 0
     854:	ba 01       	movw	r22, r20
     856:	84 e0       	ldi	r24, 0x04	; 4
     858:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     85c:	10 e0       	ldi	r17, 0x00	; 0
     85e:	4e c2       	rjmp	.+1180   	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     860:	80 91 83 01 	lds	r24, 0x0183
     864:	86 30       	cpi	r24, 0x06	; 6
     866:	49 f1       	breq	.+82     	; 0x8ba <TB_Decode+0x1bc>
     868:	30 f4       	brcc	.+12     	; 0x876 <TB_Decode+0x178>
     86a:	84 30       	cpi	r24, 0x04	; 4
     86c:	f1 f1       	breq	.+124    	; 0x8ea <TB_Decode+0x1ec>
     86e:	c8 f4       	brcc	.+50     	; 0x8a2 <TB_Decode+0x1a4>
     870:	81 30       	cpi	r24, 0x01	; 1
     872:	59 f0       	breq	.+22     	; 0x88a <TB_Decode+0x18c>
     874:	5b c0       	rjmp	.+182    	; 0x92c <TB_Decode+0x22e>
     876:	8c 38       	cpi	r24, 0x8C	; 140
     878:	09 f4       	brne	.+2      	; 0x87c <TB_Decode+0x17e>
     87a:	43 c0       	rjmp	.+134    	; 0x902 <TB_Decode+0x204>
     87c:	84 3c       	cpi	r24, 0xC4	; 196
     87e:	09 f4       	brne	.+2      	; 0x882 <TB_Decode+0x184>
     880:	49 c0       	rjmp	.+146    	; 0x914 <TB_Decode+0x216>
     882:	87 30       	cpi	r24, 0x07	; 7
     884:	09 f0       	breq	.+2      	; 0x888 <TB_Decode+0x18a>
     886:	52 c0       	rjmp	.+164    	; 0x92c <TB_Decode+0x22e>
     888:	24 c0       	rjmp	.+72     	; 0x8d2 <TB_Decode+0x1d4>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     88a:	40 91 54 01 	lds	r20, 0x0154
     88e:	50 91 55 01 	lds	r21, 0x0155
     892:	60 91 56 01 	lds	r22, 0x0156
     896:	70 91 57 01 	lds	r23, 0x0157
     89a:	84 e6       	ldi	r24, 0x64	; 100
     89c:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     8a0:	2d c2       	rjmp	.+1114   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     8a2:	40 91 5c 01 	lds	r20, 0x015C
     8a6:	50 91 5d 01 	lds	r21, 0x015D
     8aa:	60 91 5e 01 	lds	r22, 0x015E
     8ae:	70 91 5f 01 	lds	r23, 0x015F
     8b2:	84 e6       	ldi	r24, 0x64	; 100
     8b4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     8b8:	21 c2       	rjmp	.+1090   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     8ba:	40 91 60 01 	lds	r20, 0x0160
     8be:	50 91 61 01 	lds	r21, 0x0161
     8c2:	60 91 62 01 	lds	r22, 0x0162
     8c6:	70 91 63 01 	lds	r23, 0x0163
     8ca:	84 e6       	ldi	r24, 0x64	; 100
     8cc:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     8d0:	15 c2       	rjmp	.+1066   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     8d2:	40 91 64 01 	lds	r20, 0x0164
     8d6:	50 91 65 01 	lds	r21, 0x0165
     8da:	60 91 66 01 	lds	r22, 0x0166
     8de:	70 91 67 01 	lds	r23, 0x0167
     8e2:	84 e6       	ldi	r24, 0x64	; 100
     8e4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     8e8:	09 c2       	rjmp	.+1042   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     8ea:	40 91 58 01 	lds	r20, 0x0158
     8ee:	50 91 59 01 	lds	r21, 0x0159
     8f2:	60 91 5a 01 	lds	r22, 0x015A
     8f6:	70 91 5b 01 	lds	r23, 0x015B
     8fa:	84 e6       	ldi	r24, 0x64	; 100
     8fc:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     900:	fd c1       	rjmp	.+1018   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     902:	40 91 68 01 	lds	r20, 0x0168
     906:	50 e0       	ldi	r21, 0x00	; 0
     908:	60 e0       	ldi	r22, 0x00	; 0
     90a:	70 e0       	ldi	r23, 0x00	; 0
     90c:	84 e6       	ldi	r24, 0x64	; 100
     90e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     912:	f4 c1       	rjmp	.+1000   	; 0xcfc <TB_Decode+0x5fe>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     914:	40 91 69 01 	lds	r20, 0x0169
     918:	50 91 6a 01 	lds	r21, 0x016A
     91c:	60 91 6b 01 	lds	r22, 0x016B
     920:	70 91 6c 01 	lds	r23, 0x016C
     924:	84 e6       	ldi	r24, 0x64	; 100
     926:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     92a:	e8 c1       	rjmp	.+976    	; 0xcfc <TB_Decode+0x5fe>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     92c:	40 e0       	ldi	r20, 0x00	; 0
     92e:	50 e0       	ldi	r21, 0x00	; 0
     930:	ba 01       	movw	r22, r20
     932:	84 e0       	ldi	r24, 0x04	; 4
     934:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     938:	e1 c1       	rjmp	.+962    	; 0xcfc <TB_Decode+0x5fe>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     93a:	80 91 84 01 	lds	r24, 0x0184
     93e:	82 30       	cpi	r24, 0x02	; 2
     940:	39 f0       	breq	.+14     	; 0x950 <TB_Decode+0x252>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e0       	ldi	r21, 0x00	; 0
     946:	ba 01       	movw	r22, r20
     948:	84 e0       	ldi	r24, 0x04	; 4
     94a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
        return TB_CMD_SIO;
     94e:	d6 c1       	rjmp	.+940    	; 0xcfc <TB_Decode+0x5fe>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     950:	80 91 83 01 	lds	r24, 0x0183
     954:	88 23       	and	r24, r24
     956:	19 f0       	breq	.+6      	; 0x95e <TB_Decode+0x260>
     958:	81 30       	cpi	r24, 0x01	; 1
     95a:	a1 f0       	breq	.+40     	; 0x984 <TB_Decode+0x286>
     95c:	26 c0       	rjmp	.+76     	; 0x9aa <TB_Decode+0x2ac>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     95e:	91 e0       	ldi	r25, 0x01	; 1
     960:	45 2b       	or	r20, r21
     962:	46 2b       	or	r20, r22
     964:	47 2b       	or	r20, r23
     966:	09 f4       	brne	.+2      	; 0x96a <TB_Decode+0x26c>
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	80 91 4f 01 	lds	r24, 0x014F
     96e:	90 fb       	bst	r25, 0
     970:	80 f9       	bld	r24, 0
     972:	80 93 4f 01 	sts	0x014F, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     976:	40 e0       	ldi	r20, 0x00	; 0
     978:	50 e0       	ldi	r21, 0x00	; 0
     97a:	ba 01       	movw	r22, r20
     97c:	84 e6       	ldi	r24, 0x64	; 100
     97e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     982:	bc c1       	rjmp	.+888    	; 0xcfc <TB_Decode+0x5fe>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     984:	91 e0       	ldi	r25, 0x01	; 1
     986:	45 2b       	or	r20, r21
     988:	46 2b       	or	r20, r22
     98a:	47 2b       	or	r20, r23
     98c:	09 f4       	brne	.+2      	; 0x990 <TB_Decode+0x292>
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	80 91 4f 01 	lds	r24, 0x014F
     994:	90 fb       	bst	r25, 0
     996:	81 f9       	bld	r24, 1
     998:	80 93 4f 01 	sts	0x014F, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     99c:	40 e0       	ldi	r20, 0x00	; 0
     99e:	50 e0       	ldi	r21, 0x00	; 0
     9a0:	ba 01       	movw	r22, r20
     9a2:	84 e6       	ldi	r24, 0x64	; 100
     9a4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     9a8:	a9 c1       	rjmp	.+850    	; 0xcfc <TB_Decode+0x5fe>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     9aa:	40 e0       	ldi	r20, 0x00	; 0
     9ac:	50 e0       	ldi	r21, 0x00	; 0
     9ae:	ba 01       	movw	r22, r20
     9b0:	84 e0       	ldi	r24, 0x04	; 4
     9b2:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
          break;
     9b6:	a2 c1       	rjmp	.+836    	; 0xcfc <TB_Decode+0x5fe>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     9b8:	00 91 84 01 	lds	r16, 0x0184
     9bc:	01 30       	cpi	r16, 0x01	; 1
     9be:	09 f4       	brne	.+2      	; 0x9c2 <TB_Decode+0x2c4>
     9c0:	9d c1       	rjmp	.+826    	; 0xcfc <TB_Decode+0x5fe>
     9c2:	28 f0       	brcs	.+10     	; 0x9ce <TB_Decode+0x2d0>
     9c4:	02 30       	cpi	r16, 0x02	; 2
     9c6:	09 f4       	brne	.+2      	; 0x9ca <TB_Decode+0x2cc>
     9c8:	44 c0       	rjmp	.+136    	; 0xa52 <TB_Decode+0x354>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9ca:	10 e0       	ldi	r17, 0x00	; 0
     9cc:	97 c1       	rjmp	.+814    	; 0xcfc <TB_Decode+0x5fe>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     9ce:	10 91 83 01 	lds	r17, 0x0183
     9d2:	11 30       	cpi	r17, 0x01	; 1
     9d4:	81 f0       	breq	.+32     	; 0x9f6 <TB_Decode+0x2f8>
     9d6:	28 f0       	brcs	.+10     	; 0x9e2 <TB_Decode+0x2e4>
     9d8:	12 30       	cpi	r17, 0x02	; 2
     9da:	c9 f0       	breq	.+50     	; 0xa0e <TB_Decode+0x310>
     9dc:	13 30       	cpi	r17, 0x03	; 3
     9de:	21 f1       	breq	.+72     	; 0xa28 <TB_Decode+0x32a>
     9e0:	30 c0       	rjmp	.+96     	; 0xa42 <TB_Decode+0x344>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     9e2:	40 91 7f 01 	lds	r20, 0x017F
     9e6:	41 70       	andi	r20, 0x01	; 1
     9e8:	50 e0       	ldi	r21, 0x00	; 0
     9ea:	60 e0       	ldi	r22, 0x00	; 0
     9ec:	70 e0       	ldi	r23, 0x00	; 0
     9ee:	84 e6       	ldi	r24, 0x64	; 100
     9f0:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
              break;
     9f4:	83 c1       	rjmp	.+774    	; 0xcfc <TB_Decode+0x5fe>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     9f6:	40 91 7f 01 	lds	r20, 0x017F
     9fa:	46 95       	lsr	r20
     9fc:	41 70       	andi	r20, 0x01	; 1
     9fe:	50 e0       	ldi	r21, 0x00	; 0
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	70 e0       	ldi	r23, 0x00	; 0
     a04:	84 e6       	ldi	r24, 0x64	; 100
     a06:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a0a:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     a0c:	77 c1       	rjmp	.+750    	; 0xcfc <TB_Decode+0x5fe>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     a0e:	40 91 7f 01 	lds	r20, 0x017F
     a12:	42 fb       	bst	r20, 2
     a14:	44 27       	eor	r20, r20
     a16:	40 f9       	bld	r20, 0
     a18:	50 e0       	ldi	r21, 0x00	; 0
     a1a:	60 e0       	ldi	r22, 0x00	; 0
     a1c:	70 e0       	ldi	r23, 0x00	; 0
     a1e:	84 e6       	ldi	r24, 0x64	; 100
     a20:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a24:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     a26:	6a c1       	rjmp	.+724    	; 0xcfc <TB_Decode+0x5fe>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     a28:	40 91 7f 01 	lds	r20, 0x017F
     a2c:	43 fb       	bst	r20, 3
     a2e:	44 27       	eor	r20, r20
     a30:	40 f9       	bld	r20, 0
     a32:	50 e0       	ldi	r21, 0x00	; 0
     a34:	60 e0       	ldi	r22, 0x00	; 0
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	84 e6       	ldi	r24, 0x64	; 100
     a3a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a3e:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     a40:	5d c1       	rjmp	.+698    	; 0xcfc <TB_Decode+0x5fe>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a42:	40 e0       	ldi	r20, 0x00	; 0
     a44:	50 e0       	ldi	r21, 0x00	; 0
     a46:	ba 01       	movw	r22, r20
     a48:	84 e0       	ldi	r24, 0x04	; 4
     a4a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a4e:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     a50:	55 c1       	rjmp	.+682    	; 0xcfc <TB_Decode+0x5fe>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     a52:	10 91 83 01 	lds	r17, 0x0183
     a56:	11 23       	and	r17, r17
     a58:	19 f0       	breq	.+6      	; 0xa60 <TB_Decode+0x362>
     a5a:	11 30       	cpi	r17, 0x01	; 1
     a5c:	59 f0       	breq	.+22     	; 0xa74 <TB_Decode+0x376>
     a5e:	16 c0       	rjmp	.+44     	; 0xa8c <TB_Decode+0x38e>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     a60:	40 91 4f 01 	lds	r20, 0x014F
     a64:	41 70       	andi	r20, 0x01	; 1
     a66:	50 e0       	ldi	r21, 0x00	; 0
     a68:	60 e0       	ldi	r22, 0x00	; 0
     a6a:	70 e0       	ldi	r23, 0x00	; 0
     a6c:	84 e6       	ldi	r24, 0x64	; 100
     a6e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
              break;
     a72:	44 c1       	rjmp	.+648    	; 0xcfc <TB_Decode+0x5fe>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     a74:	40 91 4f 01 	lds	r20, 0x014F
     a78:	46 95       	lsr	r20
     a7a:	41 70       	andi	r20, 0x01	; 1
     a7c:	50 e0       	ldi	r21, 0x00	; 0
     a7e:	60 e0       	ldi	r22, 0x00	; 0
     a80:	70 e0       	ldi	r23, 0x00	; 0
     a82:	84 e6       	ldi	r24, 0x64	; 100
     a84:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a88:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     a8a:	38 c1       	rjmp	.+624    	; 0xcfc <TB_Decode+0x5fe>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a8c:	40 e0       	ldi	r20, 0x00	; 0
     a8e:	50 e0       	ldi	r21, 0x00	; 0
     a90:	ba 01       	movw	r22, r20
     a92:	84 e0       	ldi	r24, 0x04	; 4
     a94:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a98:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     a9a:	30 c1       	rjmp	.+608    	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a9c:	10 91 84 01 	lds	r17, 0x0184
     aa0:	11 23       	and	r17, r17
     aa2:	41 f0       	breq	.+16     	; 0xab4 <TB_Decode+0x3b6>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     aa4:	40 e0       	ldi	r20, 0x00	; 0
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	ba 01       	movw	r22, r20
     aaa:	84 e0       	ldi	r24, 0x04	; 4
     aac:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ab0:	10 e0       	ldi	r17, 0x00	; 0
     ab2:	24 c1       	rjmp	.+584    	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     ab4:	80 91 83 01 	lds	r24, 0x0183
     ab8:	81 34       	cpi	r24, 0x41	; 65
     aba:	51 f1       	breq	.+84     	; 0xb10 <TB_Decode+0x412>
     abc:	18 f4       	brcc	.+6      	; 0xac4 <TB_Decode+0x3c6>
     abe:	80 34       	cpi	r24, 0x40	; 64
     ac0:	41 f0       	breq	.+16     	; 0xad2 <TB_Decode+0x3d4>
     ac2:	86 c0       	rjmp	.+268    	; 0xbd0 <TB_Decode+0x4d2>
     ac4:	82 34       	cpi	r24, 0x42	; 66
     ac6:	09 f4       	brne	.+2      	; 0xaca <TB_Decode+0x3cc>
     ac8:	43 c0       	rjmp	.+134    	; 0xb50 <TB_Decode+0x452>
     aca:	8c 34       	cpi	r24, 0x4C	; 76
     acc:	09 f4       	brne	.+2      	; 0xad0 <TB_Decode+0x3d2>
     ace:	60 c0       	rjmp	.+192    	; 0xb90 <TB_Decode+0x492>
     ad0:	7f c0       	rjmp	.+254    	; 0xbd0 <TB_Decode+0x4d2>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     ad2:	80 91 7a 01 	lds	r24, 0x017A
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	a0 e0       	ldi	r26, 0x00	; 0
     ada:	b0 e0       	ldi	r27, 0x00	; 0
     adc:	48 17       	cp	r20, r24
     ade:	59 07       	cpc	r21, r25
     ae0:	6a 07       	cpc	r22, r26
     ae2:	7b 07       	cpc	r23, r27
     ae4:	71 f0       	breq	.+28     	; 0xb02 <TB_Decode+0x404>
              TB_gbparam.eemagic = TB_Value;
     ae6:	ea e7       	ldi	r30, 0x7A	; 122
     ae8:	f1 e0       	ldi	r31, 0x01	; 1
     aea:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     aec:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     aee:	60 81       	ld	r22, Z
     af0:	29 81       	ldd	r18, Y+1	; 0x01
     af2:	80 91 8a 01 	lds	r24, 0x018A
     af6:	90 91 8b 01 	lds	r25, 0x018B
     afa:	82 0f       	add	r24, r18
     afc:	91 1d       	adc	r25, r1
     afe:	0e 94 b1 10 	call	0x2162	; 0x2162 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b02:	40 e0       	ldi	r20, 0x00	; 0
     b04:	50 e0       	ldi	r21, 0x00	; 0
     b06:	ba 01       	movw	r22, r20
     b08:	84 e6       	ldi	r24, 0x64	; 100
     b0a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     b0e:	f6 c0       	rjmp	.+492    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     b10:	80 91 7b 01 	lds	r24, 0x017B
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	a0 e0       	ldi	r26, 0x00	; 0
     b18:	b0 e0       	ldi	r27, 0x00	; 0
     b1a:	48 17       	cp	r20, r24
     b1c:	59 07       	cpc	r21, r25
     b1e:	6a 07       	cpc	r22, r26
     b20:	7b 07       	cpc	r23, r27
     b22:	79 f0       	breq	.+30     	; 0xb42 <TB_Decode+0x444>
              TB_gbparam.baud = TB_Value;
     b24:	ea e7       	ldi	r30, 0x7A	; 122
     b26:	f1 e0       	ldi	r31, 0x01	; 1
     b28:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     b2a:	81 e0       	ldi	r24, 0x01	; 1
     b2c:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     b2e:	61 81       	ldd	r22, Z+1	; 0x01
     b30:	29 81       	ldd	r18, Y+1	; 0x01
     b32:	80 91 8a 01 	lds	r24, 0x018A
     b36:	90 91 8b 01 	lds	r25, 0x018B
     b3a:	82 0f       	add	r24, r18
     b3c:	91 1d       	adc	r25, r1
     b3e:	0e 94 b1 10 	call	0x2162	; 0x2162 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b42:	40 e0       	ldi	r20, 0x00	; 0
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	ba 01       	movw	r22, r20
     b48:	84 e6       	ldi	r24, 0x64	; 100
     b4a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     b4e:	d6 c0       	rjmp	.+428    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     b50:	80 91 7c 01 	lds	r24, 0x017C
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	48 17       	cp	r20, r24
     b5c:	59 07       	cpc	r21, r25
     b5e:	6a 07       	cpc	r22, r26
     b60:	7b 07       	cpc	r23, r27
     b62:	79 f0       	breq	.+30     	; 0xb82 <TB_Decode+0x484>
              TB_gbparam.address = TB_Value;
     b64:	ea e7       	ldi	r30, 0x7A	; 122
     b66:	f1 e0       	ldi	r31, 0x01	; 1
     b68:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     b6a:	82 e0       	ldi	r24, 0x02	; 2
     b6c:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     b6e:	62 81       	ldd	r22, Z+2	; 0x02
     b70:	29 81       	ldd	r18, Y+1	; 0x01
     b72:	80 91 8a 01 	lds	r24, 0x018A
     b76:	90 91 8b 01 	lds	r25, 0x018B
     b7a:	82 0f       	add	r24, r18
     b7c:	91 1d       	adc	r25, r1
     b7e:	0e 94 b1 10 	call	0x2162	; 0x2162 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b82:	40 e0       	ldi	r20, 0x00	; 0
     b84:	50 e0       	ldi	r21, 0x00	; 0
     b86:	ba 01       	movw	r22, r20
     b88:	84 e6       	ldi	r24, 0x64	; 100
     b8a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     b8e:	b6 c0       	rjmp	.+364    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     b90:	80 91 7e 01 	lds	r24, 0x017E
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	a0 e0       	ldi	r26, 0x00	; 0
     b98:	b0 e0       	ldi	r27, 0x00	; 0
     b9a:	48 17       	cp	r20, r24
     b9c:	59 07       	cpc	r21, r25
     b9e:	6a 07       	cpc	r22, r26
     ba0:	7b 07       	cpc	r23, r27
     ba2:	79 f0       	breq	.+30     	; 0xbc2 <TB_Decode+0x4c4>
              TB_gbparam.host_address = TB_Value;
     ba4:	ea e7       	ldi	r30, 0x7A	; 122
     ba6:	f1 e0       	ldi	r31, 0x01	; 1
     ba8:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     bae:	64 81       	ldd	r22, Z+4	; 0x04
     bb0:	29 81       	ldd	r18, Y+1	; 0x01
     bb2:	80 91 8a 01 	lds	r24, 0x018A
     bb6:	90 91 8b 01 	lds	r25, 0x018B
     bba:	82 0f       	add	r24, r18
     bbc:	91 1d       	adc	r25, r1
     bbe:	0e 94 b1 10 	call	0x2162	; 0x2162 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     bc2:	40 e0       	ldi	r20, 0x00	; 0
     bc4:	50 e0       	ldi	r21, 0x00	; 0
     bc6:	ba 01       	movw	r22, r20
     bc8:	84 e6       	ldi	r24, 0x64	; 100
     bca:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     bce:	96 c0       	rjmp	.+300    	; 0xcfc <TB_Decode+0x5fe>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     bd0:	40 e0       	ldi	r20, 0x00	; 0
     bd2:	50 e0       	ldi	r21, 0x00	; 0
     bd4:	ba 01       	movw	r22, r20
     bd6:	84 e0       	ldi	r24, 0x04	; 4
     bd8:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     bdc:	8f c0       	rjmp	.+286    	; 0xcfc <TB_Decode+0x5fe>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     bde:	10 91 84 01 	lds	r17, 0x0184
     be2:	11 23       	and	r17, r17
     be4:	41 f0       	breq	.+16     	; 0xbf6 <TB_Decode+0x4f8>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     be6:	40 e0       	ldi	r20, 0x00	; 0
     be8:	50 e0       	ldi	r21, 0x00	; 0
     bea:	ba 01       	movw	r22, r20
     bec:	84 e0       	ldi	r24, 0x04	; 4
     bee:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bf2:	10 e0       	ldi	r17, 0x00	; 0
     bf4:	83 c0       	rjmp	.+262    	; 0xcfc <TB_Decode+0x5fe>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     bf6:	80 91 83 01 	lds	r24, 0x0183
     bfa:	81 34       	cpi	r24, 0x41	; 65
     bfc:	49 f0       	breq	.+18     	; 0xc10 <TB_Decode+0x512>
     bfe:	18 f4       	brcc	.+6      	; 0xc06 <TB_Decode+0x508>
     c00:	80 34       	cpi	r24, 0x40	; 64
     c02:	09 f1       	breq	.+66     	; 0xc46 <TB_Decode+0x548>
     c04:	29 c0       	rjmp	.+82     	; 0xc58 <TB_Decode+0x55a>
     c06:	82 34       	cpi	r24, 0x42	; 66
     c08:	61 f0       	breq	.+24     	; 0xc22 <TB_Decode+0x524>
     c0a:	8c 34       	cpi	r24, 0x4C	; 76
     c0c:	99 f0       	breq	.+38     	; 0xc34 <TB_Decode+0x536>
     c0e:	24 c0       	rjmp	.+72     	; 0xc58 <TB_Decode+0x55a>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     c10:	40 91 7b 01 	lds	r20, 0x017B
     c14:	50 e0       	ldi	r21, 0x00	; 0
     c16:	60 e0       	ldi	r22, 0x00	; 0
     c18:	70 e0       	ldi	r23, 0x00	; 0
     c1a:	84 e6       	ldi	r24, 0x64	; 100
     c1c:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     c20:	6d c0       	rjmp	.+218    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     c22:	40 91 7c 01 	lds	r20, 0x017C
     c26:	50 e0       	ldi	r21, 0x00	; 0
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	70 e0       	ldi	r23, 0x00	; 0
     c2c:	84 e6       	ldi	r24, 0x64	; 100
     c2e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     c32:	64 c0       	rjmp	.+200    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     c34:	40 91 7e 01 	lds	r20, 0x017E
     c38:	50 e0       	ldi	r21, 0x00	; 0
     c3a:	60 e0       	ldi	r22, 0x00	; 0
     c3c:	70 e0       	ldi	r23, 0x00	; 0
     c3e:	84 e6       	ldi	r24, 0x64	; 100
     c40:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     c44:	5b c0       	rjmp	.+182    	; 0xcfc <TB_Decode+0x5fe>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     c46:	40 91 7a 01 	lds	r20, 0x017A
     c4a:	50 e0       	ldi	r21, 0x00	; 0
     c4c:	60 e0       	ldi	r22, 0x00	; 0
     c4e:	70 e0       	ldi	r23, 0x00	; 0
     c50:	84 e6       	ldi	r24, 0x64	; 100
     c52:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     c56:	52 c0       	rjmp	.+164    	; 0xcfc <TB_Decode+0x5fe>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     c58:	40 e0       	ldi	r20, 0x00	; 0
     c5a:	50 e0       	ldi	r21, 0x00	; 0
     c5c:	ba 01       	movw	r22, r20
     c5e:	84 e0       	ldi	r24, 0x04	; 4
     c60:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
            break;
     c64:	4b c0       	rjmp	.+150    	; 0xcfc <TB_Decode+0x5fe>
        }
      }
      break;
    case 136: // get module version
		if (TB_bufIn[TB_BUF_TYPE] == 0)
     c66:	10 91 83 01 	lds	r17, 0x0183
     c6a:	11 11       	cpse	r17, r1
     c6c:	15 c0       	rjmp	.+42     	; 0xc98 <TB_Decode+0x59a>
		{
			// text mode
			TB_bufOut[0] = TB_AddrReply;
     c6e:	e1 e7       	ldi	r30, 0x71	; 113
     c70:	f1 e0       	ldi	r31, 0x01	; 1
     c72:	80 91 8c 01 	lds	r24, 0x018C
     c76:	80 83       	st	Z, r24
			TB_bufOut[1] = '1';
     c78:	81 e3       	ldi	r24, 0x31	; 49
     c7a:	81 83       	std	Z+1, r24	; 0x01
			TB_bufOut[2] = '0';
     c7c:	90 e3       	ldi	r25, 0x30	; 48
     c7e:	92 83       	std	Z+2, r25	; 0x02
			TB_bufOut[3] = '2';
     c80:	22 e3       	ldi	r18, 0x32	; 50
     c82:	23 83       	std	Z+3, r18	; 0x03
			TB_bufOut[4] = '1';
     c84:	84 83       	std	Z+4, r24	; 0x04
			TB_bufOut[5] = 'V';
     c86:	36 e5       	ldi	r19, 0x56	; 86
     c88:	35 83       	std	Z+5, r19	; 0x05
			TB_bufOut[6] = '1';
     c8a:	86 83       	std	Z+6, r24	; 0x06
			TB_bufOut[7] = '2';
     c8c:	27 83       	std	Z+7, r18	; 0x07
			TB_bufOut[8] = '0';
     c8e:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     c90:	81 e0       	ldi	r24, 0x01	; 1
     c92:	80 93 03 01 	sts	0x0103, r24
     c96:	32 c0       	rjmp	.+100    	; 0xcfc <TB_Decode+0x5fe>
			TB_Send();
		}
		else
		{
			// binary mode
			TB_SendAck(TB_ERR_OK, (0x10203040));
     c98:	40 e4       	ldi	r20, 0x40	; 64
     c9a:	50 e3       	ldi	r21, 0x30	; 48
     c9c:	60 e2       	ldi	r22, 0x20	; 32
     c9e:	70 e1       	ldi	r23, 0x10	; 16
     ca0:	84 e6       	ldi	r24, 0x64	; 100
     ca2:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ca6:	10 e0       	ldi	r17, 0x00	; 0
     ca8:	29 c0       	rjmp	.+82     	; 0xcfc <TB_Decode+0x5fe>
			// binary mode
			TB_SendAck(TB_ERR_OK, (0x10203040));
		}
		break;
	case 0x50: // Command 80.
		cbi(BOOT_PORT, BOOT_PIN);
     caa:	5d 98       	cbi	0x0b, 5	; 11
		TB_SendAck(100, 0);
     cac:	40 e0       	ldi	r20, 0x00	; 0
     cae:	50 e0       	ldi	r21, 0x00	; 0
     cb0:	ba 01       	movw	r22, r20
     cb2:	84 e6       	ldi	r24, 0x64	; 100
     cb4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cb8:	10 e0       	ldi	r17, 0x00	; 0
		}
		break;
	case 0x50: // Command 80.
		cbi(BOOT_PORT, BOOT_PIN);
		TB_SendAck(100, 0);
		break;
     cba:	20 c0       	rjmp	.+64     	; 0xcfc <TB_Decode+0x5fe>
	case 0x51: // Command 81.
		sbi(BOOT_PORT, BOOT_PIN);
     cbc:	5d 9a       	sbi	0x0b, 5	; 11
		TB_SendAck(100, 1);
     cbe:	41 e0       	ldi	r20, 0x01	; 1
     cc0:	50 e0       	ldi	r21, 0x00	; 0
     cc2:	60 e0       	ldi	r22, 0x00	; 0
     cc4:	70 e0       	ldi	r23, 0x00	; 0
     cc6:	84 e6       	ldi	r24, 0x64	; 100
     cc8:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ccc:	10 e0       	ldi	r17, 0x00	; 0
		TB_SendAck(100, 0);
		break;
	case 0x51: // Command 81.
		sbi(BOOT_PORT, BOOT_PIN);
		TB_SendAck(100, 1);
		break;
     cce:	16 c0       	rjmp	.+44     	; 0xcfc <TB_Decode+0x5fe>
	case TB_BOOTLOADER: // Command 255.
 		TB_SendAck(100, TB_BOOTLOADER);
     cd0:	4f ef       	ldi	r20, 0xFF	; 255
     cd2:	50 e0       	ldi	r21, 0x00	; 0
     cd4:	60 e0       	ldi	r22, 0x00	; 0
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	84 e6       	ldi	r24, 0x64	; 100
     cda:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
		cbi(BOOT_PORT, BOOT_PIN);
     cde:	5d 98       	cbi	0x0b, 5	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ce0:	81 e3       	ldi	r24, 0x31	; 49
     ce2:	8a 95       	dec	r24
     ce4:	f1 f7       	brne	.-4      	; 0xce2 <TB_Decode+0x5e4>
     ce6:	00 00       	nop
		_delay_us(10);
		sbi(BOOT_PORT, BOOT_PIN);
     ce8:	5d 9a       	sbi	0x0b, 5	; 11
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cea:	10 e0       	ldi	r17, 0x00	; 0
	case TB_BOOTLOADER: // Command 255.
 		TB_SendAck(100, TB_BOOTLOADER);
		cbi(BOOT_PORT, BOOT_PIN);
		_delay_us(10);
		sbi(BOOT_PORT, BOOT_PIN);
		break;
     cec:	07 c0       	rjmp	.+14     	; 0xcfc <TB_Decode+0x5fe>
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     cee:	40 e0       	ldi	r20, 0x00	; 0
     cf0:	50 e0       	ldi	r21, 0x00	; 0
     cf2:	ba 01       	movw	r22, r20
     cf4:	82 e0       	ldi	r24, 0x02	; 2
     cf6:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
      return 0;
     cfa:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     cfc:	81 2f       	mov	r24, r17
     cfe:	0f 90       	pop	r0
     d00:	df 91       	pop	r29
     d02:	cf 91       	pop	r28
     d04:	1f 91       	pop	r17
     d06:	0f 91       	pop	r16
     d08:	08 95       	ret

00000d0a <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     d0a:	40 e0       	ldi	r20, 0x00	; 0
     d0c:	50 e0       	ldi	r21, 0x00	; 0
     d0e:	ba 01       	movw	r22, r20
     d10:	84 e6       	ldi	r24, 0x64	; 100
     d12:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TB_SendAck>
     d16:	08 95       	ret

00000d18 <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     d18:	90 91 0e 01 	lds	r25, 0x010E
     d1c:	9f 5f       	subi	r25, 0xFF	; 255
     d1e:	9f 71       	andi	r25, 0x1F	; 31
  res = uart0_buf_rx[ptr];
     d20:	e9 2f       	mov	r30, r25
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	ea 5d       	subi	r30, 0xDA	; 218
     d26:	fd 4f       	sbci	r31, 0xFD	; 253
     d28:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     d2a:	90 93 0e 01 	sts	0x010E, r25
  return res;
}
     d2e:	08 95       	ret

00000d30 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     d30:	90 91 0d 01 	lds	r25, 0x010D
     d34:	9f 5f       	subi	r25, 0xFF	; 255
     d36:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_rx[ptr] = dat;
     d38:	e9 2f       	mov	r30, r25
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	ea 5d       	subi	r30, 0xDA	; 218
     d3e:	fd 4f       	sbci	r31, 0xFD	; 253
     d40:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     d42:	90 93 0d 01 	sts	0x010D, r25
     d46:	08 95       	ret

00000d48 <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     d48:	90 91 0c 01 	lds	r25, 0x010C
  res = uart0_buf_tx[ptr];
     d4c:	e9 2f       	mov	r30, r25
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	e3 57       	subi	r30, 0x73	; 115
     d52:	fe 4f       	sbci	r31, 0xFE	; 254
     d54:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     d56:	9f 5f       	subi	r25, 0xFF	; 255
     d58:	90 93 0c 01 	sts	0x010C, r25
  return res;
}
     d5c:	08 95       	ret

00000d5e <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     d5e:	80 91 05 01 	lds	r24, 0x0105
     d62:	80 fd       	sbrc	r24, 0
     d64:	0b c0       	rjmp	.+22     	; 0xd7c <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     d66:	80 91 05 01 	lds	r24, 0x0105
     d6a:	81 60       	ori	r24, 0x01	; 1
     d6c:	80 93 05 01 	sts	0x0105, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     d70:	10 92 0c 01 	sts	0x010C, r1
    UART0_PROC_UDR = uart_send_char();
     d74:	0e 94 a4 06 	call	0xd48	; 0xd48 <uart_send_char>
     d78:	80 93 c6 00 	sts	0x00C6, r24
     d7c:	08 95       	ret

00000d7e <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     d7e:	88 23       	and	r24, r24
     d80:	31 f0       	breq	.+12     	; 0xd8e <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     d82:	e1 ec       	ldi	r30, 0xC1	; 193
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	80 68       	ori	r24, 0x80	; 128
     d8a:	80 83       	st	Z, r24
     d8c:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     d8e:	e1 ec       	ldi	r30, 0xC1	; 193
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	8f 77       	andi	r24, 0x7F	; 127
     d96:	80 83       	st	Z, r24
     d98:	08 95       	ret

00000d9a <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     d9a:	88 23       	and	r24, r24
     d9c:	31 f0       	breq	.+12     	; 0xdaa <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     d9e:	e1 ec       	ldi	r30, 0xC1	; 193
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	80 64       	ori	r24, 0x40	; 64
     da6:	80 83       	st	Z, r24
     da8:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     daa:	e1 ec       	ldi	r30, 0xC1	; 193
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	8f 7b       	andi	r24, 0xBF	; 191
     db2:	80 83       	st	Z, r24
     db4:	08 95       	ret

00000db6 <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     db6:	1f 92       	push	r1
     db8:	0f 92       	push	r0
     dba:	0f b6       	in	r0, 0x3f	; 63
     dbc:	0f 92       	push	r0
     dbe:	11 24       	eor	r1, r1
     dc0:	2f 93       	push	r18
     dc2:	3f 93       	push	r19
     dc4:	4f 93       	push	r20
     dc6:	5f 93       	push	r21
     dc8:	6f 93       	push	r22
     dca:	7f 93       	push	r23
     dcc:	8f 93       	push	r24
     dce:	9f 93       	push	r25
     dd0:	af 93       	push	r26
     dd2:	bf 93       	push	r27
     dd4:	ef 93       	push	r30
     dd6:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     dd8:	85 e0       	ldi	r24, 0x05	; 5
     dda:	80 93 07 01 	sts	0x0107, r24
  tmpStatus = UART0_PROC_UCSRA;
     dde:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
     de2:	90 91 06 01 	lds	r25, 0x0106
     de6:	89 2b       	or	r24, r25
     de8:	80 93 06 01 	sts	0x0106, r24
  tmpDat = UART0_PROC_UDR;
     dec:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
     df0:	0e 94 98 06 	call	0xd30	; 0xd30 <uart_receive_char>
}
     df4:	ff 91       	pop	r31
     df6:	ef 91       	pop	r30
     df8:	bf 91       	pop	r27
     dfa:	af 91       	pop	r26
     dfc:	9f 91       	pop	r25
     dfe:	8f 91       	pop	r24
     e00:	7f 91       	pop	r23
     e02:	6f 91       	pop	r22
     e04:	5f 91       	pop	r21
     e06:	4f 91       	pop	r20
     e08:	3f 91       	pop	r19
     e0a:	2f 91       	pop	r18
     e0c:	0f 90       	pop	r0
     e0e:	0f be       	out	0x3f, r0	; 63
     e10:	0f 90       	pop	r0
     e12:	1f 90       	pop	r1
     e14:	18 95       	reti

00000e16 <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     e16:	1f 92       	push	r1
     e18:	0f 92       	push	r0
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	0f 92       	push	r0
     e1e:	11 24       	eor	r1, r1
     e20:	2f 93       	push	r18
     e22:	3f 93       	push	r19
     e24:	4f 93       	push	r20
     e26:	5f 93       	push	r21
     e28:	6f 93       	push	r22
     e2a:	7f 93       	push	r23
     e2c:	8f 93       	push	r24
     e2e:	9f 93       	push	r25
     e30:	af 93       	push	r26
     e32:	bf 93       	push	r27
     e34:	ef 93       	push	r30
     e36:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pryè
  if (uart0_flags.txing == false) return;
     e38:	80 91 05 01 	lds	r24, 0x0105
     e3c:	80 ff       	sbrs	r24, 0
     e3e:	0e c0       	rjmp	.+28     	; 0xe5c <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     e40:	80 91 0c 01 	lds	r24, 0x010C
     e44:	89 30       	cpi	r24, 0x09	; 9
     e46:	30 f0       	brcs	.+12     	; 0xe54 <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     e48:	80 91 05 01 	lds	r24, 0x0105
     e4c:	8e 7f       	andi	r24, 0xFE	; 254
     e4e:	80 93 05 01 	sts	0x0105, r24
    // if whole packed was send
    return;
     e52:	04 c0       	rjmp	.+8      	; 0xe5c <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     e54:	0e 94 a4 06 	call	0xd48	; 0xd48 <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     e58:	80 93 c6 00 	sts	0x00C6, r24
  }
}
     e5c:	ff 91       	pop	r31
     e5e:	ef 91       	pop	r30
     e60:	bf 91       	pop	r27
     e62:	af 91       	pop	r26
     e64:	9f 91       	pop	r25
     e66:	8f 91       	pop	r24
     e68:	7f 91       	pop	r23
     e6a:	6f 91       	pop	r22
     e6c:	5f 91       	pop	r21
     e6e:	4f 91       	pop	r20
     e70:	3f 91       	pop	r19
     e72:	2f 91       	pop	r18
     e74:	0f 90       	pop	r0
     e76:	0f be       	out	0x3f, r0	; 63
     e78:	0f 90       	pop	r0
     e7a:	1f 90       	pop	r1
     e7c:	18 95       	reti

00000e7e <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     e7e:	87 e0       	ldi	r24, 0x07	; 7
     e80:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     e84:	e1 ec       	ldi	r30, 0xC1	; 193
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	88 61       	ori	r24, 0x18	; 24
     e8c:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	0e 94 bf 06 	call	0xd7e	; 0xd7e <uart_interrupt_rx>
  uart_interrupt_tx(true);
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	0e 94 cd 06 	call	0xd9a	; 0xd9a <uart_interrupt_tx>
  uart0_status = 0;
     e9a:	10 92 06 01 	sts	0x0106, r1
     e9e:	08 95       	ret

00000ea0 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     ea0:	cf 92       	push	r12
     ea2:	df 92       	push	r13
     ea4:	ff 92       	push	r15
     ea6:	0f 93       	push	r16
     ea8:	1f 93       	push	r17
     eaa:	cf 93       	push	r28
     eac:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     eae:	80 91 0b 01 	lds	r24, 0x010B
  byte sum;
  byte *ptr;
  byte iptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     eb2:	90 91 0a 01 	lds	r25, 0x010A
     eb6:	98 17       	cp	r25, r24
     eb8:	41 f1       	breq	.+80     	; 0xf0a <uart0_process+0x6a>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     eba:	90 91 05 01 	lds	r25, 0x0105
     ebe:	90 fd       	sbrc	r25, 0
     ec0:	24 c0       	rjmp	.+72     	; 0xf0a <uart0_process+0x6a>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     ec2:	8f 5f       	subi	r24, 0xFF	; 255
     ec4:	48 2f       	mov	r20, r24
     ec6:	4f 70       	andi	r20, 0x0F	; 15
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     ec8:	84 2f       	mov	r24, r20
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	9c 01       	movw	r18, r24
     ece:	22 0f       	add	r18, r18
     ed0:	33 1f       	adc	r19, r19
     ed2:	22 0f       	add	r18, r18
     ed4:	33 1f       	adc	r19, r19
     ed6:	22 0f       	add	r18, r18
     ed8:	33 1f       	adc	r19, r19
     eda:	28 0f       	add	r18, r24
     edc:	39 1f       	adc	r19, r25
     ede:	2a 5b       	subi	r18, 0xBA	; 186
     ee0:	3d 4f       	sbci	r19, 0xFD	; 253
     ee2:	b9 01       	movw	r22, r18
     ee4:	67 5f       	subi	r22, 0xF7	; 247
     ee6:	7f 4f       	sbci	r23, 0xFF	; 255
     ee8:	f9 01       	movw	r30, r18
     eea:	df 01       	movw	r26, r30
     eec:	a2 1b       	sub	r26, r18
     eee:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     ef0:	81 91       	ld	r24, Z+
     ef2:	a3 57       	subi	r26, 0x73	; 115
     ef4:	be 4f       	sbci	r27, 0xFE	; 254
     ef6:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     ef8:	e6 17       	cp	r30, r22
     efa:	f7 07       	cpc	r31, r23
     efc:	b1 f7       	brne	.-20     	; 0xeea <uart0_process+0x4a>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     efe:	40 93 0b 01 	sts	0x010B, r20
      uart0_buf_tx_ptr = 0;
     f02:	10 92 0c 01 	sts	0x010C, r1
      uart_send();
     f06:	0e 94 af 06 	call	0xd5e	; 0xd5e <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     f0a:	80 91 05 01 	lds	r24, 0x0105
     f0e:	83 fd       	sbrc	r24, 3
     f10:	56 c0       	rjmp	.+172    	; 0xfbe <uart0_process+0x11e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     f12:	80 91 0d 01 	lds	r24, 0x010D
     f16:	90 91 0e 01 	lds	r25, 0x010E
     f1a:	89 1b       	sub	r24, r25
     f1c:	8f 71       	andi	r24, 0x1F	; 31
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     f1e:	89 30       	cpi	r24, 0x09	; 9
     f20:	08 f4       	brcc	.+2      	; 0xf24 <uart0_process+0x84>
     f22:	4d c0       	rjmp	.+154    	; 0xfbe <uart0_process+0x11e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?

    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f24:	f0 90 08 01 	lds	r15, 0x0108
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	8f 0d       	add	r24, r15
     f2c:	8f 70       	andi	r24, 0x0F	; 15
     f2e:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     f30:	08 2f       	mov	r16, r24
     f32:	10 e0       	ldi	r17, 0x00	; 0
     f34:	e8 01       	movw	r28, r16
     f36:	cc 0f       	add	r28, r28
     f38:	dd 1f       	adc	r29, r29
     f3a:	cc 0f       	add	r28, r28
     f3c:	dd 1f       	adc	r29, r29
     f3e:	cc 0f       	add	r28, r28
     f40:	dd 1f       	adc	r29, r29
     f42:	c0 0f       	add	r28, r16
     f44:	d1 1f       	adc	r29, r17
     f46:	ca 56       	subi	r28, 0x6A	; 106
     f48:	de 4f       	sbci	r29, 0xFE	; 254
     f4a:	6e 01       	movw	r12, r28
     f4c:	89 e0       	ldi	r24, 0x09	; 9
     f4e:	c8 0e       	add	r12, r24
     f50:	d1 1c       	adc	r13, r1
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     f52:	0e 94 8c 06 	call	0xd18	; 0xd18 <uart_get_char>
     f56:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     f58:	cc 15       	cp	r28, r12
     f5a:	dd 05       	cpc	r29, r13
     f5c:	d1 f7       	brne	.-12     	; 0xf52 <uart0_process+0xb2>
     f5e:	ef 2d       	mov	r30, r15
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	cf 01       	movw	r24, r30
     f64:	88 0f       	add	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	88 0f       	add	r24, r24
     f6a:	99 1f       	adc	r25, r25
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	e8 0f       	add	r30, r24
     f72:	f9 1f       	adc	r31, r25
     f74:	ea 56       	subi	r30, 0x6A	; 106
     f76:	fe 4f       	sbci	r31, 0xFE	; 254
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     f7c:	21 91       	ld	r18, Z+
     f7e:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     f80:	8f 5f       	subi	r24, 0xFF	; 255
     f82:	88 30       	cpi	r24, 0x08	; 8
     f84:	d9 f7       	brne	.-10     	; 0xf7c <uart0_process+0xdc>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     f86:	f8 01       	movw	r30, r16
     f88:	ee 0f       	add	r30, r30
     f8a:	ff 1f       	adc	r31, r31
     f8c:	ee 0f       	add	r30, r30
     f8e:	ff 1f       	adc	r31, r31
     f90:	ee 0f       	add	r30, r30
     f92:	ff 1f       	adc	r31, r31
     f94:	0e 0f       	add	r16, r30
     f96:	1f 1f       	adc	r17, r31
     f98:	f8 01       	movw	r30, r16
     f9a:	ea 56       	subi	r30, 0x6A	; 106
     f9c:	fe 4f       	sbci	r31, 0xFE	; 254
     f9e:	80 85       	ldd	r24, Z+8	; 0x08
     fa0:	89 13       	cpse	r24, r25
     fa2:	08 c0       	rjmp	.+16     	; 0xfb4 <uart0_process+0x114>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
     fa4:	80 91 05 01 	lds	r24, 0x0105
     fa8:	88 60       	ori	r24, 0x08	; 8
     faa:	80 93 05 01 	sts	0x0105, r24
      uart0_buf_pac_rx_ptr_e = iptr;
     fae:	f0 92 08 01 	sts	0x0108, r15
     fb2:	05 c0       	rjmp	.+10     	; 0xfbe <uart0_process+0x11e>
     } else {
      uart0_flags.data_receive_error = TRUE;
     fb4:	80 91 05 01 	lds	r24, 0x0105
     fb8:	80 61       	ori	r24, 0x10	; 16
     fba:	80 93 05 01 	sts	0x0105, r24
    }
  }

}
     fbe:	df 91       	pop	r29
     fc0:	cf 91       	pop	r28
     fc2:	1f 91       	pop	r17
     fc4:	0f 91       	pop	r16
     fc6:	ff 90       	pop	r15
     fc8:	df 90       	pop	r13
     fca:	cf 90       	pop	r12
     fcc:	08 95       	ret

00000fce <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
	// smazání náhodnì pøijatých dat (RX timeout)
	if (uart0_rx_timeout > 0)
     fce:	80 91 07 01 	lds	r24, 0x0107
     fd2:	88 23       	and	r24, r24
     fd4:	41 f0       	breq	.+16     	; 0xfe6 <uart0_ISR_timer+0x18>
	{
		uart0_rx_timeout--;
     fd6:	80 91 07 01 	lds	r24, 0x0107
     fda:	81 50       	subi	r24, 0x01	; 1
     fdc:	80 93 07 01 	sts	0x0107, r24
		uart0_rx_timeout_flag = false;
     fe0:	10 92 04 01 	sts	0x0104, r1
     fe4:	08 95       	ret
	}
	else
	{
		if (!uart0_rx_timeout_flag)
     fe6:	80 91 04 01 	lds	r24, 0x0104
     fea:	81 11       	cpse	r24, r1
     fec:	07 c0       	rjmp	.+14     	; 0xffc <uart0_ISR_timer+0x2e>
		{
			uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
     fee:	80 91 0d 01 	lds	r24, 0x010D
     ff2:	80 93 0e 01 	sts	0x010E, r24
			uart0_rx_timeout_flag = true;
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	80 93 04 01 	sts	0x0104, r24
     ffc:	08 95       	ret

00000ffe <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     ffe:	80 91 09 01 	lds	r24, 0x0109
    1002:	8f 5f       	subi	r24, 0xFF	; 255
    1004:	8f 70       	andi	r24, 0x0F	; 15
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	9c 01       	movw	r18, r24
    100a:	22 0f       	add	r18, r18
    100c:	33 1f       	adc	r19, r19
    100e:	22 0f       	add	r18, r18
    1010:	33 1f       	adc	r19, r19
    1012:	22 0f       	add	r18, r18
    1014:	33 1f       	adc	r19, r19
    1016:	82 0f       	add	r24, r18
    1018:	93 1f       	adc	r25, r19
}
    101a:	8a 56       	subi	r24, 0x6A	; 106
    101c:	9e 4f       	sbci	r25, 0xFE	; 254
    101e:	08 95       	ret

00001020 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1020:	90 91 09 01 	lds	r25, 0x0109
    1024:	9f 5f       	subi	r25, 0xFF	; 255
    1026:	9f 70       	andi	r25, 0x0F	; 15
  uart0_buf_pac_rx_ptr_b = i;
    1028:	90 93 09 01 	sts	0x0109, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    102c:	80 91 08 01 	lds	r24, 0x0108
    1030:	89 1b       	sub	r24, r25
    1032:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    1034:	29 f4       	brne	.+10     	; 0x1040 <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
    1036:	90 91 05 01 	lds	r25, 0x0105
    103a:	97 7f       	andi	r25, 0xF7	; 247
    103c:	90 93 05 01 	sts	0x0105, r25
  }
  return i;
}
    1040:	08 95       	ret

00001042 <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1042:	40 91 0a 01 	lds	r20, 0x010A
    1046:	4f 5f       	subi	r20, 0xFF	; 255
    1048:	4f 70       	andi	r20, 0x0F	; 15
    104a:	dc 01       	movw	r26, r24
    104c:	24 2f       	mov	r18, r20
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	f9 01       	movw	r30, r18
    1052:	ee 0f       	add	r30, r30
    1054:	ff 1f       	adc	r31, r31
    1056:	ee 0f       	add	r30, r30
    1058:	ff 1f       	adc	r31, r31
    105a:	ee 0f       	add	r30, r30
    105c:	ff 1f       	adc	r31, r31
    105e:	e2 0f       	add	r30, r18
    1060:	f3 1f       	adc	r31, r19
    1062:	ea 5b       	subi	r30, 0xBA	; 186
    1064:	fd 4f       	sbci	r31, 0xFD	; 253
    1066:	2f 5f       	subi	r18, 0xFF	; 255
    1068:	3f 4f       	sbci	r19, 0xFF	; 255
    106a:	c9 01       	movw	r24, r18
    106c:	88 0f       	add	r24, r24
    106e:	99 1f       	adc	r25, r25
    1070:	88 0f       	add	r24, r24
    1072:	99 1f       	adc	r25, r25
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	28 0f       	add	r18, r24
    107a:	39 1f       	adc	r19, r25
    107c:	2a 5b       	subi	r18, 0xBA	; 186
    107e:	3d 4f       	sbci	r19, 0xFD	; 253

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
    1080:	8d 91       	ld	r24, X+
    1082:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    1084:	e2 17       	cp	r30, r18
    1086:	f3 07       	cpc	r31, r19
    1088:	d9 f7       	brne	.-10     	; 0x1080 <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
    108a:	40 93 0a 01 	sts	0x010A, r20
    108e:	08 95       	ret

00001090 <uart1_rx_size>:
/******************************************************/
// Useful functions
/******************************************************/
byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
    1090:	80 91 1a 01 	lds	r24, 0x011A
    1094:	90 91 1b 01 	lds	r25, 0x011B
    1098:	89 1b       	sub	r24, r25
}
    109a:	8f 71       	andi	r24, 0x1F	; 31
    109c:	08 95       	ret

0000109e <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
    109e:	90 91 1a 01 	lds	r25, 0x011A
    10a2:	80 91 1b 01 	lds	r24, 0x011B
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
    10a6:	98 13       	cpse	r25, r24
    10a8:	07 c0       	rjmp	.+14     	; 0x10b8 <uart1_get_char+0x1a>
    // v bufferu nic není
    uart1_flags_buferr.buf_rx_lin_under = true;
    10aa:	80 91 10 01 	lds	r24, 0x0110
    10ae:	88 60       	ori	r24, 0x08	; 8
    10b0:	80 93 10 01 	sts	0x0110, r24
    return 0; 
    10b4:	80 e0       	ldi	r24, 0x00	; 0
    10b6:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    10b8:	90 91 1b 01 	lds	r25, 0x011B
    10bc:	9f 5f       	subi	r25, 0xFF	; 255
    10be:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
    10c0:	e9 2f       	mov	r30, r25
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	e1 50       	subi	r30, 0x01	; 1
    10c6:	fc 4f       	sbci	r31, 0xFC	; 252
    10c8:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
    10ca:	90 93 1b 01 	sts	0x011B, r25
    return res;
  }
}
    10ce:	08 95       	ret

000010d0 <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
    10d0:	20 91 1a 01 	lds	r18, 0x011A
    10d4:	40 91 1b 01 	lds	r20, 0x011B
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	2f 5f       	subi	r18, 0xFF	; 255
    10dc:	3f 4f       	sbci	r19, 0xFF	; 255
    10de:	2f 71       	andi	r18, 0x1F	; 31
    10e0:	33 27       	eor	r19, r19
    10e2:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
    10e4:	24 17       	cp	r18, r20
    10e6:	35 07       	cpc	r19, r21
    10e8:	31 f4       	brne	.+12     	; 0x10f6 <uart1_receive_char+0x26>
    // není kam pøíjímat !
    uart1_flags_buferr.buf_rx_lin_over = true;
    10ea:	80 91 10 01 	lds	r24, 0x0110
    10ee:	84 60       	ori	r24, 0x04	; 4
    10f0:	80 93 10 01 	sts	0x0110, r24
    10f4:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    10f6:	90 91 1a 01 	lds	r25, 0x011A
    10fa:	9f 5f       	subi	r25, 0xFF	; 255
    10fc:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
    10fe:	e9 2f       	mov	r30, r25
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	e1 50       	subi	r30, 0x01	; 1
    1104:	fc 4f       	sbci	r31, 0xFC	; 252
    1106:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
    1108:	90 93 1a 01 	sts	0x011A, r25
    110c:	08 95       	ret

0000110e <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
    110e:	80 91 19 01 	lds	r24, 0x0119
    1112:	89 30       	cpi	r24, 0x09	; 9
    1114:	38 f0       	brcs	.+14     	; 0x1124 <uart1_send_char+0x16>
    // není co vysílat !
    uart1_flags_buferr.buf_tx_lin_under = true;
    1116:	80 91 10 01 	lds	r24, 0x0110
    111a:	82 60       	ori	r24, 0x02	; 2
    111c:	80 93 10 01 	sts	0x0110, r24
    return 0;
    1120:	80 e0       	ldi	r24, 0x00	; 0
    1122:	08 95       	ret
   } else {
    // vrátí byte k odeslání
    ptr = uart1_buf_tx_ptr;
    1124:	e0 91 19 01 	lds	r30, 0x0119
    res = uart1_buf_tx[ptr];
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	ea 52       	subi	r30, 0x2A	; 42
    112c:	fd 4f       	sbci	r31, 0xFD	; 253
    112e:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
    1130:	90 91 19 01 	lds	r25, 0x0119
    1134:	9f 5f       	subi	r25, 0xFF	; 255
    1136:	90 93 19 01 	sts	0x0119, r25
    return res; 
  }
}
    113a:	08 95       	ret

0000113c <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
    113c:	80 91 11 01 	lds	r24, 0x0111
    1140:	80 fd       	sbrc	r24, 0
    1142:	11 c0       	rjmp	.+34     	; 0x1166 <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
    1144:	80 91 11 01 	lds	r24, 0x0111
    1148:	81 60       	ori	r24, 0x01	; 1
    114a:	80 93 11 01 	sts	0x0111, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
    114e:	e9 ec       	ldi	r30, 0xC9	; 201
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	8f 7e       	andi	r24, 0xEF	; 239
    1156:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
    1158:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
    115a:	10 92 19 01 	sts	0x0119, r1
    UART1_PROC_UDR = uart1_send_char();
    115e:	0e 94 87 08 	call	0x110e	; 0x110e <uart1_send_char>
    1162:	80 93 ce 00 	sts	0x00CE, r24
    1166:	08 95       	ret

00001168 <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
    1168:	88 23       	and	r24, r24
    116a:	31 f0       	breq	.+12     	; 0x1178 <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
    116c:	e9 ec       	ldi	r30, 0xC9	; 201
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	80 81       	ld	r24, Z
    1172:	80 68       	ori	r24, 0x80	; 128
    1174:	80 83       	st	Z, r24
    1176:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
    1178:	e9 ec       	ldi	r30, 0xC9	; 201
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	8f 77       	andi	r24, 0x7F	; 127
    1180:	80 83       	st	Z, r24
    1182:	08 95       	ret

00001184 <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
    1184:	88 23       	and	r24, r24
    1186:	31 f0       	breq	.+12     	; 0x1194 <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
    1188:	e9 ec       	ldi	r30, 0xC9	; 201
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	80 64       	ori	r24, 0x40	; 64
    1190:	80 83       	st	Z, r24
    1192:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
    1194:	e9 ec       	ldi	r30, 0xC9	; 201
    1196:	f0 e0       	ldi	r31, 0x00	; 0
    1198:	80 81       	ld	r24, Z
    119a:	8f 7b       	andi	r24, 0xBF	; 191
    119c:	80 83       	st	Z, r24
    119e:	08 95       	ret

000011a0 <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
    11a0:	1f 92       	push	r1
    11a2:	0f 92       	push	r0
    11a4:	0f b6       	in	r0, 0x3f	; 63
    11a6:	0f 92       	push	r0
    11a8:	11 24       	eor	r1, r1
    11aa:	2f 93       	push	r18
    11ac:	3f 93       	push	r19
    11ae:	4f 93       	push	r20
    11b0:	5f 93       	push	r21
    11b2:	6f 93       	push	r22
    11b4:	7f 93       	push	r23
    11b6:	8f 93       	push	r24
    11b8:	9f 93       	push	r25
    11ba:	af 93       	push	r26
    11bc:	bf 93       	push	r27
    11be:	ef 93       	push	r30
    11c0:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    11c2:	85 e0       	ldi	r24, 0x05	; 5
    11c4:	80 93 14 01 	sts	0x0114, r24
  tmpStatus = UART1_PROC_UCSRA;
    11c8:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    11cc:	90 91 12 01 	lds	r25, 0x0112
    11d0:	89 2b       	or	r24, r25
    11d2:	80 93 12 01 	sts	0x0112, r24
  tmpDat = UART1_PROC_UDR;
    11d6:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    11da:	0e 94 68 08 	call	0x10d0	; 0x10d0 <uart1_receive_char>
}
    11de:	ff 91       	pop	r31
    11e0:	ef 91       	pop	r30
    11e2:	bf 91       	pop	r27
    11e4:	af 91       	pop	r26
    11e6:	9f 91       	pop	r25
    11e8:	8f 91       	pop	r24
    11ea:	7f 91       	pop	r23
    11ec:	6f 91       	pop	r22
    11ee:	5f 91       	pop	r21
    11f0:	4f 91       	pop	r20
    11f2:	3f 91       	pop	r19
    11f4:	2f 91       	pop	r18
    11f6:	0f 90       	pop	r0
    11f8:	0f be       	out	0x3f, r0	; 63
    11fa:	0f 90       	pop	r0
    11fc:	1f 90       	pop	r1
    11fe:	18 95       	reti

00001200 <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    1200:	1f 92       	push	r1
    1202:	0f 92       	push	r0
    1204:	0f b6       	in	r0, 0x3f	; 63
    1206:	0f 92       	push	r0
    1208:	11 24       	eor	r1, r1
    120a:	2f 93       	push	r18
    120c:	3f 93       	push	r19
    120e:	4f 93       	push	r20
    1210:	5f 93       	push	r21
    1212:	6f 93       	push	r22
    1214:	7f 93       	push	r23
    1216:	8f 93       	push	r24
    1218:	9f 93       	push	r25
    121a:	af 93       	push	r26
    121c:	bf 93       	push	r27
    121e:	ef 93       	push	r30
    1220:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    1222:	80 91 11 01 	lds	r24, 0x0111
    1226:	80 ff       	sbrs	r24, 0
    1228:	1c c0       	rjmp	.+56     	; 0x1262 <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    122a:	80 91 19 01 	lds	r24, 0x0119
    122e:	89 30       	cpi	r24, 0x09	; 9
    1230:	a0 f0       	brcs	.+40     	; 0x125a <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    1232:	80 91 11 01 	lds	r24, 0x0111
    1236:	8e 7f       	andi	r24, 0xFE	; 254
    1238:	80 93 11 01 	sts	0x0111, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    123c:	88 ec       	ldi	r24, 0xC8	; 200
    123e:	80 93 13 01 	sts	0x0113, r24
    uart1_flags.wait_tx = TRUE;
    1242:	80 91 11 01 	lds	r24, 0x0111
    1246:	84 60       	ori	r24, 0x04	; 4
    1248:	80 93 11 01 	sts	0x0111, r24
    UART1_TX_DIS;   // rx mode
    124c:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    124e:	e9 ec       	ldi	r30, 0xC9	; 201
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	80 81       	ld	r24, Z
    1254:	80 61       	ori	r24, 0x10	; 16
    1256:	80 83       	st	Z, r24
    return;
    1258:	04 c0       	rjmp	.+8      	; 0x1262 <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    125a:	0e 94 87 08 	call	0x110e	; 0x110e <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    125e:	80 93 ce 00 	sts	0x00CE, r24
}
    1262:	ff 91       	pop	r31
    1264:	ef 91       	pop	r30
    1266:	bf 91       	pop	r27
    1268:	af 91       	pop	r26
    126a:	9f 91       	pop	r25
    126c:	8f 91       	pop	r24
    126e:	7f 91       	pop	r23
    1270:	6f 91       	pop	r22
    1272:	5f 91       	pop	r21
    1274:	4f 91       	pop	r20
    1276:	3f 91       	pop	r19
    1278:	2f 91       	pop	r18
    127a:	0f 90       	pop	r0
    127c:	0f be       	out	0x3f, r0	; 63
    127e:	0f 90       	pop	r0
    1280:	1f 90       	pop	r1
    1282:	18 95       	reti

00001284 <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    1284:	83 e0       	ldi	r24, 0x03	; 3
    1286:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    128a:	e9 ec       	ldi	r30, 0xC9	; 201
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	80 81       	ld	r24, Z
    1290:	88 61       	ori	r24, 0x18	; 24
    1292:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    1294:	81 e0       	ldi	r24, 0x01	; 1
    1296:	0e 94 b4 08 	call	0x1168	; 0x1168 <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    129a:	81 e0       	ldi	r24, 0x01	; 1
    129c:	0e 94 c2 08 	call	0x1184	; 0x1184 <uart1_interrupt_tx>
  uart1_status = 0;
    12a0:	10 92 12 01 	sts	0x0112, r1
    12a4:	08 95       	ret

000012a6 <uart1_process>:

extern uint8_t Pocet;
//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    12a6:	bf 92       	push	r11
    12a8:	cf 92       	push	r12
    12aa:	df 92       	push	r13
    12ac:	ef 92       	push	r14
    12ae:	ff 92       	push	r15
    12b0:	0f 93       	push	r16
    12b2:	1f 93       	push	r17
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    12b8:	80 91 18 01 	lds	r24, 0x0118
	byte sum;
	byte *ptr;
	byte iptr;
	
	// pøedává zpravy na odvysílání z paketového do lineárního bufferu
	if (!uart1_pac_tx_empty())
    12bc:	90 91 17 01 	lds	r25, 0x0117
    12c0:	98 17       	cp	r25, r24
    12c2:	59 f1       	breq	.+86     	; 0x131a <uart1_process+0x74>
	{
		// jsou data k odesláni ?
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
    12c4:	90 91 11 01 	lds	r25, 0x0111
    12c8:	90 fd       	sbrc	r25, 0
    12ca:	27 c0       	rjmp	.+78     	; 0x131a <uart1_process+0x74>
    12cc:	90 91 11 01 	lds	r25, 0x0111
    12d0:	92 fd       	sbrc	r25, 2
    12d2:	23 c0       	rjmp	.+70     	; 0x131a <uart1_process+0x74>
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    12d4:	8f 5f       	subi	r24, 0xFF	; 255
    12d6:	8f 70       	andi	r24, 0x0F	; 15
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    12d8:	28 2f       	mov	r18, r24
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	a9 01       	movw	r20, r18
    12de:	44 0f       	add	r20, r20
    12e0:	55 1f       	adc	r21, r21
    12e2:	44 0f       	add	r20, r20
    12e4:	55 1f       	adc	r21, r21
    12e6:	44 0f       	add	r20, r20
    12e8:	55 1f       	adc	r21, r21
    12ea:	24 0f       	add	r18, r20
    12ec:	35 1f       	adc	r19, r21
    12ee:	21 52       	subi	r18, 0x21	; 33
    12f0:	3d 4f       	sbci	r19, 0xFD	; 253
			uart1_buf_pac_tx_ptr_b = i;
    12f2:	80 93 18 01 	sts	0x0118, r24
    12f6:	a9 01       	movw	r20, r18
    12f8:	47 5f       	subi	r20, 0xF7	; 247
    12fa:	5f 4f       	sbci	r21, 0xFF	; 255
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    12fc:	f9 01       	movw	r30, r18
    12fe:	df 01       	movw	r26, r30
    1300:	a2 1b       	sub	r26, r18
    1302:	b3 0b       	sbc	r27, r19
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
			{
				uart1_buf_tx[i] = *ptr;
    1304:	81 91       	ld	r24, Z+
    1306:	aa 52       	subi	r26, 0x2A	; 42
    1308:	bd 4f       	sbci	r27, 0xFD	; 253
    130a:	8c 93       	st	X, r24
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
    130c:	e4 17       	cp	r30, r20
    130e:	f5 07       	cpc	r31, r21
    1310:	b1 f7       	brne	.-20     	; 0x12fe <uart1_process+0x58>
			{
				uart1_buf_tx[i] = *ptr;
				ptr++;
			}
			uart1_buf_tx_ptr = 0;
    1312:	10 92 19 01 	sts	0x0119, r1
			uart1_send();
    1316:	0e 94 9e 08 	call	0x113c	; 0x113c <uart1_send>
		}
	}

  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    131a:	80 91 11 01 	lds	r24, 0x0111
    131e:	83 fd       	sbrc	r24, 3
    1320:	64 c0       	rjmp	.+200    	; 0x13ea <uart1_process+0x144>
    1322:	0e 94 48 08 	call	0x1090	; 0x1090 <uart1_rx_size>
    1326:	89 30       	cpi	r24, 0x09	; 9
    1328:	08 f4       	brcc	.+2      	; 0x132c <uart1_process+0x86>
    132a:	5f c0       	rjmp	.+190    	; 0x13ea <uart1_process+0x144>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    132c:	b0 90 15 01 	lds	r11, 0x0115
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	8b 0d       	add	r24, r11
    1334:	8f 70       	andi	r24, 0x0F	; 15
    1336:	b8 2e       	mov	r11, r24
    1338:	e8 2e       	mov	r14, r24
    133a:	f1 2c       	mov	r15, r1
    133c:	e7 01       	movw	r28, r14
    133e:	cc 0f       	add	r28, r28
    1340:	dd 1f       	adc	r29, r29
    1342:	cc 0f       	add	r28, r28
    1344:	dd 1f       	adc	r29, r29
    1346:	cc 0f       	add	r28, r28
    1348:	dd 1f       	adc	r29, r29
    134a:	ce 0d       	add	r28, r14
    134c:	df 1d       	adc	r29, r15
    134e:	c1 59       	subi	r28, 0x91	; 145
    1350:	dc 4f       	sbci	r29, 0xFC	; 252
    1352:	2f ef       	ldi	r18, 0xFF	; 255
    1354:	e2 1a       	sub	r14, r18
    1356:	f2 0a       	sbc	r15, r18
    1358:	c7 01       	movw	r24, r14
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	88 0f       	add	r24, r24
    1360:	99 1f       	adc	r25, r25
    1362:	88 0f       	add	r24, r24
    1364:	99 1f       	adc	r25, r25
    1366:	8e 0d       	add	r24, r14
    1368:	9f 1d       	adc	r25, r15
    136a:	9c 01       	movw	r18, r24
    136c:	21 59       	subi	r18, 0x91	; 145
    136e:	3c 4f       	sbci	r19, 0xFC	; 252
    1370:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    1372:	cb 2c       	mov	r12, r11
    1374:	d1 2c       	mov	r13, r1
    1376:	86 01       	movw	r16, r12
    1378:	0e 94 4f 08 	call	0x109e	; 0x109e <uart1_get_char>
    137c:	89 93       	st	Y+, r24
  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    137e:	ce 15       	cp	r28, r14
    1380:	df 05       	cpc	r29, r15
    1382:	c9 f7       	brne	.-14     	; 0x1376 <uart1_process+0xd0>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    1384:	b0 92 15 01 	sts	0x0115, r11
    1388:	f6 01       	movw	r30, r12
    138a:	ee 0f       	add	r30, r30
    138c:	ff 1f       	adc	r31, r31
    138e:	ee 0f       	add	r30, r30
    1390:	ff 1f       	adc	r31, r31
    1392:	ee 0f       	add	r30, r30
    1394:	ff 1f       	adc	r31, r31
    1396:	ec 0d       	add	r30, r12
    1398:	fd 1d       	adc	r31, r13
    139a:	e1 59       	subi	r30, 0x91	; 145
    139c:	fc 4f       	sbci	r31, 0xFC	; 252

    // odpovídá kontrolní souèet?
    sum = 0;
    139e:	90 e0       	ldi	r25, 0x00	; 0
	for(i=0; i<8; i++)
    13a0:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    13a2:	21 91       	ld	r18, Z+
    13a4:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovídá kontrolní souèet?
    sum = 0;
	for(i=0; i<8; i++)
    13a6:	8f 5f       	subi	r24, 0xFF	; 255
    13a8:	88 30       	cpi	r24, 0x08	; 8
    13aa:	d9 f7       	brne	.-10     	; 0x13a2 <uart1_process+0xfc>
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    13ac:	f8 01       	movw	r30, r16
    13ae:	ee 0f       	add	r30, r30
    13b0:	ff 1f       	adc	r31, r31
    13b2:	ee 0f       	add	r30, r30
    13b4:	ff 1f       	adc	r31, r31
    13b6:	ee 0f       	add	r30, r30
    13b8:	ff 1f       	adc	r31, r31
    13ba:	0e 0f       	add	r16, r30
    13bc:	1f 1f       	adc	r17, r31
    13be:	f8 01       	movw	r30, r16
    13c0:	e1 59       	subi	r30, 0x91	; 145
    13c2:	fc 4f       	sbci	r31, 0xFC	; 252
    13c4:	80 85       	ldd	r24, Z+8	; 0x08
    13c6:	89 13       	cpse	r24, r25
    13c8:	0b c0       	rjmp	.+22     	; 0x13e0 <uart1_process+0x13a>
      // souèet v poøádku
      uart1_flags.data_received = TRUE;
    13ca:	80 91 11 01 	lds	r24, 0x0111
    13ce:	88 60       	ori	r24, 0x08	; 8
    13d0:	80 93 11 01 	sts	0x0111, r24
      uart1_flags.wait_tx = FALSE; // odpoveï pøila
    13d4:	80 91 11 01 	lds	r24, 0x0111
    13d8:	8b 7f       	andi	r24, 0xFB	; 251
    13da:	80 93 11 01 	sts	0x0111, r24
    13de:	05 c0       	rjmp	.+10     	; 0x13ea <uart1_process+0x144>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    13e0:	80 91 11 01 	lds	r24, 0x0111
    13e4:	80 61       	ori	r24, 0x10	; 16
    13e6:	80 93 11 01 	sts	0x0111, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpoveï pøila
    */
  }

}
    13ea:	df 91       	pop	r29
    13ec:	cf 91       	pop	r28
    13ee:	1f 91       	pop	r17
    13f0:	0f 91       	pop	r16
    13f2:	ff 90       	pop	r15
    13f4:	ef 90       	pop	r14
    13f6:	df 90       	pop	r13
    13f8:	cf 90       	pop	r12
    13fa:	bf 90       	pop	r11
    13fc:	08 95       	ret

000013fe <uart1_ISR_timer>:
// timer function
void uart1_ISR_timer(void)
{
	static byte uart1_rx_timeout_flag = 0;
	// pauza za odeslanými daty (nepøila odpovìï)
	if (uart1_flags.wait_tx)
    13fe:	80 91 11 01 	lds	r24, 0x0111
    1402:	82 ff       	sbrs	r24, 2
    1404:	0e c0       	rjmp	.+28     	; 0x1422 <uart1_ISR_timer+0x24>
	{
		uart1_tx_timeout--;
    1406:	80 91 13 01 	lds	r24, 0x0113
    140a:	81 50       	subi	r24, 0x01	; 1
    140c:	80 93 13 01 	sts	0x0113, r24
		if (uart1_tx_timeout == 0)
    1410:	80 91 13 01 	lds	r24, 0x0113
    1414:	81 11       	cpse	r24, r1
    1416:	05 c0       	rjmp	.+10     	; 0x1422 <uart1_ISR_timer+0x24>
		{
			uart1_flags.wait_tx = FALSE;
    1418:	80 91 11 01 	lds	r24, 0x0111
    141c:	8b 7f       	andi	r24, 0xFB	; 251
    141e:	80 93 11 01 	sts	0x0111, r24
		}
	}

	// smazání náhodnì pøijatých dat
	if (uart1_rx_timeout > 0)
    1422:	80 91 14 01 	lds	r24, 0x0114
    1426:	88 23       	and	r24, r24
    1428:	41 f0       	breq	.+16     	; 0x143a <uart1_ISR_timer+0x3c>
	{
		uart1_rx_timeout--;
    142a:	80 91 14 01 	lds	r24, 0x0114
    142e:	81 50       	subi	r24, 0x01	; 1
    1430:	80 93 14 01 	sts	0x0114, r24
		uart1_rx_timeout_flag = FALSE;
    1434:	10 92 0f 01 	sts	0x010F, r1
    1438:	08 95       	ret
	}
	else
	{
		if (!uart1_rx_timeout_flag)
    143a:	80 91 0f 01 	lds	r24, 0x010F
    143e:	81 11       	cpse	r24, r1
    1440:	07 c0       	rjmp	.+14     	; 0x1450 <uart1_ISR_timer+0x52>
		{
			uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    1442:	80 91 1a 01 	lds	r24, 0x011A
    1446:	80 93 1b 01 	sts	0x011B, r24
			uart1_rx_timeout_flag = TRUE;	
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	80 93 0f 01 	sts	0x010F, r24
    1450:	08 95       	ret

00001452 <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    1452:	80 91 16 01 	lds	r24, 0x0116
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    1456:	90 91 15 01 	lds	r25, 0x0115
    145a:	98 13       	cpse	r25, r24
    145c:	08 c0       	rjmp	.+16     	; 0x146e <uart1_get_data_begin+0x1c>
    // není co pøedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    145e:	80 91 10 01 	lds	r24, 0x0110
    1462:	80 68       	ori	r24, 0x80	; 128
    1464:	80 93 10 01 	sts	0x0110, r24
    return 0;
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    146e:	8f 5f       	subi	r24, 0xFF	; 255
    1470:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	9c 01       	movw	r18, r24
    1476:	22 0f       	add	r18, r18
    1478:	33 1f       	adc	r19, r19
    147a:	22 0f       	add	r18, r18
    147c:	33 1f       	adc	r19, r19
    147e:	22 0f       	add	r18, r18
    1480:	33 1f       	adc	r19, r19
    1482:	82 0f       	add	r24, r18
    1484:	93 1f       	adc	r25, r19
    1486:	81 59       	subi	r24, 0x91	; 145
    1488:	9c 4f       	sbci	r25, 0xFC	; 252
  }
}
    148a:	08 95       	ret

0000148c <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    148c:	90 91 16 01 	lds	r25, 0x0116
    1490:	9f 5f       	subi	r25, 0xFF	; 255
    1492:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    1494:	90 93 16 01 	sts	0x0116, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    1498:	80 91 15 01 	lds	r24, 0x0115
    149c:	89 1b       	sub	r24, r25
    149e:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    14a0:	29 f4       	brne	.+10     	; 0x14ac <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    14a2:	90 91 11 01 	lds	r25, 0x0111
    14a6:	97 7f       	andi	r25, 0xF7	; 247
    14a8:	90 93 11 01 	sts	0x0111, r25
  }
  return i;
}
    14ac:	08 95       	ret

000014ae <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    14ae:	cf 93       	push	r28
    14b0:	df 93       	push	r29
    14b2:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    14b4:	40 91 17 01 	lds	r20, 0x0117
    14b8:	84 2f       	mov	r24, r20
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	01 96       	adiw	r24, 0x01	; 1
    14be:	8f 70       	andi	r24, 0x0F	; 15
    14c0:	99 27       	eor	r25, r25
    14c2:	20 91 18 01 	lds	r18, 0x0118
    14c6:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    14c8:	82 17       	cp	r24, r18
    14ca:	93 07       	cpc	r25, r19
    14cc:	31 f4       	brne	.+12     	; 0x14da <uart1_put_data+0x2c>
    // není kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    14ce:	80 91 10 01 	lds	r24, 0x0110
    14d2:	80 61       	ori	r24, 0x10	; 16
    14d4:	80 93 10 01 	sts	0x0110, r24
    return;
    14d8:	2b c0       	rjmp	.+86     	; 0x1530 <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    14da:	4f 5f       	subi	r20, 0xFF	; 255
    14dc:	4f 70       	andi	r20, 0x0F	; 15
    14de:	84 2f       	mov	r24, r20
    14e0:	90 e0       	ldi	r25, 0x00	; 0
    14e2:	dc 01       	movw	r26, r24
    14e4:	aa 0f       	add	r26, r26
    14e6:	bb 1f       	adc	r27, r27
    14e8:	aa 0f       	add	r26, r26
    14ea:	bb 1f       	adc	r27, r27
    14ec:	aa 0f       	add	r26, r26
    14ee:	bb 1f       	adc	r27, r27
    14f0:	a8 0f       	add	r26, r24
    14f2:	b9 1f       	adc	r27, r25
    14f4:	a1 52       	subi	r26, 0x21	; 33
    14f6:	bd 4f       	sbci	r27, 0xFD	; 253
    14f8:	ef 01       	movw	r28, r30
    14fa:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    14fc:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    14fe:	64 2f       	mov	r22, r20
    1500:	70 e0       	ldi	r23, 0x00	; 0
    1502:	9b 01       	movw	r18, r22
    1504:	90 81       	ld	r25, Z
    1506:	9d 93       	st	X+, r25
    sum += *dataptr;
    1508:	91 91       	ld	r25, Z+
    150a:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    150c:	ec 17       	cp	r30, r28
    150e:	fd 07       	cpc	r31, r29
    1510:	c1 f7       	brne	.-16     	; 0x1502 <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    1512:	fb 01       	movw	r30, r22
    1514:	ee 0f       	add	r30, r30
    1516:	ff 1f       	adc	r31, r31
    1518:	ee 0f       	add	r30, r30
    151a:	ff 1f       	adc	r31, r31
    151c:	ee 0f       	add	r30, r30
    151e:	ff 1f       	adc	r31, r31
    1520:	2e 0f       	add	r18, r30
    1522:	3f 1f       	adc	r19, r31
    1524:	f9 01       	movw	r30, r18
    1526:	e1 52       	subi	r30, 0x21	; 33
    1528:	fd 4f       	sbci	r31, 0xFD	; 253
    152a:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    152c:	40 93 17 01 	sts	0x0117, r20
}
    1530:	df 91       	pop	r29
    1532:	cf 91       	pop	r28
    1534:	08 95       	ret

00001536 <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	8b 30       	cpi	r24, 0x0B	; 11
    153a:	91 05       	cpc	r25, r1
    153c:	80 f5       	brcc	.+96     	; 0x159e <uart1_set_baud+0x68>
    153e:	fc 01       	movw	r30, r24
    1540:	e2 5c       	subi	r30, 0xC2	; 194
    1542:	ff 4f       	sbci	r31, 0xFF	; 255
    1544:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1548:	8f e5       	ldi	r24, 0x5F	; 95
    154a:	80 93 cc 00 	sts	0x00CC, r24
      break;
    154e:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    1550:	8f e3       	ldi	r24, 0x3F	; 63
    1552:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1556:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1558:	8f e2       	ldi	r24, 0x2F	; 47
    155a:	80 93 cc 00 	sts	0x00CC, r24
      break;
    155e:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    1560:	8f e1       	ldi	r24, 0x1F	; 31
    1562:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1566:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1568:	87 e1       	ldi	r24, 0x17	; 23
    156a:	80 93 cc 00 	sts	0x00CC, r24
      break;
    156e:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    1570:	8f e0       	ldi	r24, 0x0F	; 15
    1572:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1576:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    1578:	8b e0       	ldi	r24, 0x0B	; 11
    157a:	80 93 cc 00 	sts	0x00CC, r24
      break;
    157e:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1580:	87 e0       	ldi	r24, 0x07	; 7
    1582:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1586:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    1588:	83 e0       	ldi	r24, 0x03	; 3
    158a:	80 93 cc 00 	sts	0x00CC, r24
      break;
    158e:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    1590:	82 e0       	ldi	r24, 0x02	; 2
    1592:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1596:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    1598:	10 92 cc 00 	sts	0x00CC, r1
      break;
    159c:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    159e:	8f e2       	ldi	r24, 0x2F	; 47
    15a0:	80 93 cc 00 	sts	0x00CC, r24
    15a4:	08 95       	ret

000015a6 <__vector_16>:

byte rom0[9] = {};


//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    15a6:	1f 92       	push	r1
    15a8:	0f 92       	push	r0
    15aa:	0f b6       	in	r0, 0x3f	; 63
    15ac:	0f 92       	push	r0
    15ae:	11 24       	eor	r1, r1
    15b0:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    15b2:	81 e0       	ldi	r24, 0x01	; 1
    15b4:	80 93 25 01 	sts	0x0125, r24
}
    15b8:	8f 91       	pop	r24
    15ba:	0f 90       	pop	r0
    15bc:	0f be       	out	0x3f, r0	; 63
    15be:	0f 90       	pop	r0
    15c0:	1f 90       	pop	r1
    15c2:	18 95       	reti

000015c4 <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    15c4:	1f 92       	push	r1
    15c6:	0f 92       	push	r0
    15c8:	0f b6       	in	r0, 0x3f	; 63
    15ca:	0f 92       	push	r0
    15cc:	11 24       	eor	r1, r1
    15ce:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	80 93 25 01 	sts	0x0125, r24
}
    15d6:	8f 91       	pop	r24
    15d8:	0f 90       	pop	r0
    15da:	0f be       	out	0x3f, r0	; 63
    15dc:	0f 90       	pop	r0
    15de:	1f 90       	pop	r1
    15e0:	18 95       	reti

000015e2 <__vector_18>:

ISR(TIMER0_OVF_vect) {
    15e2:	1f 92       	push	r1
    15e4:	0f 92       	push	r0
    15e6:	0f b6       	in	r0, 0x3f	; 63
    15e8:	0f 92       	push	r0
    15ea:	11 24       	eor	r1, r1
    15ec:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	80 93 25 01 	sts	0x0125, r24
}
    15f4:	8f 91       	pop	r24
    15f6:	0f 90       	pop	r0
    15f8:	0f be       	out	0x3f, r0	; 63
    15fa:	0f 90       	pop	r0
    15fc:	1f 90       	pop	r1
    15fe:	18 95       	reti

00001600 <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag)
    1600:	80 91 25 01 	lds	r24, 0x0125
    1604:	88 23       	and	r24, r24
    1606:	31 f0       	breq	.+12     	; 0x1614 <process_timer_100Hz+0x14>
  { // T = 10ms
    timer0_flag = false;
    1608:	10 92 25 01 	sts	0x0125, r1
    uart0_ISR_timer();
    160c:	0e 94 e7 07 	call	0xfce	; 0xfce <uart0_ISR_timer>
    uart1_ISR_timer();
    1610:	0e 94 ff 09 	call	0x13fe	; 0x13fe <uart1_ISR_timer>
    1614:	08 95       	ret

00001616 <Blik>:
  }
}

void Blik(void)
{
	sbi(PORTC, PC1);
    1616:	41 9a       	sbi	0x08, 1	; 8
    1618:	85 e0       	ldi	r24, 0x05	; 5
    161a:	8a 95       	dec	r24
    161c:	f1 f7       	brne	.-4      	; 0x161a <Blik+0x4>
	_delay_us(1);
	cbi(PORTC, PC1);
    161e:	41 98       	cbi	0x08, 1	; 8
    1620:	85 e0       	ldi	r24, 0x05	; 5
    1622:	8a 95       	dec	r24
    1624:	f1 f7       	brne	.-4      	; 0x1622 <Blik+0xc>
    1626:	08 95       	ret

00001628 <init>:
//----------------------------------------------------------
void init(void)
{

	//DDRB = BV(PB0);
	DDRD = BV(PD1) | BV(PD3) | BV(PD4) | BV(BOOT_PIN);
    1628:	8a e3       	ldi	r24, 0x3A	; 58
    162a:	8a b9       	out	0x0a, r24	; 10
	
	//Nastavení testovacích 
	DDRC |= BV(PC0) | BV(PC1);
    162c:	87 b1       	in	r24, 0x07	; 7
    162e:	83 60       	ori	r24, 0x03	; 3
    1630:	87 b9       	out	0x07, r24	; 7
	
	
	
	//Nastavení Resetu pro Moduly (Nastavení do log.1)
	cbi(BOOT_PORT, BOOT_PIN);
    1632:	5d 98       	cbi	0x0b, 5	; 11
    1634:	81 e3       	ldi	r24, 0x31	; 49
    1636:	8a 95       	dec	r24
    1638:	f1 f7       	brne	.-4      	; 0x1636 <init+0xe>
    163a:	00 00       	nop
	_delay_us(10);
	sbi(BOOT_PORT, BOOT_PIN);
    163c:	5d 9a       	sbi	0x0b, 5	; 11
	
  uart0_init(); // PC
    163e:	0e 94 3f 07 	call	0xe7e	; 0xe7e <uart0_init>
  uart1_init(); // internal
    1642:	0e 94 42 09 	call	0x1284	; 0x1284 <uart1_init>
  adc_init();
    1646:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <adc_init>
  //ADCInit();
  timer_init();
    164a:	0e 94 19 03 	call	0x632	; 0x632 <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    164e:	8b e9       	ldi	r24, 0x9B	; 155
    1650:	9a e0       	ldi	r25, 0x0A	; 10
    1652:	90 93 02 01 	sts	0x0102, r25
    1656:	80 93 01 01 	sts	0x0101, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    165a:	80 e1       	ldi	r24, 0x10	; 16
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	0e 94 34 03 	call	0x668	; 0x668 <TB_Init>
  pp_init();
    1662:	0e 94 45 02 	call	0x48a	; 0x48a <pp_init>
  sei();
    1666:	78 94       	sei
    1668:	08 95       	ret

0000166a <RomReaderProgram>:
}

void RomReaderProgram()
// Read the ID of the attached Dallas 18B20 device
// Note: only ONE device should be on the bus.
{
    166a:	0f 93       	push	r16
    166c:	1f 93       	push	r17
    166e:	cf 93       	push	r28
    1670:	df 93       	push	r29
	// write 64-bit ROM code on first LCD line
	therm_Reset();
    1672:	0e 94 0b 01 	call	0x216	; 0x216 <therm_Reset>
	therm_WriteByte(THERM_READROM);
    1676:	83 e3       	ldi	r24, 0x33	; 51
    1678:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
    167c:	cc e1       	ldi	r28, 0x1C	; 28
    167e:	d1 e0       	ldi	r29, 0x01	; 1
    1680:	04 e2       	ldi	r16, 0x24	; 36
    1682:	11 e0       	ldi	r17, 0x01	; 1
	for (byte i=0; i<8; i++)
	{
		byte data = therm_ReadByte();
    1684:	0e 94 4c 01 	call	0x298	; 0x298 <therm_ReadByte>
		rom0[i] = data;
    1688:	89 93       	st	Y+, r24
// Note: only ONE device should be on the bus.
{
	// write 64-bit ROM code on first LCD line
	therm_Reset();
	therm_WriteByte(THERM_READROM);
	for (byte i=0; i<8; i++)
    168a:	c0 17       	cp	r28, r16
    168c:	d1 07       	cpc	r29, r17
    168e:	d1 f7       	brne	.-12     	; 0x1684 <RomReaderProgram+0x1a>
	{
		byte data = therm_ReadByte();
		rom0[i] = data;
	}
}
    1690:	df 91       	pop	r29
    1692:	cf 91       	pop	r28
    1694:	1f 91       	pop	r17
    1696:	0f 91       	pop	r16
    1698:	08 95       	ret

0000169a <main>:

//----------------------------------------------------------
int main(void)
{
	init();
    169a:	0e 94 14 0b 	call	0x1628	; 0x1628 <init>
	float Convert=0;
	uint8_t PosunX=0, PosunY=0;
	int Cele = 0, Deset = 0, Znamenko = 0;
	
	
	GLCD_Initalize(); // Initalize LCD
    169e:	0e 94 da 02 	call	0x5b4	; 0x5b4 <GLCD_Initalize>
		CheckModules.n.addr++;
		CheckModules.n.sum = TB_calcSum_Bus((byte *) &CheckModules);
	}
	*/
	
	GLCD_ClearText(); // Clear text area
    16a2:	0e 94 aa 02 	call	0x554	; 0x554 <GLCD_ClearText>
	GLCD_ClearCG(); // Clear character generator area
    16a6:	0e 94 ba 02 	call	0x574	; 0x574 <GLCD_ClearCG>
	GLCD_ClearGraphic(); // Clear graphic area
    16aa:	0e 94 ca 02 	call	0x594	; 0x594 <GLCD_ClearGraphic>
	
	PosunX = 5;
	PosunY = 2;

	RomReaderProgram();
    16ae:	0e 94 35 0b 	call	0x166a	; 0x166a <RomReaderProgram>
	}*/
	
	
	while(1)
	{ // mail loop
		pp_loop();
    16b2:	0e 94 4a 02 	call	0x494	; 0x494 <pp_loop>
		process_timer_100Hz();
    16b6:	0e 94 00 0b 	call	0x1600	; 0x1600 <process_timer_100Hz>
		uart0_process();
    16ba:	0e 94 50 07 	call	0xea0	; 0xea0 <uart0_process>
		uart1_process();
    16be:	0e 94 53 09 	call	0x12a6	; 0x12a6 <uart1_process>
		
		Blik();
    16c2:	0e 94 0b 0b 	call	0x1616	; 0x1616 <Blik>
				
				
				MereniADC = 0;
			}
		}*/
	}
    16c6:	f5 cf       	rjmp	.-22     	; 0x16b2 <main+0x18>

000016c8 <vfprintf>:
    16c8:	a3 e1       	ldi	r26, 0x13	; 19
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	ea e6       	ldi	r30, 0x6A	; 106
    16ce:	fb e0       	ldi	r31, 0x0B	; 11
    16d0:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__prologue_saves__>
    16d4:	6c 01       	movw	r12, r24
    16d6:	4b 01       	movw	r8, r22
    16d8:	2a 01       	movw	r4, r20
    16da:	fc 01       	movw	r30, r24
    16dc:	17 82       	std	Z+7, r1	; 0x07
    16de:	16 82       	std	Z+6, r1	; 0x06
    16e0:	83 81       	ldd	r24, Z+3	; 0x03
    16e2:	81 ff       	sbrs	r24, 1
    16e4:	43 c3       	rjmp	.+1670   	; 0x1d6c <vfprintf+0x6a4>
    16e6:	ae 01       	movw	r20, r28
    16e8:	4f 5f       	subi	r20, 0xFF	; 255
    16ea:	5f 4f       	sbci	r21, 0xFF	; 255
    16ec:	3a 01       	movw	r6, r20
    16ee:	f6 01       	movw	r30, r12
    16f0:	93 81       	ldd	r25, Z+3	; 0x03
    16f2:	f4 01       	movw	r30, r8
    16f4:	93 fd       	sbrc	r25, 3
    16f6:	85 91       	lpm	r24, Z+
    16f8:	93 ff       	sbrs	r25, 3
    16fa:	81 91       	ld	r24, Z+
    16fc:	4f 01       	movw	r8, r30
    16fe:	88 23       	and	r24, r24
    1700:	09 f4       	brne	.+2      	; 0x1704 <vfprintf+0x3c>
    1702:	30 c3       	rjmp	.+1632   	; 0x1d64 <vfprintf+0x69c>
    1704:	85 32       	cpi	r24, 0x25	; 37
    1706:	39 f4       	brne	.+14     	; 0x1716 <vfprintf+0x4e>
    1708:	93 fd       	sbrc	r25, 3
    170a:	85 91       	lpm	r24, Z+
    170c:	93 ff       	sbrs	r25, 3
    170e:	81 91       	ld	r24, Z+
    1710:	4f 01       	movw	r8, r30
    1712:	85 32       	cpi	r24, 0x25	; 37
    1714:	39 f4       	brne	.+14     	; 0x1724 <vfprintf+0x5c>
    1716:	b6 01       	movw	r22, r12
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    171e:	52 01       	movw	r10, r4
    1720:	25 01       	movw	r4, r10
    1722:	e5 cf       	rjmp	.-54     	; 0x16ee <vfprintf+0x26>
    1724:	10 e0       	ldi	r17, 0x00	; 0
    1726:	f1 2c       	mov	r15, r1
    1728:	20 e0       	ldi	r18, 0x00	; 0
    172a:	20 32       	cpi	r18, 0x20	; 32
    172c:	a0 f4       	brcc	.+40     	; 0x1756 <vfprintf+0x8e>
    172e:	8b 32       	cpi	r24, 0x2B	; 43
    1730:	69 f0       	breq	.+26     	; 0x174c <vfprintf+0x84>
    1732:	30 f4       	brcc	.+12     	; 0x1740 <vfprintf+0x78>
    1734:	80 32       	cpi	r24, 0x20	; 32
    1736:	59 f0       	breq	.+22     	; 0x174e <vfprintf+0x86>
    1738:	83 32       	cpi	r24, 0x23	; 35
    173a:	69 f4       	brne	.+26     	; 0x1756 <vfprintf+0x8e>
    173c:	20 61       	ori	r18, 0x10	; 16
    173e:	2c c0       	rjmp	.+88     	; 0x1798 <vfprintf+0xd0>
    1740:	8d 32       	cpi	r24, 0x2D	; 45
    1742:	39 f0       	breq	.+14     	; 0x1752 <vfprintf+0x8a>
    1744:	80 33       	cpi	r24, 0x30	; 48
    1746:	39 f4       	brne	.+14     	; 0x1756 <vfprintf+0x8e>
    1748:	21 60       	ori	r18, 0x01	; 1
    174a:	26 c0       	rjmp	.+76     	; 0x1798 <vfprintf+0xd0>
    174c:	22 60       	ori	r18, 0x02	; 2
    174e:	24 60       	ori	r18, 0x04	; 4
    1750:	23 c0       	rjmp	.+70     	; 0x1798 <vfprintf+0xd0>
    1752:	28 60       	ori	r18, 0x08	; 8
    1754:	21 c0       	rjmp	.+66     	; 0x1798 <vfprintf+0xd0>
    1756:	27 fd       	sbrc	r18, 7
    1758:	27 c0       	rjmp	.+78     	; 0x17a8 <vfprintf+0xe0>
    175a:	30 ed       	ldi	r19, 0xD0	; 208
    175c:	38 0f       	add	r19, r24
    175e:	3a 30       	cpi	r19, 0x0A	; 10
    1760:	78 f4       	brcc	.+30     	; 0x1780 <vfprintf+0xb8>
    1762:	26 ff       	sbrs	r18, 6
    1764:	06 c0       	rjmp	.+12     	; 0x1772 <vfprintf+0xaa>
    1766:	fa e0       	ldi	r31, 0x0A	; 10
    1768:	1f 9f       	mul	r17, r31
    176a:	30 0d       	add	r19, r0
    176c:	11 24       	eor	r1, r1
    176e:	13 2f       	mov	r17, r19
    1770:	13 c0       	rjmp	.+38     	; 0x1798 <vfprintf+0xd0>
    1772:	4a e0       	ldi	r20, 0x0A	; 10
    1774:	f4 9e       	mul	r15, r20
    1776:	30 0d       	add	r19, r0
    1778:	11 24       	eor	r1, r1
    177a:	f3 2e       	mov	r15, r19
    177c:	20 62       	ori	r18, 0x20	; 32
    177e:	0c c0       	rjmp	.+24     	; 0x1798 <vfprintf+0xd0>
    1780:	8e 32       	cpi	r24, 0x2E	; 46
    1782:	21 f4       	brne	.+8      	; 0x178c <vfprintf+0xc4>
    1784:	26 fd       	sbrc	r18, 6
    1786:	ee c2       	rjmp	.+1500   	; 0x1d64 <vfprintf+0x69c>
    1788:	20 64       	ori	r18, 0x40	; 64
    178a:	06 c0       	rjmp	.+12     	; 0x1798 <vfprintf+0xd0>
    178c:	8c 36       	cpi	r24, 0x6C	; 108
    178e:	11 f4       	brne	.+4      	; 0x1794 <vfprintf+0xcc>
    1790:	20 68       	ori	r18, 0x80	; 128
    1792:	02 c0       	rjmp	.+4      	; 0x1798 <vfprintf+0xd0>
    1794:	88 36       	cpi	r24, 0x68	; 104
    1796:	41 f4       	brne	.+16     	; 0x17a8 <vfprintf+0xe0>
    1798:	f4 01       	movw	r30, r8
    179a:	93 fd       	sbrc	r25, 3
    179c:	85 91       	lpm	r24, Z+
    179e:	93 ff       	sbrs	r25, 3
    17a0:	81 91       	ld	r24, Z+
    17a2:	4f 01       	movw	r8, r30
    17a4:	81 11       	cpse	r24, r1
    17a6:	c1 cf       	rjmp	.-126    	; 0x172a <vfprintf+0x62>
    17a8:	9b eb       	ldi	r25, 0xBB	; 187
    17aa:	98 0f       	add	r25, r24
    17ac:	93 30       	cpi	r25, 0x03	; 3
    17ae:	18 f4       	brcc	.+6      	; 0x17b6 <vfprintf+0xee>
    17b0:	20 61       	ori	r18, 0x10	; 16
    17b2:	80 5e       	subi	r24, 0xE0	; 224
    17b4:	06 c0       	rjmp	.+12     	; 0x17c2 <vfprintf+0xfa>
    17b6:	9b e9       	ldi	r25, 0x9B	; 155
    17b8:	98 0f       	add	r25, r24
    17ba:	93 30       	cpi	r25, 0x03	; 3
    17bc:	08 f0       	brcs	.+2      	; 0x17c0 <vfprintf+0xf8>
    17be:	71 c1       	rjmp	.+738    	; 0x1aa2 <vfprintf+0x3da>
    17c0:	2f 7e       	andi	r18, 0xEF	; 239
    17c2:	26 ff       	sbrs	r18, 6
    17c4:	16 e0       	ldi	r17, 0x06	; 6
    17c6:	2f 73       	andi	r18, 0x3F	; 63
    17c8:	32 2e       	mov	r3, r18
    17ca:	85 36       	cpi	r24, 0x65	; 101
    17cc:	19 f4       	brne	.+6      	; 0x17d4 <vfprintf+0x10c>
    17ce:	20 64       	ori	r18, 0x40	; 64
    17d0:	32 2e       	mov	r3, r18
    17d2:	08 c0       	rjmp	.+16     	; 0x17e4 <vfprintf+0x11c>
    17d4:	86 36       	cpi	r24, 0x66	; 102
    17d6:	21 f4       	brne	.+8      	; 0x17e0 <vfprintf+0x118>
    17d8:	f2 2f       	mov	r31, r18
    17da:	f0 68       	ori	r31, 0x80	; 128
    17dc:	3f 2e       	mov	r3, r31
    17de:	02 c0       	rjmp	.+4      	; 0x17e4 <vfprintf+0x11c>
    17e0:	11 11       	cpse	r17, r1
    17e2:	11 50       	subi	r17, 0x01	; 1
    17e4:	37 fe       	sbrs	r3, 7
    17e6:	07 c0       	rjmp	.+14     	; 0x17f6 <vfprintf+0x12e>
    17e8:	1c 33       	cpi	r17, 0x3C	; 60
    17ea:	50 f4       	brcc	.+20     	; 0x1800 <vfprintf+0x138>
    17ec:	ee 24       	eor	r14, r14
    17ee:	e3 94       	inc	r14
    17f0:	e1 0e       	add	r14, r17
    17f2:	27 e0       	ldi	r18, 0x07	; 7
    17f4:	0b c0       	rjmp	.+22     	; 0x180c <vfprintf+0x144>
    17f6:	18 30       	cpi	r17, 0x08	; 8
    17f8:	38 f0       	brcs	.+14     	; 0x1808 <vfprintf+0x140>
    17fa:	27 e0       	ldi	r18, 0x07	; 7
    17fc:	17 e0       	ldi	r17, 0x07	; 7
    17fe:	05 c0       	rjmp	.+10     	; 0x180a <vfprintf+0x142>
    1800:	27 e0       	ldi	r18, 0x07	; 7
    1802:	4c e3       	ldi	r20, 0x3C	; 60
    1804:	e4 2e       	mov	r14, r20
    1806:	02 c0       	rjmp	.+4      	; 0x180c <vfprintf+0x144>
    1808:	21 2f       	mov	r18, r17
    180a:	e1 2c       	mov	r14, r1
    180c:	52 01       	movw	r10, r4
    180e:	44 e0       	ldi	r20, 0x04	; 4
    1810:	a4 0e       	add	r10, r20
    1812:	b1 1c       	adc	r11, r1
    1814:	f2 01       	movw	r30, r4
    1816:	60 81       	ld	r22, Z
    1818:	71 81       	ldd	r23, Z+1	; 0x01
    181a:	82 81       	ldd	r24, Z+2	; 0x02
    181c:	93 81       	ldd	r25, Z+3	; 0x03
    181e:	0e 2d       	mov	r16, r14
    1820:	a3 01       	movw	r20, r6
    1822:	0e 94 1d 0f 	call	0x1e3a	; 0x1e3a <__ftoa_engine>
    1826:	2c 01       	movw	r4, r24
    1828:	09 81       	ldd	r16, Y+1	; 0x01
    182a:	00 ff       	sbrs	r16, 0
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <vfprintf+0x16a>
    182e:	03 ff       	sbrs	r16, 3
    1830:	07 c0       	rjmp	.+14     	; 0x1840 <vfprintf+0x178>
    1832:	31 fc       	sbrc	r3, 1
    1834:	08 c0       	rjmp	.+16     	; 0x1846 <vfprintf+0x17e>
    1836:	32 fe       	sbrs	r3, 2
    1838:	09 c0       	rjmp	.+18     	; 0x184c <vfprintf+0x184>
    183a:	30 e2       	ldi	r19, 0x20	; 32
    183c:	23 2e       	mov	r2, r19
    183e:	07 c0       	rjmp	.+14     	; 0x184e <vfprintf+0x186>
    1840:	2d e2       	ldi	r18, 0x2D	; 45
    1842:	22 2e       	mov	r2, r18
    1844:	04 c0       	rjmp	.+8      	; 0x184e <vfprintf+0x186>
    1846:	9b e2       	ldi	r25, 0x2B	; 43
    1848:	29 2e       	mov	r2, r25
    184a:	01 c0       	rjmp	.+2      	; 0x184e <vfprintf+0x186>
    184c:	21 2c       	mov	r2, r1
    184e:	80 2f       	mov	r24, r16
    1850:	8c 70       	andi	r24, 0x0C	; 12
    1852:	19 f0       	breq	.+6      	; 0x185a <vfprintf+0x192>
    1854:	21 10       	cpse	r2, r1
    1856:	68 c2       	rjmp	.+1232   	; 0x1d28 <vfprintf+0x660>
    1858:	a8 c2       	rjmp	.+1360   	; 0x1daa <vfprintf+0x6e2>
    185a:	37 fe       	sbrs	r3, 7
    185c:	0f c0       	rjmp	.+30     	; 0x187c <vfprintf+0x1b4>
    185e:	e4 0c       	add	r14, r4
    1860:	04 ff       	sbrs	r16, 4
    1862:	04 c0       	rjmp	.+8      	; 0x186c <vfprintf+0x1a4>
    1864:	8a 81       	ldd	r24, Y+2	; 0x02
    1866:	81 33       	cpi	r24, 0x31	; 49
    1868:	09 f4       	brne	.+2      	; 0x186c <vfprintf+0x1a4>
    186a:	ea 94       	dec	r14
    186c:	1e 14       	cp	r1, r14
    186e:	74 f5       	brge	.+92     	; 0x18cc <vfprintf+0x204>
    1870:	f8 e0       	ldi	r31, 0x08	; 8
    1872:	fe 15       	cp	r31, r14
    1874:	78 f5       	brcc	.+94     	; 0x18d4 <vfprintf+0x20c>
    1876:	88 e0       	ldi	r24, 0x08	; 8
    1878:	e8 2e       	mov	r14, r24
    187a:	2c c0       	rjmp	.+88     	; 0x18d4 <vfprintf+0x20c>
    187c:	36 fc       	sbrc	r3, 6
    187e:	2a c0       	rjmp	.+84     	; 0x18d4 <vfprintf+0x20c>
    1880:	81 2f       	mov	r24, r17
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	84 15       	cp	r24, r4
    1886:	95 05       	cpc	r25, r5
    1888:	9c f0       	brlt	.+38     	; 0x18b0 <vfprintf+0x1e8>
    188a:	2c ef       	ldi	r18, 0xFC	; 252
    188c:	42 16       	cp	r4, r18
    188e:	2f ef       	ldi	r18, 0xFF	; 255
    1890:	52 06       	cpc	r5, r18
    1892:	74 f0       	brlt	.+28     	; 0x18b0 <vfprintf+0x1e8>
    1894:	43 2d       	mov	r20, r3
    1896:	40 68       	ori	r20, 0x80	; 128
    1898:	34 2e       	mov	r3, r20
    189a:	0a c0       	rjmp	.+20     	; 0x18b0 <vfprintf+0x1e8>
    189c:	e2 e0       	ldi	r30, 0x02	; 2
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	ec 0f       	add	r30, r28
    18a2:	fd 1f       	adc	r31, r29
    18a4:	e1 0f       	add	r30, r17
    18a6:	f1 1d       	adc	r31, r1
    18a8:	80 81       	ld	r24, Z
    18aa:	80 33       	cpi	r24, 0x30	; 48
    18ac:	19 f4       	brne	.+6      	; 0x18b4 <vfprintf+0x1ec>
    18ae:	11 50       	subi	r17, 0x01	; 1
    18b0:	11 11       	cpse	r17, r1
    18b2:	f4 cf       	rjmp	.-24     	; 0x189c <vfprintf+0x1d4>
    18b4:	37 fe       	sbrs	r3, 7
    18b6:	0e c0       	rjmp	.+28     	; 0x18d4 <vfprintf+0x20c>
    18b8:	ee 24       	eor	r14, r14
    18ba:	e3 94       	inc	r14
    18bc:	e1 0e       	add	r14, r17
    18be:	81 2f       	mov	r24, r17
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	48 16       	cp	r4, r24
    18c4:	59 06       	cpc	r5, r25
    18c6:	2c f4       	brge	.+10     	; 0x18d2 <vfprintf+0x20a>
    18c8:	14 19       	sub	r17, r4
    18ca:	04 c0       	rjmp	.+8      	; 0x18d4 <vfprintf+0x20c>
    18cc:	ee 24       	eor	r14, r14
    18ce:	e3 94       	inc	r14
    18d0:	01 c0       	rjmp	.+2      	; 0x18d4 <vfprintf+0x20c>
    18d2:	10 e0       	ldi	r17, 0x00	; 0
    18d4:	37 fe       	sbrs	r3, 7
    18d6:	06 c0       	rjmp	.+12     	; 0x18e4 <vfprintf+0x21c>
    18d8:	14 14       	cp	r1, r4
    18da:	15 04       	cpc	r1, r5
    18dc:	34 f4       	brge	.+12     	; 0x18ea <vfprintf+0x222>
    18de:	c2 01       	movw	r24, r4
    18e0:	01 96       	adiw	r24, 0x01	; 1
    18e2:	05 c0       	rjmp	.+10     	; 0x18ee <vfprintf+0x226>
    18e4:	85 e0       	ldi	r24, 0x05	; 5
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	02 c0       	rjmp	.+4      	; 0x18ee <vfprintf+0x226>
    18ea:	81 e0       	ldi	r24, 0x01	; 1
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	21 10       	cpse	r2, r1
    18f0:	01 96       	adiw	r24, 0x01	; 1
    18f2:	11 23       	and	r17, r17
    18f4:	31 f0       	breq	.+12     	; 0x1902 <vfprintf+0x23a>
    18f6:	21 2f       	mov	r18, r17
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	2f 5f       	subi	r18, 0xFF	; 255
    18fc:	3f 4f       	sbci	r19, 0xFF	; 255
    18fe:	82 0f       	add	r24, r18
    1900:	93 1f       	adc	r25, r19
    1902:	2f 2d       	mov	r18, r15
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	82 17       	cp	r24, r18
    1908:	93 07       	cpc	r25, r19
    190a:	14 f4       	brge	.+4      	; 0x1910 <vfprintf+0x248>
    190c:	f8 1a       	sub	r15, r24
    190e:	01 c0       	rjmp	.+2      	; 0x1912 <vfprintf+0x24a>
    1910:	f1 2c       	mov	r15, r1
    1912:	83 2d       	mov	r24, r3
    1914:	89 70       	andi	r24, 0x09	; 9
    1916:	49 f4       	brne	.+18     	; 0x192a <vfprintf+0x262>
    1918:	ff 20       	and	r15, r15
    191a:	39 f0       	breq	.+14     	; 0x192a <vfprintf+0x262>
    191c:	b6 01       	movw	r22, r12
    191e:	80 e2       	ldi	r24, 0x20	; 32
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1926:	fa 94       	dec	r15
    1928:	f7 cf       	rjmp	.-18     	; 0x1918 <vfprintf+0x250>
    192a:	22 20       	and	r2, r2
    192c:	29 f0       	breq	.+10     	; 0x1938 <vfprintf+0x270>
    192e:	b6 01       	movw	r22, r12
    1930:	82 2d       	mov	r24, r2
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1938:	33 fc       	sbrc	r3, 3
    193a:	09 c0       	rjmp	.+18     	; 0x194e <vfprintf+0x286>
    193c:	ff 20       	and	r15, r15
    193e:	39 f0       	breq	.+14     	; 0x194e <vfprintf+0x286>
    1940:	b6 01       	movw	r22, r12
    1942:	80 e3       	ldi	r24, 0x30	; 48
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    194a:	fa 94       	dec	r15
    194c:	f7 cf       	rjmp	.-18     	; 0x193c <vfprintf+0x274>
    194e:	37 fe       	sbrs	r3, 7
    1950:	5a c0       	rjmp	.+180    	; 0x1a06 <vfprintf+0x33e>
    1952:	94 2d       	mov	r25, r4
    1954:	85 2d       	mov	r24, r5
    1956:	57 fe       	sbrs	r5, 7
    1958:	02 c0       	rjmp	.+4      	; 0x195e <vfprintf+0x296>
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	29 2e       	mov	r2, r25
    1960:	38 2e       	mov	r3, r24
    1962:	20 e0       	ldi	r18, 0x00	; 0
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	a2 01       	movw	r20, r4
    1968:	4e 19       	sub	r20, r14
    196a:	51 09       	sbc	r21, r1
    196c:	5d 87       	std	Y+13, r21	; 0x0d
    196e:	4c 87       	std	Y+12, r20	; 0x0c
    1970:	a2 01       	movw	r20, r4
    1972:	42 19       	sub	r20, r2
    1974:	53 09       	sbc	r21, r3
    1976:	5f 87       	std	Y+15, r21	; 0x0f
    1978:	4e 87       	std	Y+14, r20	; 0x0e
    197a:	61 2f       	mov	r22, r17
    197c:	70 e0       	ldi	r23, 0x00	; 0
    197e:	44 27       	eor	r20, r20
    1980:	55 27       	eor	r21, r21
    1982:	46 1b       	sub	r20, r22
    1984:	57 0b       	sbc	r21, r23
    1986:	59 8b       	std	Y+17, r21	; 0x11
    1988:	48 8b       	std	Y+16, r20	; 0x10
    198a:	5f ef       	ldi	r21, 0xFF	; 255
    198c:	25 16       	cp	r2, r21
    198e:	35 06       	cpc	r3, r21
    1990:	49 f4       	brne	.+18     	; 0x19a4 <vfprintf+0x2dc>
    1992:	b6 01       	movw	r22, r12
    1994:	8e e2       	ldi	r24, 0x2E	; 46
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	2a 8b       	std	Y+18, r18	; 0x12
    199a:	3b 8b       	std	Y+19, r19	; 0x13
    199c:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    19a0:	3b 89       	ldd	r19, Y+19	; 0x13
    19a2:	2a 89       	ldd	r18, Y+18	; 0x12
    19a4:	42 14       	cp	r4, r2
    19a6:	53 04       	cpc	r5, r3
    19a8:	6c f0       	brlt	.+26     	; 0x19c4 <vfprintf+0x2fc>
    19aa:	4c 85       	ldd	r20, Y+12	; 0x0c
    19ac:	5d 85       	ldd	r21, Y+13	; 0x0d
    19ae:	42 15       	cp	r20, r2
    19b0:	53 05       	cpc	r21, r3
    19b2:	44 f4       	brge	.+16     	; 0x19c4 <vfprintf+0x2fc>
    19b4:	ee 85       	ldd	r30, Y+14	; 0x0e
    19b6:	ff 85       	ldd	r31, Y+15	; 0x0f
    19b8:	e2 0f       	add	r30, r18
    19ba:	f3 1f       	adc	r31, r19
    19bc:	e6 0d       	add	r30, r6
    19be:	f7 1d       	adc	r31, r7
    19c0:	81 81       	ldd	r24, Z+1	; 0x01
    19c2:	01 c0       	rjmp	.+2      	; 0x19c6 <vfprintf+0x2fe>
    19c4:	80 e3       	ldi	r24, 0x30	; 48
    19c6:	51 e0       	ldi	r21, 0x01	; 1
    19c8:	25 1a       	sub	r2, r21
    19ca:	31 08       	sbc	r3, r1
    19cc:	2f 5f       	subi	r18, 0xFF	; 255
    19ce:	3f 4f       	sbci	r19, 0xFF	; 255
    19d0:	48 89       	ldd	r20, Y+16	; 0x10
    19d2:	59 89       	ldd	r21, Y+17	; 0x11
    19d4:	24 16       	cp	r2, r20
    19d6:	35 06       	cpc	r3, r21
    19d8:	4c f0       	brlt	.+18     	; 0x19ec <vfprintf+0x324>
    19da:	b6 01       	movw	r22, r12
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	2a 8b       	std	Y+18, r18	; 0x12
    19e0:	3b 8b       	std	Y+19, r19	; 0x13
    19e2:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    19e6:	2a 89       	ldd	r18, Y+18	; 0x12
    19e8:	3b 89       	ldd	r19, Y+19	; 0x13
    19ea:	cf cf       	rjmp	.-98     	; 0x198a <vfprintf+0x2c2>
    19ec:	24 14       	cp	r2, r4
    19ee:	35 04       	cpc	r3, r5
    19f0:	39 f4       	brne	.+14     	; 0x1a00 <vfprintf+0x338>
    19f2:	9a 81       	ldd	r25, Y+2	; 0x02
    19f4:	96 33       	cpi	r25, 0x36	; 54
    19f6:	18 f4       	brcc	.+6      	; 0x19fe <vfprintf+0x336>
    19f8:	95 33       	cpi	r25, 0x35	; 53
    19fa:	11 f4       	brne	.+4      	; 0x1a00 <vfprintf+0x338>
    19fc:	04 ff       	sbrs	r16, 4
    19fe:	81 e3       	ldi	r24, 0x31	; 49
    1a00:	b6 01       	movw	r22, r12
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	4b c0       	rjmp	.+150    	; 0x1a9c <vfprintf+0x3d4>
    1a06:	8a 81       	ldd	r24, Y+2	; 0x02
    1a08:	81 33       	cpi	r24, 0x31	; 49
    1a0a:	09 f0       	breq	.+2      	; 0x1a0e <vfprintf+0x346>
    1a0c:	0f 7e       	andi	r16, 0xEF	; 239
    1a0e:	b6 01       	movw	r22, r12
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a16:	11 11       	cpse	r17, r1
    1a18:	05 c0       	rjmp	.+10     	; 0x1a24 <vfprintf+0x35c>
    1a1a:	34 fc       	sbrc	r3, 4
    1a1c:	18 c0       	rjmp	.+48     	; 0x1a4e <vfprintf+0x386>
    1a1e:	85 e6       	ldi	r24, 0x65	; 101
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	17 c0       	rjmp	.+46     	; 0x1a52 <vfprintf+0x38a>
    1a24:	b6 01       	movw	r22, r12
    1a26:	8e e2       	ldi	r24, 0x2E	; 46
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a2e:	82 e0       	ldi	r24, 0x02	; 2
    1a30:	ee 24       	eor	r14, r14
    1a32:	e3 94       	inc	r14
    1a34:	e8 0e       	add	r14, r24
    1a36:	f3 01       	movw	r30, r6
    1a38:	e8 0f       	add	r30, r24
    1a3a:	f1 1d       	adc	r31, r1
    1a3c:	80 81       	ld	r24, Z
    1a3e:	b6 01       	movw	r22, r12
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a46:	11 50       	subi	r17, 0x01	; 1
    1a48:	8e 2d       	mov	r24, r14
    1a4a:	91 f7       	brne	.-28     	; 0x1a30 <vfprintf+0x368>
    1a4c:	e6 cf       	rjmp	.-52     	; 0x1a1a <vfprintf+0x352>
    1a4e:	85 e4       	ldi	r24, 0x45	; 69
    1a50:	90 e0       	ldi	r25, 0x00	; 0
    1a52:	b6 01       	movw	r22, r12
    1a54:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a58:	57 fc       	sbrc	r5, 7
    1a5a:	05 c0       	rjmp	.+10     	; 0x1a66 <vfprintf+0x39e>
    1a5c:	41 14       	cp	r4, r1
    1a5e:	51 04       	cpc	r5, r1
    1a60:	39 f4       	brne	.+14     	; 0x1a70 <vfprintf+0x3a8>
    1a62:	04 ff       	sbrs	r16, 4
    1a64:	05 c0       	rjmp	.+10     	; 0x1a70 <vfprintf+0x3a8>
    1a66:	51 94       	neg	r5
    1a68:	41 94       	neg	r4
    1a6a:	51 08       	sbc	r5, r1
    1a6c:	8d e2       	ldi	r24, 0x2D	; 45
    1a6e:	01 c0       	rjmp	.+2      	; 0x1a72 <vfprintf+0x3aa>
    1a70:	8b e2       	ldi	r24, 0x2B	; 43
    1a72:	b6 01       	movw	r22, r12
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a7a:	80 e3       	ldi	r24, 0x30	; 48
    1a7c:	9a e0       	ldi	r25, 0x0A	; 10
    1a7e:	49 16       	cp	r4, r25
    1a80:	51 04       	cpc	r5, r1
    1a82:	2c f0       	brlt	.+10     	; 0x1a8e <vfprintf+0x3c6>
    1a84:	8f 5f       	subi	r24, 0xFF	; 255
    1a86:	5a e0       	ldi	r21, 0x0A	; 10
    1a88:	45 1a       	sub	r4, r21
    1a8a:	51 08       	sbc	r5, r1
    1a8c:	f7 cf       	rjmp	.-18     	; 0x1a7c <vfprintf+0x3b4>
    1a8e:	b6 01       	movw	r22, r12
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1a96:	b6 01       	movw	r22, r12
    1a98:	c2 01       	movw	r24, r4
    1a9a:	c0 96       	adiw	r24, 0x30	; 48
    1a9c:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1aa0:	57 c1       	rjmp	.+686    	; 0x1d50 <vfprintf+0x688>
    1aa2:	83 36       	cpi	r24, 0x63	; 99
    1aa4:	31 f0       	breq	.+12     	; 0x1ab2 <vfprintf+0x3ea>
    1aa6:	83 37       	cpi	r24, 0x73	; 115
    1aa8:	79 f0       	breq	.+30     	; 0x1ac8 <vfprintf+0x400>
    1aaa:	83 35       	cpi	r24, 0x53	; 83
    1aac:	09 f0       	breq	.+2      	; 0x1ab0 <vfprintf+0x3e8>
    1aae:	58 c0       	rjmp	.+176    	; 0x1b60 <vfprintf+0x498>
    1ab0:	21 c0       	rjmp	.+66     	; 0x1af4 <vfprintf+0x42c>
    1ab2:	52 01       	movw	r10, r4
    1ab4:	e2 e0       	ldi	r30, 0x02	; 2
    1ab6:	ae 0e       	add	r10, r30
    1ab8:	b1 1c       	adc	r11, r1
    1aba:	f2 01       	movw	r30, r4
    1abc:	80 81       	ld	r24, Z
    1abe:	89 83       	std	Y+1, r24	; 0x01
    1ac0:	01 e0       	ldi	r16, 0x01	; 1
    1ac2:	10 e0       	ldi	r17, 0x00	; 0
    1ac4:	23 01       	movw	r4, r6
    1ac6:	14 c0       	rjmp	.+40     	; 0x1af0 <vfprintf+0x428>
    1ac8:	52 01       	movw	r10, r4
    1aca:	f2 e0       	ldi	r31, 0x02	; 2
    1acc:	af 0e       	add	r10, r31
    1ace:	b1 1c       	adc	r11, r1
    1ad0:	f2 01       	movw	r30, r4
    1ad2:	40 80       	ld	r4, Z
    1ad4:	51 80       	ldd	r5, Z+1	; 0x01
    1ad6:	26 ff       	sbrs	r18, 6
    1ad8:	03 c0       	rjmp	.+6      	; 0x1ae0 <vfprintf+0x418>
    1ada:	61 2f       	mov	r22, r17
    1adc:	70 e0       	ldi	r23, 0x00	; 0
    1ade:	02 c0       	rjmp	.+4      	; 0x1ae4 <vfprintf+0x41c>
    1ae0:	6f ef       	ldi	r22, 0xFF	; 255
    1ae2:	7f ef       	ldi	r23, 0xFF	; 255
    1ae4:	c2 01       	movw	r24, r4
    1ae6:	2a 8b       	std	Y+18, r18	; 0x12
    1ae8:	0e 94 00 10 	call	0x2000	; 0x2000 <strnlen>
    1aec:	8c 01       	movw	r16, r24
    1aee:	2a 89       	ldd	r18, Y+18	; 0x12
    1af0:	2f 77       	andi	r18, 0x7F	; 127
    1af2:	15 c0       	rjmp	.+42     	; 0x1b1e <vfprintf+0x456>
    1af4:	52 01       	movw	r10, r4
    1af6:	f2 e0       	ldi	r31, 0x02	; 2
    1af8:	af 0e       	add	r10, r31
    1afa:	b1 1c       	adc	r11, r1
    1afc:	f2 01       	movw	r30, r4
    1afe:	40 80       	ld	r4, Z
    1b00:	51 80       	ldd	r5, Z+1	; 0x01
    1b02:	26 ff       	sbrs	r18, 6
    1b04:	03 c0       	rjmp	.+6      	; 0x1b0c <vfprintf+0x444>
    1b06:	61 2f       	mov	r22, r17
    1b08:	70 e0       	ldi	r23, 0x00	; 0
    1b0a:	02 c0       	rjmp	.+4      	; 0x1b10 <vfprintf+0x448>
    1b0c:	6f ef       	ldi	r22, 0xFF	; 255
    1b0e:	7f ef       	ldi	r23, 0xFF	; 255
    1b10:	c2 01       	movw	r24, r4
    1b12:	2a 8b       	std	Y+18, r18	; 0x12
    1b14:	0e 94 f5 0f 	call	0x1fea	; 0x1fea <strnlen_P>
    1b18:	8c 01       	movw	r16, r24
    1b1a:	2a 89       	ldd	r18, Y+18	; 0x12
    1b1c:	20 68       	ori	r18, 0x80	; 128
    1b1e:	32 2e       	mov	r3, r18
    1b20:	23 fd       	sbrc	r18, 3
    1b22:	1a c0       	rjmp	.+52     	; 0x1b58 <vfprintf+0x490>
    1b24:	8f 2d       	mov	r24, r15
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	08 17       	cp	r16, r24
    1b2a:	19 07       	cpc	r17, r25
    1b2c:	a8 f4       	brcc	.+42     	; 0x1b58 <vfprintf+0x490>
    1b2e:	b6 01       	movw	r22, r12
    1b30:	80 e2       	ldi	r24, 0x20	; 32
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1b38:	fa 94       	dec	r15
    1b3a:	f4 cf       	rjmp	.-24     	; 0x1b24 <vfprintf+0x45c>
    1b3c:	f2 01       	movw	r30, r4
    1b3e:	37 fc       	sbrc	r3, 7
    1b40:	85 91       	lpm	r24, Z+
    1b42:	37 fe       	sbrs	r3, 7
    1b44:	81 91       	ld	r24, Z+
    1b46:	2f 01       	movw	r4, r30
    1b48:	b6 01       	movw	r22, r12
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1b50:	f1 10       	cpse	r15, r1
    1b52:	fa 94       	dec	r15
    1b54:	01 50       	subi	r16, 0x01	; 1
    1b56:	11 09       	sbc	r17, r1
    1b58:	01 15       	cp	r16, r1
    1b5a:	11 05       	cpc	r17, r1
    1b5c:	79 f7       	brne	.-34     	; 0x1b3c <vfprintf+0x474>
    1b5e:	f8 c0       	rjmp	.+496    	; 0x1d50 <vfprintf+0x688>
    1b60:	84 36       	cpi	r24, 0x64	; 100
    1b62:	11 f0       	breq	.+4      	; 0x1b68 <vfprintf+0x4a0>
    1b64:	89 36       	cpi	r24, 0x69	; 105
    1b66:	59 f5       	brne	.+86     	; 0x1bbe <vfprintf+0x4f6>
    1b68:	52 01       	movw	r10, r4
    1b6a:	27 ff       	sbrs	r18, 7
    1b6c:	09 c0       	rjmp	.+18     	; 0x1b80 <vfprintf+0x4b8>
    1b6e:	f4 e0       	ldi	r31, 0x04	; 4
    1b70:	af 0e       	add	r10, r31
    1b72:	b1 1c       	adc	r11, r1
    1b74:	f2 01       	movw	r30, r4
    1b76:	60 81       	ld	r22, Z
    1b78:	71 81       	ldd	r23, Z+1	; 0x01
    1b7a:	82 81       	ldd	r24, Z+2	; 0x02
    1b7c:	93 81       	ldd	r25, Z+3	; 0x03
    1b7e:	0a c0       	rjmp	.+20     	; 0x1b94 <vfprintf+0x4cc>
    1b80:	f2 e0       	ldi	r31, 0x02	; 2
    1b82:	af 0e       	add	r10, r31
    1b84:	b1 1c       	adc	r11, r1
    1b86:	f2 01       	movw	r30, r4
    1b88:	60 81       	ld	r22, Z
    1b8a:	71 81       	ldd	r23, Z+1	; 0x01
    1b8c:	07 2e       	mov	r0, r23
    1b8e:	00 0c       	add	r0, r0
    1b90:	88 0b       	sbc	r24, r24
    1b92:	99 0b       	sbc	r25, r25
    1b94:	2f 76       	andi	r18, 0x6F	; 111
    1b96:	32 2e       	mov	r3, r18
    1b98:	97 ff       	sbrs	r25, 7
    1b9a:	09 c0       	rjmp	.+18     	; 0x1bae <vfprintf+0x4e6>
    1b9c:	90 95       	com	r25
    1b9e:	80 95       	com	r24
    1ba0:	70 95       	com	r23
    1ba2:	61 95       	neg	r22
    1ba4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ba6:	8f 4f       	sbci	r24, 0xFF	; 255
    1ba8:	9f 4f       	sbci	r25, 0xFF	; 255
    1baa:	20 68       	ori	r18, 0x80	; 128
    1bac:	32 2e       	mov	r3, r18
    1bae:	2a e0       	ldi	r18, 0x0A	; 10
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	a3 01       	movw	r20, r6
    1bb4:	0e 94 43 10 	call	0x2086	; 0x2086 <__ultoa_invert>
    1bb8:	e8 2e       	mov	r14, r24
    1bba:	e6 18       	sub	r14, r6
    1bbc:	3f c0       	rjmp	.+126    	; 0x1c3c <vfprintf+0x574>
    1bbe:	02 2f       	mov	r16, r18
    1bc0:	85 37       	cpi	r24, 0x75	; 117
    1bc2:	21 f4       	brne	.+8      	; 0x1bcc <vfprintf+0x504>
    1bc4:	0f 7e       	andi	r16, 0xEF	; 239
    1bc6:	2a e0       	ldi	r18, 0x0A	; 10
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	1d c0       	rjmp	.+58     	; 0x1c06 <vfprintf+0x53e>
    1bcc:	09 7f       	andi	r16, 0xF9	; 249
    1bce:	8f 36       	cpi	r24, 0x6F	; 111
    1bd0:	91 f0       	breq	.+36     	; 0x1bf6 <vfprintf+0x52e>
    1bd2:	18 f4       	brcc	.+6      	; 0x1bda <vfprintf+0x512>
    1bd4:	88 35       	cpi	r24, 0x58	; 88
    1bd6:	59 f0       	breq	.+22     	; 0x1bee <vfprintf+0x526>
    1bd8:	c5 c0       	rjmp	.+394    	; 0x1d64 <vfprintf+0x69c>
    1bda:	80 37       	cpi	r24, 0x70	; 112
    1bdc:	19 f0       	breq	.+6      	; 0x1be4 <vfprintf+0x51c>
    1bde:	88 37       	cpi	r24, 0x78	; 120
    1be0:	11 f0       	breq	.+4      	; 0x1be6 <vfprintf+0x51e>
    1be2:	c0 c0       	rjmp	.+384    	; 0x1d64 <vfprintf+0x69c>
    1be4:	00 61       	ori	r16, 0x10	; 16
    1be6:	04 ff       	sbrs	r16, 4
    1be8:	09 c0       	rjmp	.+18     	; 0x1bfc <vfprintf+0x534>
    1bea:	04 60       	ori	r16, 0x04	; 4
    1bec:	07 c0       	rjmp	.+14     	; 0x1bfc <vfprintf+0x534>
    1bee:	24 ff       	sbrs	r18, 4
    1bf0:	08 c0       	rjmp	.+16     	; 0x1c02 <vfprintf+0x53a>
    1bf2:	06 60       	ori	r16, 0x06	; 6
    1bf4:	06 c0       	rjmp	.+12     	; 0x1c02 <vfprintf+0x53a>
    1bf6:	28 e0       	ldi	r18, 0x08	; 8
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	05 c0       	rjmp	.+10     	; 0x1c06 <vfprintf+0x53e>
    1bfc:	20 e1       	ldi	r18, 0x10	; 16
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	02 c0       	rjmp	.+4      	; 0x1c06 <vfprintf+0x53e>
    1c02:	20 e1       	ldi	r18, 0x10	; 16
    1c04:	32 e0       	ldi	r19, 0x02	; 2
    1c06:	52 01       	movw	r10, r4
    1c08:	07 ff       	sbrs	r16, 7
    1c0a:	09 c0       	rjmp	.+18     	; 0x1c1e <vfprintf+0x556>
    1c0c:	f4 e0       	ldi	r31, 0x04	; 4
    1c0e:	af 0e       	add	r10, r31
    1c10:	b1 1c       	adc	r11, r1
    1c12:	f2 01       	movw	r30, r4
    1c14:	60 81       	ld	r22, Z
    1c16:	71 81       	ldd	r23, Z+1	; 0x01
    1c18:	82 81       	ldd	r24, Z+2	; 0x02
    1c1a:	93 81       	ldd	r25, Z+3	; 0x03
    1c1c:	08 c0       	rjmp	.+16     	; 0x1c2e <vfprintf+0x566>
    1c1e:	f2 e0       	ldi	r31, 0x02	; 2
    1c20:	af 0e       	add	r10, r31
    1c22:	b1 1c       	adc	r11, r1
    1c24:	f2 01       	movw	r30, r4
    1c26:	60 81       	ld	r22, Z
    1c28:	71 81       	ldd	r23, Z+1	; 0x01
    1c2a:	80 e0       	ldi	r24, 0x00	; 0
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	a3 01       	movw	r20, r6
    1c30:	0e 94 43 10 	call	0x2086	; 0x2086 <__ultoa_invert>
    1c34:	e8 2e       	mov	r14, r24
    1c36:	e6 18       	sub	r14, r6
    1c38:	0f 77       	andi	r16, 0x7F	; 127
    1c3a:	30 2e       	mov	r3, r16
    1c3c:	36 fe       	sbrs	r3, 6
    1c3e:	0b c0       	rjmp	.+22     	; 0x1c56 <vfprintf+0x58e>
    1c40:	33 2d       	mov	r19, r3
    1c42:	3e 7f       	andi	r19, 0xFE	; 254
    1c44:	e1 16       	cp	r14, r17
    1c46:	50 f4       	brcc	.+20     	; 0x1c5c <vfprintf+0x594>
    1c48:	34 fe       	sbrs	r3, 4
    1c4a:	0a c0       	rjmp	.+20     	; 0x1c60 <vfprintf+0x598>
    1c4c:	32 fc       	sbrc	r3, 2
    1c4e:	08 c0       	rjmp	.+16     	; 0x1c60 <vfprintf+0x598>
    1c50:	33 2d       	mov	r19, r3
    1c52:	3e 7e       	andi	r19, 0xEE	; 238
    1c54:	05 c0       	rjmp	.+10     	; 0x1c60 <vfprintf+0x598>
    1c56:	0e 2d       	mov	r16, r14
    1c58:	33 2d       	mov	r19, r3
    1c5a:	03 c0       	rjmp	.+6      	; 0x1c62 <vfprintf+0x59a>
    1c5c:	0e 2d       	mov	r16, r14
    1c5e:	01 c0       	rjmp	.+2      	; 0x1c62 <vfprintf+0x59a>
    1c60:	01 2f       	mov	r16, r17
    1c62:	34 ff       	sbrs	r19, 4
    1c64:	0c c0       	rjmp	.+24     	; 0x1c7e <vfprintf+0x5b6>
    1c66:	fe 01       	movw	r30, r28
    1c68:	ee 0d       	add	r30, r14
    1c6a:	f1 1d       	adc	r31, r1
    1c6c:	80 81       	ld	r24, Z
    1c6e:	80 33       	cpi	r24, 0x30	; 48
    1c70:	11 f4       	brne	.+4      	; 0x1c76 <vfprintf+0x5ae>
    1c72:	39 7e       	andi	r19, 0xE9	; 233
    1c74:	08 c0       	rjmp	.+16     	; 0x1c86 <vfprintf+0x5be>
    1c76:	32 ff       	sbrs	r19, 2
    1c78:	05 c0       	rjmp	.+10     	; 0x1c84 <vfprintf+0x5bc>
    1c7a:	0e 5f       	subi	r16, 0xFE	; 254
    1c7c:	04 c0       	rjmp	.+8      	; 0x1c86 <vfprintf+0x5be>
    1c7e:	83 2f       	mov	r24, r19
    1c80:	86 78       	andi	r24, 0x86	; 134
    1c82:	09 f0       	breq	.+2      	; 0x1c86 <vfprintf+0x5be>
    1c84:	0f 5f       	subi	r16, 0xFF	; 255
    1c86:	33 fd       	sbrc	r19, 3
    1c88:	13 c0       	rjmp	.+38     	; 0x1cb0 <vfprintf+0x5e8>
    1c8a:	30 ff       	sbrs	r19, 0
    1c8c:	06 c0       	rjmp	.+12     	; 0x1c9a <vfprintf+0x5d2>
    1c8e:	1e 2d       	mov	r17, r14
    1c90:	0f 15       	cp	r16, r15
    1c92:	18 f4       	brcc	.+6      	; 0x1c9a <vfprintf+0x5d2>
    1c94:	1f 0d       	add	r17, r15
    1c96:	10 1b       	sub	r17, r16
    1c98:	0f 2d       	mov	r16, r15
    1c9a:	0f 15       	cp	r16, r15
    1c9c:	68 f4       	brcc	.+26     	; 0x1cb8 <vfprintf+0x5f0>
    1c9e:	b6 01       	movw	r22, r12
    1ca0:	80 e2       	ldi	r24, 0x20	; 32
    1ca2:	90 e0       	ldi	r25, 0x00	; 0
    1ca4:	3b 8b       	std	Y+19, r19	; 0x13
    1ca6:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1caa:	0f 5f       	subi	r16, 0xFF	; 255
    1cac:	3b 89       	ldd	r19, Y+19	; 0x13
    1cae:	f5 cf       	rjmp	.-22     	; 0x1c9a <vfprintf+0x5d2>
    1cb0:	0f 15       	cp	r16, r15
    1cb2:	10 f4       	brcc	.+4      	; 0x1cb8 <vfprintf+0x5f0>
    1cb4:	f0 1a       	sub	r15, r16
    1cb6:	01 c0       	rjmp	.+2      	; 0x1cba <vfprintf+0x5f2>
    1cb8:	f1 2c       	mov	r15, r1
    1cba:	34 ff       	sbrs	r19, 4
    1cbc:	12 c0       	rjmp	.+36     	; 0x1ce2 <vfprintf+0x61a>
    1cbe:	b6 01       	movw	r22, r12
    1cc0:	80 e3       	ldi	r24, 0x30	; 48
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	3b 8b       	std	Y+19, r19	; 0x13
    1cc6:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1cca:	3b 89       	ldd	r19, Y+19	; 0x13
    1ccc:	32 ff       	sbrs	r19, 2
    1cce:	17 c0       	rjmp	.+46     	; 0x1cfe <vfprintf+0x636>
    1cd0:	31 fd       	sbrc	r19, 1
    1cd2:	03 c0       	rjmp	.+6      	; 0x1cda <vfprintf+0x612>
    1cd4:	88 e7       	ldi	r24, 0x78	; 120
    1cd6:	90 e0       	ldi	r25, 0x00	; 0
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <vfprintf+0x616>
    1cda:	88 e5       	ldi	r24, 0x58	; 88
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	b6 01       	movw	r22, r12
    1ce0:	0c c0       	rjmp	.+24     	; 0x1cfa <vfprintf+0x632>
    1ce2:	83 2f       	mov	r24, r19
    1ce4:	86 78       	andi	r24, 0x86	; 134
    1ce6:	59 f0       	breq	.+22     	; 0x1cfe <vfprintf+0x636>
    1ce8:	31 ff       	sbrs	r19, 1
    1cea:	02 c0       	rjmp	.+4      	; 0x1cf0 <vfprintf+0x628>
    1cec:	8b e2       	ldi	r24, 0x2B	; 43
    1cee:	01 c0       	rjmp	.+2      	; 0x1cf2 <vfprintf+0x62a>
    1cf0:	80 e2       	ldi	r24, 0x20	; 32
    1cf2:	37 fd       	sbrc	r19, 7
    1cf4:	8d e2       	ldi	r24, 0x2D	; 45
    1cf6:	b6 01       	movw	r22, r12
    1cf8:	90 e0       	ldi	r25, 0x00	; 0
    1cfa:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1cfe:	e1 16       	cp	r14, r17
    1d00:	38 f4       	brcc	.+14     	; 0x1d10 <vfprintf+0x648>
    1d02:	b6 01       	movw	r22, r12
    1d04:	80 e3       	ldi	r24, 0x30	; 48
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1d0c:	11 50       	subi	r17, 0x01	; 1
    1d0e:	f7 cf       	rjmp	.-18     	; 0x1cfe <vfprintf+0x636>
    1d10:	ea 94       	dec	r14
    1d12:	f3 01       	movw	r30, r6
    1d14:	ee 0d       	add	r30, r14
    1d16:	f1 1d       	adc	r31, r1
    1d18:	80 81       	ld	r24, Z
    1d1a:	b6 01       	movw	r22, r12
    1d1c:	90 e0       	ldi	r25, 0x00	; 0
    1d1e:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1d22:	e1 10       	cpse	r14, r1
    1d24:	f5 cf       	rjmp	.-22     	; 0x1d10 <vfprintf+0x648>
    1d26:	14 c0       	rjmp	.+40     	; 0x1d50 <vfprintf+0x688>
    1d28:	f4 e0       	ldi	r31, 0x04	; 4
    1d2a:	ff 15       	cp	r31, r15
    1d2c:	58 f5       	brcc	.+86     	; 0x1d84 <vfprintf+0x6bc>
    1d2e:	84 e0       	ldi	r24, 0x04	; 4
    1d30:	f8 1a       	sub	r15, r24
    1d32:	33 fe       	sbrs	r3, 3
    1d34:	1e c0       	rjmp	.+60     	; 0x1d72 <vfprintf+0x6aa>
    1d36:	21 10       	cpse	r2, r1
    1d38:	26 c0       	rjmp	.+76     	; 0x1d86 <vfprintf+0x6be>
    1d3a:	03 ff       	sbrs	r16, 3
    1d3c:	2a c0       	rjmp	.+84     	; 0x1d92 <vfprintf+0x6ca>
    1d3e:	02 e9       	ldi	r16, 0x92	; 146
    1d40:	10 e0       	ldi	r17, 0x00	; 0
    1d42:	f3 2d       	mov	r31, r3
    1d44:	f0 71       	andi	r31, 0x10	; 16
    1d46:	3f 2e       	mov	r3, r31
    1d48:	f8 01       	movw	r30, r16
    1d4a:	84 91       	lpm	r24, Z
    1d4c:	81 11       	cpse	r24, r1
    1d4e:	24 c0       	rjmp	.+72     	; 0x1d98 <vfprintf+0x6d0>
    1d50:	ff 20       	and	r15, r15
    1d52:	09 f4       	brne	.+2      	; 0x1d56 <vfprintf+0x68e>
    1d54:	e5 cc       	rjmp	.-1590   	; 0x1720 <vfprintf+0x58>
    1d56:	b6 01       	movw	r22, r12
    1d58:	80 e2       	ldi	r24, 0x20	; 32
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1d60:	fa 94       	dec	r15
    1d62:	f6 cf       	rjmp	.-20     	; 0x1d50 <vfprintf+0x688>
    1d64:	f6 01       	movw	r30, r12
    1d66:	86 81       	ldd	r24, Z+6	; 0x06
    1d68:	97 81       	ldd	r25, Z+7	; 0x07
    1d6a:	26 c0       	rjmp	.+76     	; 0x1db8 <vfprintf+0x6f0>
    1d6c:	8f ef       	ldi	r24, 0xFF	; 255
    1d6e:	9f ef       	ldi	r25, 0xFF	; 255
    1d70:	23 c0       	rjmp	.+70     	; 0x1db8 <vfprintf+0x6f0>
    1d72:	b6 01       	movw	r22, r12
    1d74:	80 e2       	ldi	r24, 0x20	; 32
    1d76:	90 e0       	ldi	r25, 0x00	; 0
    1d78:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1d7c:	fa 94       	dec	r15
    1d7e:	f1 10       	cpse	r15, r1
    1d80:	f8 cf       	rjmp	.-16     	; 0x1d72 <vfprintf+0x6aa>
    1d82:	d9 cf       	rjmp	.-78     	; 0x1d36 <vfprintf+0x66e>
    1d84:	f1 2c       	mov	r15, r1
    1d86:	b6 01       	movw	r22, r12
    1d88:	82 2d       	mov	r24, r2
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1d90:	d4 cf       	rjmp	.-88     	; 0x1d3a <vfprintf+0x672>
    1d92:	06 e9       	ldi	r16, 0x96	; 150
    1d94:	10 e0       	ldi	r17, 0x00	; 0
    1d96:	d5 cf       	rjmp	.-86     	; 0x1d42 <vfprintf+0x67a>
    1d98:	31 10       	cpse	r3, r1
    1d9a:	80 52       	subi	r24, 0x20	; 32
    1d9c:	b6 01       	movw	r22, r12
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	0e 94 0b 10 	call	0x2016	; 0x2016 <fputc>
    1da4:	0f 5f       	subi	r16, 0xFF	; 255
    1da6:	1f 4f       	sbci	r17, 0xFF	; 255
    1da8:	cf cf       	rjmp	.-98     	; 0x1d48 <vfprintf+0x680>
    1daa:	23 e0       	ldi	r18, 0x03	; 3
    1dac:	2f 15       	cp	r18, r15
    1dae:	10 f4       	brcc	.+4      	; 0x1db4 <vfprintf+0x6ec>
    1db0:	83 e0       	ldi	r24, 0x03	; 3
    1db2:	be cf       	rjmp	.-132    	; 0x1d30 <vfprintf+0x668>
    1db4:	f1 2c       	mov	r15, r1
    1db6:	c1 cf       	rjmp	.-126    	; 0x1d3a <vfprintf+0x672>
    1db8:	63 96       	adiw	r28, 0x13	; 19
    1dba:	e2 e1       	ldi	r30, 0x12	; 18
    1dbc:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__epilogue_restores__>

00001dc0 <__tablejump2__>:
    1dc0:	ee 0f       	add	r30, r30
    1dc2:	ff 1f       	adc	r31, r31
    1dc4:	05 90       	lpm	r0, Z+
    1dc6:	f4 91       	lpm	r31, Z
    1dc8:	e0 2d       	mov	r30, r0
    1dca:	09 94       	ijmp

00001dcc <__prologue_saves__>:
    1dcc:	2f 92       	push	r2
    1dce:	3f 92       	push	r3
    1dd0:	4f 92       	push	r4
    1dd2:	5f 92       	push	r5
    1dd4:	6f 92       	push	r6
    1dd6:	7f 92       	push	r7
    1dd8:	8f 92       	push	r8
    1dda:	9f 92       	push	r9
    1ddc:	af 92       	push	r10
    1dde:	bf 92       	push	r11
    1de0:	cf 92       	push	r12
    1de2:	df 92       	push	r13
    1de4:	ef 92       	push	r14
    1de6:	ff 92       	push	r15
    1de8:	0f 93       	push	r16
    1dea:	1f 93       	push	r17
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	cd b7       	in	r28, 0x3d	; 61
    1df2:	de b7       	in	r29, 0x3e	; 62
    1df4:	ca 1b       	sub	r28, r26
    1df6:	db 0b       	sbc	r29, r27
    1df8:	0f b6       	in	r0, 0x3f	; 63
    1dfa:	f8 94       	cli
    1dfc:	de bf       	out	0x3e, r29	; 62
    1dfe:	0f be       	out	0x3f, r0	; 63
    1e00:	cd bf       	out	0x3d, r28	; 61
    1e02:	09 94       	ijmp

00001e04 <__epilogue_restores__>:
    1e04:	2a 88       	ldd	r2, Y+18	; 0x12
    1e06:	39 88       	ldd	r3, Y+17	; 0x11
    1e08:	48 88       	ldd	r4, Y+16	; 0x10
    1e0a:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e0c:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e0e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e10:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e12:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e14:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e16:	b9 84       	ldd	r11, Y+9	; 0x09
    1e18:	c8 84       	ldd	r12, Y+8	; 0x08
    1e1a:	df 80       	ldd	r13, Y+7	; 0x07
    1e1c:	ee 80       	ldd	r14, Y+6	; 0x06
    1e1e:	fd 80       	ldd	r15, Y+5	; 0x05
    1e20:	0c 81       	ldd	r16, Y+4	; 0x04
    1e22:	1b 81       	ldd	r17, Y+3	; 0x03
    1e24:	aa 81       	ldd	r26, Y+2	; 0x02
    1e26:	b9 81       	ldd	r27, Y+1	; 0x01
    1e28:	ce 0f       	add	r28, r30
    1e2a:	d1 1d       	adc	r29, r1
    1e2c:	0f b6       	in	r0, 0x3f	; 63
    1e2e:	f8 94       	cli
    1e30:	de bf       	out	0x3e, r29	; 62
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	cd bf       	out	0x3d, r28	; 61
    1e36:	ed 01       	movw	r28, r26
    1e38:	08 95       	ret

00001e3a <__ftoa_engine>:
    1e3a:	28 30       	cpi	r18, 0x08	; 8
    1e3c:	08 f0       	brcs	.+2      	; 0x1e40 <__ftoa_engine+0x6>
    1e3e:	27 e0       	ldi	r18, 0x07	; 7
    1e40:	33 27       	eor	r19, r19
    1e42:	da 01       	movw	r26, r20
    1e44:	99 0f       	add	r25, r25
    1e46:	31 1d       	adc	r19, r1
    1e48:	87 fd       	sbrc	r24, 7
    1e4a:	91 60       	ori	r25, 0x01	; 1
    1e4c:	00 96       	adiw	r24, 0x00	; 0
    1e4e:	61 05       	cpc	r22, r1
    1e50:	71 05       	cpc	r23, r1
    1e52:	39 f4       	brne	.+14     	; 0x1e62 <__ftoa_engine+0x28>
    1e54:	32 60       	ori	r19, 0x02	; 2
    1e56:	2e 5f       	subi	r18, 0xFE	; 254
    1e58:	3d 93       	st	X+, r19
    1e5a:	30 e3       	ldi	r19, 0x30	; 48
    1e5c:	2a 95       	dec	r18
    1e5e:	e1 f7       	brne	.-8      	; 0x1e58 <__ftoa_engine+0x1e>
    1e60:	08 95       	ret
    1e62:	9f 3f       	cpi	r25, 0xFF	; 255
    1e64:	30 f0       	brcs	.+12     	; 0x1e72 <__ftoa_engine+0x38>
    1e66:	80 38       	cpi	r24, 0x80	; 128
    1e68:	71 05       	cpc	r23, r1
    1e6a:	61 05       	cpc	r22, r1
    1e6c:	09 f0       	breq	.+2      	; 0x1e70 <__ftoa_engine+0x36>
    1e6e:	3c 5f       	subi	r19, 0xFC	; 252
    1e70:	3c 5f       	subi	r19, 0xFC	; 252
    1e72:	3d 93       	st	X+, r19
    1e74:	91 30       	cpi	r25, 0x01	; 1
    1e76:	08 f0       	brcs	.+2      	; 0x1e7a <__ftoa_engine+0x40>
    1e78:	80 68       	ori	r24, 0x80	; 128
    1e7a:	91 1d       	adc	r25, r1
    1e7c:	df 93       	push	r29
    1e7e:	cf 93       	push	r28
    1e80:	1f 93       	push	r17
    1e82:	0f 93       	push	r16
    1e84:	ff 92       	push	r15
    1e86:	ef 92       	push	r14
    1e88:	19 2f       	mov	r17, r25
    1e8a:	98 7f       	andi	r25, 0xF8	; 248
    1e8c:	96 95       	lsr	r25
    1e8e:	e9 2f       	mov	r30, r25
    1e90:	96 95       	lsr	r25
    1e92:	96 95       	lsr	r25
    1e94:	e9 0f       	add	r30, r25
    1e96:	ff 27       	eor	r31, r31
    1e98:	ec 50       	subi	r30, 0x0C	; 12
    1e9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e9c:	99 27       	eor	r25, r25
    1e9e:	33 27       	eor	r19, r19
    1ea0:	ee 24       	eor	r14, r14
    1ea2:	ff 24       	eor	r15, r15
    1ea4:	a7 01       	movw	r20, r14
    1ea6:	e7 01       	movw	r28, r14
    1ea8:	05 90       	lpm	r0, Z+
    1eaa:	08 94       	sec
    1eac:	07 94       	ror	r0
    1eae:	28 f4       	brcc	.+10     	; 0x1eba <__ftoa_engine+0x80>
    1eb0:	36 0f       	add	r19, r22
    1eb2:	e7 1e       	adc	r14, r23
    1eb4:	f8 1e       	adc	r15, r24
    1eb6:	49 1f       	adc	r20, r25
    1eb8:	51 1d       	adc	r21, r1
    1eba:	66 0f       	add	r22, r22
    1ebc:	77 1f       	adc	r23, r23
    1ebe:	88 1f       	adc	r24, r24
    1ec0:	99 1f       	adc	r25, r25
    1ec2:	06 94       	lsr	r0
    1ec4:	a1 f7       	brne	.-24     	; 0x1eae <__ftoa_engine+0x74>
    1ec6:	05 90       	lpm	r0, Z+
    1ec8:	07 94       	ror	r0
    1eca:	28 f4       	brcc	.+10     	; 0x1ed6 <__ftoa_engine+0x9c>
    1ecc:	e7 0e       	add	r14, r23
    1ece:	f8 1e       	adc	r15, r24
    1ed0:	49 1f       	adc	r20, r25
    1ed2:	56 1f       	adc	r21, r22
    1ed4:	c1 1d       	adc	r28, r1
    1ed6:	77 0f       	add	r23, r23
    1ed8:	88 1f       	adc	r24, r24
    1eda:	99 1f       	adc	r25, r25
    1edc:	66 1f       	adc	r22, r22
    1ede:	06 94       	lsr	r0
    1ee0:	a1 f7       	brne	.-24     	; 0x1eca <__ftoa_engine+0x90>
    1ee2:	05 90       	lpm	r0, Z+
    1ee4:	07 94       	ror	r0
    1ee6:	28 f4       	brcc	.+10     	; 0x1ef2 <__ftoa_engine+0xb8>
    1ee8:	f8 0e       	add	r15, r24
    1eea:	49 1f       	adc	r20, r25
    1eec:	56 1f       	adc	r21, r22
    1eee:	c7 1f       	adc	r28, r23
    1ef0:	d1 1d       	adc	r29, r1
    1ef2:	88 0f       	add	r24, r24
    1ef4:	99 1f       	adc	r25, r25
    1ef6:	66 1f       	adc	r22, r22
    1ef8:	77 1f       	adc	r23, r23
    1efa:	06 94       	lsr	r0
    1efc:	a1 f7       	brne	.-24     	; 0x1ee6 <__ftoa_engine+0xac>
    1efe:	05 90       	lpm	r0, Z+
    1f00:	07 94       	ror	r0
    1f02:	20 f4       	brcc	.+8      	; 0x1f0c <__ftoa_engine+0xd2>
    1f04:	49 0f       	add	r20, r25
    1f06:	56 1f       	adc	r21, r22
    1f08:	c7 1f       	adc	r28, r23
    1f0a:	d8 1f       	adc	r29, r24
    1f0c:	99 0f       	add	r25, r25
    1f0e:	66 1f       	adc	r22, r22
    1f10:	77 1f       	adc	r23, r23
    1f12:	88 1f       	adc	r24, r24
    1f14:	06 94       	lsr	r0
    1f16:	a9 f7       	brne	.-22     	; 0x1f02 <__ftoa_engine+0xc8>
    1f18:	84 91       	lpm	r24, Z
    1f1a:	10 95       	com	r17
    1f1c:	17 70       	andi	r17, 0x07	; 7
    1f1e:	41 f0       	breq	.+16     	; 0x1f30 <__ftoa_engine+0xf6>
    1f20:	d6 95       	lsr	r29
    1f22:	c7 95       	ror	r28
    1f24:	57 95       	ror	r21
    1f26:	47 95       	ror	r20
    1f28:	f7 94       	ror	r15
    1f2a:	e7 94       	ror	r14
    1f2c:	1a 95       	dec	r17
    1f2e:	c1 f7       	brne	.-16     	; 0x1f20 <__ftoa_engine+0xe6>
    1f30:	ea e9       	ldi	r30, 0x9A	; 154
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	68 94       	set
    1f36:	15 90       	lpm	r1, Z+
    1f38:	15 91       	lpm	r17, Z+
    1f3a:	35 91       	lpm	r19, Z+
    1f3c:	65 91       	lpm	r22, Z+
    1f3e:	95 91       	lpm	r25, Z+
    1f40:	05 90       	lpm	r0, Z+
    1f42:	7f e2       	ldi	r23, 0x2F	; 47
    1f44:	73 95       	inc	r23
    1f46:	e1 18       	sub	r14, r1
    1f48:	f1 0a       	sbc	r15, r17
    1f4a:	43 0b       	sbc	r20, r19
    1f4c:	56 0b       	sbc	r21, r22
    1f4e:	c9 0b       	sbc	r28, r25
    1f50:	d0 09       	sbc	r29, r0
    1f52:	c0 f7       	brcc	.-16     	; 0x1f44 <__ftoa_engine+0x10a>
    1f54:	e1 0c       	add	r14, r1
    1f56:	f1 1e       	adc	r15, r17
    1f58:	43 1f       	adc	r20, r19
    1f5a:	56 1f       	adc	r21, r22
    1f5c:	c9 1f       	adc	r28, r25
    1f5e:	d0 1d       	adc	r29, r0
    1f60:	7e f4       	brtc	.+30     	; 0x1f80 <__ftoa_engine+0x146>
    1f62:	70 33       	cpi	r23, 0x30	; 48
    1f64:	11 f4       	brne	.+4      	; 0x1f6a <__ftoa_engine+0x130>
    1f66:	8a 95       	dec	r24
    1f68:	e6 cf       	rjmp	.-52     	; 0x1f36 <__ftoa_engine+0xfc>
    1f6a:	e8 94       	clt
    1f6c:	01 50       	subi	r16, 0x01	; 1
    1f6e:	30 f0       	brcs	.+12     	; 0x1f7c <__ftoa_engine+0x142>
    1f70:	08 0f       	add	r16, r24
    1f72:	0a f4       	brpl	.+2      	; 0x1f76 <__ftoa_engine+0x13c>
    1f74:	00 27       	eor	r16, r16
    1f76:	02 17       	cp	r16, r18
    1f78:	08 f4       	brcc	.+2      	; 0x1f7c <__ftoa_engine+0x142>
    1f7a:	20 2f       	mov	r18, r16
    1f7c:	23 95       	inc	r18
    1f7e:	02 2f       	mov	r16, r18
    1f80:	7a 33       	cpi	r23, 0x3A	; 58
    1f82:	28 f0       	brcs	.+10     	; 0x1f8e <__ftoa_engine+0x154>
    1f84:	79 e3       	ldi	r23, 0x39	; 57
    1f86:	7d 93       	st	X+, r23
    1f88:	2a 95       	dec	r18
    1f8a:	e9 f7       	brne	.-6      	; 0x1f86 <__ftoa_engine+0x14c>
    1f8c:	10 c0       	rjmp	.+32     	; 0x1fae <__ftoa_engine+0x174>
    1f8e:	7d 93       	st	X+, r23
    1f90:	2a 95       	dec	r18
    1f92:	89 f6       	brne	.-94     	; 0x1f36 <__ftoa_engine+0xfc>
    1f94:	06 94       	lsr	r0
    1f96:	97 95       	ror	r25
    1f98:	67 95       	ror	r22
    1f9a:	37 95       	ror	r19
    1f9c:	17 95       	ror	r17
    1f9e:	17 94       	ror	r1
    1fa0:	e1 18       	sub	r14, r1
    1fa2:	f1 0a       	sbc	r15, r17
    1fa4:	43 0b       	sbc	r20, r19
    1fa6:	56 0b       	sbc	r21, r22
    1fa8:	c9 0b       	sbc	r28, r25
    1faa:	d0 09       	sbc	r29, r0
    1fac:	98 f0       	brcs	.+38     	; 0x1fd4 <__ftoa_engine+0x19a>
    1fae:	23 95       	inc	r18
    1fb0:	7e 91       	ld	r23, -X
    1fb2:	73 95       	inc	r23
    1fb4:	7a 33       	cpi	r23, 0x3A	; 58
    1fb6:	08 f0       	brcs	.+2      	; 0x1fba <__ftoa_engine+0x180>
    1fb8:	70 e3       	ldi	r23, 0x30	; 48
    1fba:	7c 93       	st	X, r23
    1fbc:	20 13       	cpse	r18, r16
    1fbe:	b8 f7       	brcc	.-18     	; 0x1fae <__ftoa_engine+0x174>
    1fc0:	7e 91       	ld	r23, -X
    1fc2:	70 61       	ori	r23, 0x10	; 16
    1fc4:	7d 93       	st	X+, r23
    1fc6:	30 f0       	brcs	.+12     	; 0x1fd4 <__ftoa_engine+0x19a>
    1fc8:	83 95       	inc	r24
    1fca:	71 e3       	ldi	r23, 0x31	; 49
    1fcc:	7d 93       	st	X+, r23
    1fce:	70 e3       	ldi	r23, 0x30	; 48
    1fd0:	2a 95       	dec	r18
    1fd2:	e1 f7       	brne	.-8      	; 0x1fcc <__ftoa_engine+0x192>
    1fd4:	11 24       	eor	r1, r1
    1fd6:	ef 90       	pop	r14
    1fd8:	ff 90       	pop	r15
    1fda:	0f 91       	pop	r16
    1fdc:	1f 91       	pop	r17
    1fde:	cf 91       	pop	r28
    1fe0:	df 91       	pop	r29
    1fe2:	99 27       	eor	r25, r25
    1fe4:	87 fd       	sbrc	r24, 7
    1fe6:	90 95       	com	r25
    1fe8:	08 95       	ret

00001fea <strnlen_P>:
    1fea:	fc 01       	movw	r30, r24
    1fec:	05 90       	lpm	r0, Z+
    1fee:	61 50       	subi	r22, 0x01	; 1
    1ff0:	70 40       	sbci	r23, 0x00	; 0
    1ff2:	01 10       	cpse	r0, r1
    1ff4:	d8 f7       	brcc	.-10     	; 0x1fec <strnlen_P+0x2>
    1ff6:	80 95       	com	r24
    1ff8:	90 95       	com	r25
    1ffa:	8e 0f       	add	r24, r30
    1ffc:	9f 1f       	adc	r25, r31
    1ffe:	08 95       	ret

00002000 <strnlen>:
    2000:	fc 01       	movw	r30, r24
    2002:	61 50       	subi	r22, 0x01	; 1
    2004:	70 40       	sbci	r23, 0x00	; 0
    2006:	01 90       	ld	r0, Z+
    2008:	01 10       	cpse	r0, r1
    200a:	d8 f7       	brcc	.-10     	; 0x2002 <strnlen+0x2>
    200c:	80 95       	com	r24
    200e:	90 95       	com	r25
    2010:	8e 0f       	add	r24, r30
    2012:	9f 1f       	adc	r25, r31
    2014:	08 95       	ret

00002016 <fputc>:
    2016:	0f 93       	push	r16
    2018:	1f 93       	push	r17
    201a:	cf 93       	push	r28
    201c:	df 93       	push	r29
    201e:	fb 01       	movw	r30, r22
    2020:	23 81       	ldd	r18, Z+3	; 0x03
    2022:	21 fd       	sbrc	r18, 1
    2024:	03 c0       	rjmp	.+6      	; 0x202c <fputc+0x16>
    2026:	8f ef       	ldi	r24, 0xFF	; 255
    2028:	9f ef       	ldi	r25, 0xFF	; 255
    202a:	28 c0       	rjmp	.+80     	; 0x207c <fputc+0x66>
    202c:	22 ff       	sbrs	r18, 2
    202e:	16 c0       	rjmp	.+44     	; 0x205c <fputc+0x46>
    2030:	46 81       	ldd	r20, Z+6	; 0x06
    2032:	57 81       	ldd	r21, Z+7	; 0x07
    2034:	24 81       	ldd	r18, Z+4	; 0x04
    2036:	35 81       	ldd	r19, Z+5	; 0x05
    2038:	42 17       	cp	r20, r18
    203a:	53 07       	cpc	r21, r19
    203c:	44 f4       	brge	.+16     	; 0x204e <fputc+0x38>
    203e:	a0 81       	ld	r26, Z
    2040:	b1 81       	ldd	r27, Z+1	; 0x01
    2042:	9d 01       	movw	r18, r26
    2044:	2f 5f       	subi	r18, 0xFF	; 255
    2046:	3f 4f       	sbci	r19, 0xFF	; 255
    2048:	31 83       	std	Z+1, r19	; 0x01
    204a:	20 83       	st	Z, r18
    204c:	8c 93       	st	X, r24
    204e:	26 81       	ldd	r18, Z+6	; 0x06
    2050:	37 81       	ldd	r19, Z+7	; 0x07
    2052:	2f 5f       	subi	r18, 0xFF	; 255
    2054:	3f 4f       	sbci	r19, 0xFF	; 255
    2056:	37 83       	std	Z+7, r19	; 0x07
    2058:	26 83       	std	Z+6, r18	; 0x06
    205a:	10 c0       	rjmp	.+32     	; 0x207c <fputc+0x66>
    205c:	eb 01       	movw	r28, r22
    205e:	09 2f       	mov	r16, r25
    2060:	18 2f       	mov	r17, r24
    2062:	00 84       	ldd	r0, Z+8	; 0x08
    2064:	f1 85       	ldd	r31, Z+9	; 0x09
    2066:	e0 2d       	mov	r30, r0
    2068:	09 95       	icall
    206a:	89 2b       	or	r24, r25
    206c:	e1 f6       	brne	.-72     	; 0x2026 <fputc+0x10>
    206e:	8e 81       	ldd	r24, Y+6	; 0x06
    2070:	9f 81       	ldd	r25, Y+7	; 0x07
    2072:	01 96       	adiw	r24, 0x01	; 1
    2074:	9f 83       	std	Y+7, r25	; 0x07
    2076:	8e 83       	std	Y+6, r24	; 0x06
    2078:	81 2f       	mov	r24, r17
    207a:	90 2f       	mov	r25, r16
    207c:	df 91       	pop	r29
    207e:	cf 91       	pop	r28
    2080:	1f 91       	pop	r17
    2082:	0f 91       	pop	r16
    2084:	08 95       	ret

00002086 <__ultoa_invert>:
    2086:	fa 01       	movw	r30, r20
    2088:	aa 27       	eor	r26, r26
    208a:	28 30       	cpi	r18, 0x08	; 8
    208c:	51 f1       	breq	.+84     	; 0x20e2 <__ultoa_invert+0x5c>
    208e:	20 31       	cpi	r18, 0x10	; 16
    2090:	81 f1       	breq	.+96     	; 0x20f2 <__ultoa_invert+0x6c>
    2092:	e8 94       	clt
    2094:	6f 93       	push	r22
    2096:	6e 7f       	andi	r22, 0xFE	; 254
    2098:	6e 5f       	subi	r22, 0xFE	; 254
    209a:	7f 4f       	sbci	r23, 0xFF	; 255
    209c:	8f 4f       	sbci	r24, 0xFF	; 255
    209e:	9f 4f       	sbci	r25, 0xFF	; 255
    20a0:	af 4f       	sbci	r26, 0xFF	; 255
    20a2:	b1 e0       	ldi	r27, 0x01	; 1
    20a4:	3e d0       	rcall	.+124    	; 0x2122 <__ultoa_invert+0x9c>
    20a6:	b4 e0       	ldi	r27, 0x04	; 4
    20a8:	3c d0       	rcall	.+120    	; 0x2122 <__ultoa_invert+0x9c>
    20aa:	67 0f       	add	r22, r23
    20ac:	78 1f       	adc	r23, r24
    20ae:	89 1f       	adc	r24, r25
    20b0:	9a 1f       	adc	r25, r26
    20b2:	a1 1d       	adc	r26, r1
    20b4:	68 0f       	add	r22, r24
    20b6:	79 1f       	adc	r23, r25
    20b8:	8a 1f       	adc	r24, r26
    20ba:	91 1d       	adc	r25, r1
    20bc:	a1 1d       	adc	r26, r1
    20be:	6a 0f       	add	r22, r26
    20c0:	71 1d       	adc	r23, r1
    20c2:	81 1d       	adc	r24, r1
    20c4:	91 1d       	adc	r25, r1
    20c6:	a1 1d       	adc	r26, r1
    20c8:	20 d0       	rcall	.+64     	; 0x210a <__ultoa_invert+0x84>
    20ca:	09 f4       	brne	.+2      	; 0x20ce <__ultoa_invert+0x48>
    20cc:	68 94       	set
    20ce:	3f 91       	pop	r19
    20d0:	2a e0       	ldi	r18, 0x0A	; 10
    20d2:	26 9f       	mul	r18, r22
    20d4:	11 24       	eor	r1, r1
    20d6:	30 19       	sub	r19, r0
    20d8:	30 5d       	subi	r19, 0xD0	; 208
    20da:	31 93       	st	Z+, r19
    20dc:	de f6       	brtc	.-74     	; 0x2094 <__ultoa_invert+0xe>
    20de:	cf 01       	movw	r24, r30
    20e0:	08 95       	ret
    20e2:	46 2f       	mov	r20, r22
    20e4:	47 70       	andi	r20, 0x07	; 7
    20e6:	40 5d       	subi	r20, 0xD0	; 208
    20e8:	41 93       	st	Z+, r20
    20ea:	b3 e0       	ldi	r27, 0x03	; 3
    20ec:	0f d0       	rcall	.+30     	; 0x210c <__ultoa_invert+0x86>
    20ee:	c9 f7       	brne	.-14     	; 0x20e2 <__ultoa_invert+0x5c>
    20f0:	f6 cf       	rjmp	.-20     	; 0x20de <__ultoa_invert+0x58>
    20f2:	46 2f       	mov	r20, r22
    20f4:	4f 70       	andi	r20, 0x0F	; 15
    20f6:	40 5d       	subi	r20, 0xD0	; 208
    20f8:	4a 33       	cpi	r20, 0x3A	; 58
    20fa:	18 f0       	brcs	.+6      	; 0x2102 <__ultoa_invert+0x7c>
    20fc:	49 5d       	subi	r20, 0xD9	; 217
    20fe:	31 fd       	sbrc	r19, 1
    2100:	40 52       	subi	r20, 0x20	; 32
    2102:	41 93       	st	Z+, r20
    2104:	02 d0       	rcall	.+4      	; 0x210a <__ultoa_invert+0x84>
    2106:	a9 f7       	brne	.-22     	; 0x20f2 <__ultoa_invert+0x6c>
    2108:	ea cf       	rjmp	.-44     	; 0x20de <__ultoa_invert+0x58>
    210a:	b4 e0       	ldi	r27, 0x04	; 4
    210c:	a6 95       	lsr	r26
    210e:	97 95       	ror	r25
    2110:	87 95       	ror	r24
    2112:	77 95       	ror	r23
    2114:	67 95       	ror	r22
    2116:	ba 95       	dec	r27
    2118:	c9 f7       	brne	.-14     	; 0x210c <__ultoa_invert+0x86>
    211a:	00 97       	sbiw	r24, 0x00	; 0
    211c:	61 05       	cpc	r22, r1
    211e:	71 05       	cpc	r23, r1
    2120:	08 95       	ret
    2122:	9b 01       	movw	r18, r22
    2124:	ac 01       	movw	r20, r24
    2126:	0a 2e       	mov	r0, r26
    2128:	06 94       	lsr	r0
    212a:	57 95       	ror	r21
    212c:	47 95       	ror	r20
    212e:	37 95       	ror	r19
    2130:	27 95       	ror	r18
    2132:	ba 95       	dec	r27
    2134:	c9 f7       	brne	.-14     	; 0x2128 <__ultoa_invert+0xa2>
    2136:	62 0f       	add	r22, r18
    2138:	73 1f       	adc	r23, r19
    213a:	84 1f       	adc	r24, r20
    213c:	95 1f       	adc	r25, r21
    213e:	a0 1d       	adc	r26, r0
    2140:	08 95       	ret

00002142 <eeprom_read_block>:
    2142:	dc 01       	movw	r26, r24
    2144:	cb 01       	movw	r24, r22

00002146 <eeprom_read_blraw>:
    2146:	fc 01       	movw	r30, r24
    2148:	f9 99       	sbic	0x1f, 1	; 31
    214a:	fe cf       	rjmp	.-4      	; 0x2148 <eeprom_read_blraw+0x2>
    214c:	06 c0       	rjmp	.+12     	; 0x215a <eeprom_read_blraw+0x14>
    214e:	f2 bd       	out	0x22, r31	; 34
    2150:	e1 bd       	out	0x21, r30	; 33
    2152:	f8 9a       	sbi	0x1f, 0	; 31
    2154:	31 96       	adiw	r30, 0x01	; 1
    2156:	00 b4       	in	r0, 0x20	; 32
    2158:	0d 92       	st	X+, r0
    215a:	41 50       	subi	r20, 0x01	; 1
    215c:	50 40       	sbci	r21, 0x00	; 0
    215e:	b8 f7       	brcc	.-18     	; 0x214e <eeprom_read_blraw+0x8>
    2160:	08 95       	ret

00002162 <eeprom_update_byte>:
    2162:	26 2f       	mov	r18, r22

00002164 <eeprom_update_r18>:
    2164:	f9 99       	sbic	0x1f, 1	; 31
    2166:	fe cf       	rjmp	.-4      	; 0x2164 <eeprom_update_r18>
    2168:	92 bd       	out	0x22, r25	; 34
    216a:	81 bd       	out	0x21, r24	; 33
    216c:	f8 9a       	sbi	0x1f, 0	; 31
    216e:	01 97       	sbiw	r24, 0x01	; 1
    2170:	00 b4       	in	r0, 0x20	; 32
    2172:	02 16       	cp	r0, r18
    2174:	39 f0       	breq	.+14     	; 0x2184 <eeprom_update_r18+0x20>
    2176:	1f ba       	out	0x1f, r1	; 31
    2178:	20 bd       	out	0x20, r18	; 32
    217a:	0f b6       	in	r0, 0x3f	; 63
    217c:	f8 94       	cli
    217e:	fa 9a       	sbi	0x1f, 2	; 31
    2180:	f9 9a       	sbi	0x1f, 1	; 31
    2182:	0f be       	out	0x3f, r0	; 63
    2184:	08 95       	ret

00002186 <eeprom_write_block>:
    2186:	dc 01       	movw	r26, r24
    2188:	cb 01       	movw	r24, r22
    218a:	03 c0       	rjmp	.+6      	; 0x2192 <eeprom_write_block+0xc>
    218c:	2d 91       	ld	r18, X+
    218e:	0e 94 ce 10 	call	0x219c	; 0x219c <eeprom_write_r18>
    2192:	41 50       	subi	r20, 0x01	; 1
    2194:	50 40       	sbci	r21, 0x00	; 0
    2196:	d0 f7       	brcc	.-12     	; 0x218c <eeprom_write_block+0x6>
    2198:	08 95       	ret

0000219a <eeprom_write_byte>:
    219a:	26 2f       	mov	r18, r22

0000219c <eeprom_write_r18>:
    219c:	f9 99       	sbic	0x1f, 1	; 31
    219e:	fe cf       	rjmp	.-4      	; 0x219c <eeprom_write_r18>
    21a0:	1f ba       	out	0x1f, r1	; 31
    21a2:	92 bd       	out	0x22, r25	; 34
    21a4:	81 bd       	out	0x21, r24	; 33
    21a6:	20 bd       	out	0x20, r18	; 32
    21a8:	0f b6       	in	r0, 0x3f	; 63
    21aa:	f8 94       	cli
    21ac:	fa 9a       	sbi	0x1f, 2	; 31
    21ae:	f9 9a       	sbi	0x1f, 1	; 31
    21b0:	0f be       	out	0x3f, r0	; 63
    21b2:	01 96       	adiw	r24, 0x01	; 1
    21b4:	08 95       	ret

000021b6 <_exit>:
    21b6:	f8 94       	cli

000021b8 <__stop_program>:
    21b8:	ff cf       	rjmp	.-2      	; 0x21b8 <__stop_program>
