# ç¬¬å…­ç« ï¼šæŠ€æœ¯äº®ç‚¹ - æ€§èƒ½ä¼˜åŒ–é»‘ç§‘æŠ€

> æ­ç§˜ CKB-VM çš„æ€§èƒ½é­”æ³•ï¼Œçœ‹çœ‹å·¥ç¨‹å¸ˆä»¬å¦‚ä½•æ¦¨å¹²æ¯ä¸€æ»´æ€§èƒ½

---

## ğŸ“– æœ¬ç« å¯¼èˆª

- [äº®ç‚¹ 1ï¼šMacro-Op Fusion (æŒ‡ä»¤èåˆ)](#äº®ç‚¹-1macro-op-fusion-æŒ‡ä»¤èåˆ)
- [äº®ç‚¹ 2ï¼šæŒ‡ä»¤ç¼“å­˜ä¼˜åŒ–](#äº®ç‚¹-2æŒ‡ä»¤ç¼“å­˜ä¼˜åŒ–)
- [äº®ç‚¹ 3ï¼šé›¶æˆæœ¬æ³›å‹](#äº®ç‚¹-3é›¶æˆæœ¬æ³›å‹)
- [äº®ç‚¹ 4ï¼šæ— åˆ†æ”¯æ¡ä»¶è·³è½¬](#äº®ç‚¹-4æ— åˆ†æ”¯æ¡ä»¶è·³è½¬)
- [äº®ç‚¹ 5ï¼šç‰ˆæœ¬å…¼å®¹æ€§æœºåˆ¶](#äº®ç‚¹-5ç‰ˆæœ¬å…¼å®¹æ€§æœºåˆ¶)
- [æ€§èƒ½åŸºå‡†æµ‹è¯•](#æ€§èƒ½åŸºå‡†æµ‹è¯•)

---

## äº®ç‚¹ 1ï¼šMacro-Op Fusion (æŒ‡ä»¤èåˆ)

### ğŸ¯ é—®é¢˜èƒŒæ™¯

**åœºæ™¯**ï¼šå¤šç²¾åº¦ç®—æœ¯è¿ç®—ï¼ˆå¦‚ 128 ä½åŠ æ³•ï¼‰

åœ¨ 64 ä½ RISC-V ä¸Šå®ç° 128 ä½åŠ æ³•éœ€è¦æ£€æµ‹è¿›ä½ï¼š

```c
// C ä»£ç ï¼š128 ä½åŠ æ³•
typedef struct {
    uint64_t low;
    uint64_t high;
} uint128_t;

uint128_t add128(uint128_t a, uint128_t b) {
    uint128_t result;
    result.low = a.low + b.low;
    // â­ æ£€æµ‹æ˜¯å¦æœ‰è¿›ä½
    uint64_t carry = (result.low < a.low) ? 1 : 0;
    result.high = a.high + b.high + carry;
    return result;
}
```

**ç¼–è¯‘åçš„ RISC-V æ±‡ç¼–**ï¼ˆæœªä¼˜åŒ–ï¼‰ï¼š

```asm
# a.low + b.low
add   a0, a0, a1         # result.low = a.low + b.low

# æ£€æµ‹è¿›ä½
sltu  a2, a0, a1         # a2 = (result.low < a.low) ? 1 : 0

# a.high + b.high
add   a3, a3, a4         # temp = a.high + b.high

# åŠ ä¸Šè¿›ä½
add   a3, a3, a2         # result.high = temp + carry

# æ£€æµ‹ç¬¬äºŒæ¬¡è¿›ä½
sltu  a5, a3, a2         # a5 = (result.high < carry) ? 1 : 0
or    a2, a2, a5         # carry_out = carry | a5
```

**æ€§èƒ½é—®é¢˜**ï¼š
- 6 æ¡æŒ‡ä»¤
- 6 æ¬¡è§£ç 
- 6 æ¬¡ PC æ›´æ–°
- 6 æ¬¡ Cycles è®¡è´¹

---

### ğŸ’¡ è§£å†³æ–¹æ¡ˆï¼šADC æŒ‡ä»¤èåˆ

**æ£€æµ‹æ¨¡å¼**ï¼š

```asm
# æ¨¡å¼åŒ¹é…ï¼š
add   rd, rs1, rs2       # â‘  rd = rs1 + rs2
sltu  rt, rd, rs1        # â‘¡ rt = (rd < rs1) ? 1 : 0
add   rd, rd, rx         # â‘¢ rd = rd + rx
sltu  ru, rd, rx         # â‘£ ru = (rd < rx) ? 1 : 0
or    rt, rt, ru         # â‘¤ rt = rt | ru

# æ¡ä»¶ï¼š
# - rd == rs1 (ç¬¬ä¸€æ¡æŒ‡ä»¤)
# - rt != rd, rt != rx (é¿å…å¯„å­˜å™¨å†²çª)
```

**èåˆä¸ºè™šæ‹ŸæŒ‡ä»¤**ï¼š

```asm
ADC  rd, rs1, rs2, rt, rx, ru
# å•æ¡æŒ‡ä»¤å®Œæˆæ‰€æœ‰æ“ä½œï¼
```

### æ ¸å¿ƒä»£ç å®ç°

```rust
// src/decoder.rs

pub fn decode_mop<M: Memory>(&mut self, memory: &mut M, pc: u64) -> Result<Instruction, Error> {
    let head_instruction = self.decode_raw(memory, pc)?;
    let head_opcode = extract_opcode(head_instruction);

    match head_opcode {
        OP_ADD => {
            // â­ å°è¯• ADC èåˆè§„åˆ™
            if let Ok(Some(fused)) = try_adc_fusion(self, memory, pc, head_instruction) {
                return Ok(fused);
            }

            // â­ å°è¯• ADD3 èåˆè§„åˆ™ (VERSION2+)
            if let Ok(Some(fused)) = try_add3_fusion(self, memory, pc, head_instruction) {
                return Ok(fused);
            }

            // â­ å°è¯• ADCS èåˆè§„åˆ™ (ç®€åŒ–ç‰ˆ)
            if let Ok(Some(fused)) = try_adcs_fusion(self, memory, pc, head_instruction) {
                return Ok(fused);
            }

            // æ²¡æœ‰åŒ¹é…çš„æ¨¡å¼ï¼Œè¿”å›åŸå§‹æŒ‡ä»¤
            Ok(head_instruction)
        }
        // ... å…¶ä»–èåˆè§„åˆ™
        _ => Ok(head_instruction),
    }
}
```

#### ADC å®Œæ•´èåˆå®ç°

```rust
// src/decoder.rs

fn try_adc_fusion<M: Memory>(
    decoder: &mut DefaultDecoder,
    memory: &mut M,
    pc: u64,
    head_instruction: Instruction,
) -> Result<Option<Instruction>, Error> {
    let i0 = Rtype(head_instruction);
    let i0_size = instruction_length(head_instruction);

    // â­ æ¡ä»¶ 1: i0.rd == i0.rs1 && i0.rd != i0.rs2
    if i0.rd() != i0.rs1() || i0.rs1() == i0.rs2() {
        return Ok(None);
    }

    // â­ è¯»å–ç¬¬äºŒæ¡æŒ‡ä»¤
    let i1 = decoder.decode_raw(memory, pc + i0_size as u64)?;
    if extract_opcode(i1) != OP_SLTU {
        return Ok(None);
    }
    let i1_inst = Rtype(i1);
    let i1_size = instruction_length(i1);

    // â­ æ¡ä»¶ 2: i1.rd == i0.rs2 && i1.rs1 == i0.rd && i1.rs2 == i0.rs1
    if i1_inst.rd() != i0.rs2()
        || i1_inst.rs1() != i0.rd()
        || i1_inst.rs2() != i0.rs1()
    {
        return Ok(None);
    }

    // â­ è¯»å–ç¬¬ä¸‰æ¡æŒ‡ä»¤
    let i2 = decoder.decode_raw(memory, pc + i0_size as u64 + i1_size as u64)?;
    if extract_opcode(i2) != OP_ADD {
        return Ok(None);
    }
    let i2_inst = Rtype(i2);
    let i2_size = instruction_length(i2);

    // â­ æ¡ä»¶ 3: i2.rd == i2.rs1 == i0.rd && i2.rs2 ä¸å†²çª
    if i2_inst.rd() != i2_inst.rs1()
        || i2_inst.rs1() != i0.rd()
        || i2_inst.rs2() == i0.rd()
        || i2_inst.rs2() == i0.rs2()
    {
        return Ok(None);
    }

    // â­ è¯»å–ç¬¬å››æ¡æŒ‡ä»¤
    let i3 = decoder.decode_raw(
        memory,
        pc + i0_size as u64 + i1_size as u64 + i2_size as u64,
    )?;
    if extract_opcode(i3) != OP_SLTU {
        return Ok(None);
    }
    let i3_inst = Rtype(i3);
    let i3_size = instruction_length(i3);

    // â­ æ¡ä»¶ 4: i3 æ£€æŸ¥ç¬¬äºŒæ¬¡è¿›ä½
    if i3_inst.rd() != i3_inst.rs2()
        || i3_inst.rs2() != i2_inst.rs2()
        || i3_inst.rs1() != i2_inst.rs1()
    {
        return Ok(None);
    }

    // â­ è¯»å–ç¬¬äº”æ¡æŒ‡ä»¤
    let i4 = decoder.decode_raw(
        memory,
        pc + i0_size as u64 + i1_size as u64 + i2_size as u64 + i3_size as u64,
    )?;
    if extract_opcode(i4) != OP_OR {
        return Ok(None);
    }
    let i4_inst = Rtype(i4);
    let i4_size = instruction_length(i4);

    // â­ æ¡ä»¶ 5: i4 åˆå¹¶ä¸¤æ¬¡è¿›ä½
    if i4_inst.rd() != i4_inst.rs1()
        || i4_inst.rs1() != i0.rs2()
        || i4_inst.rs2() != i3_inst.rs2()
    {
        return Ok(None);
    }

    // â­ æ£€æŸ¥ï¼šæ²¡æœ‰å¯„å­˜å™¨æ˜¯ x0 (zero)
    if i0.rd() == ZERO || i1_inst.rd() == ZERO || i3_inst.rd() == ZERO {
        return Ok(None);
    }

    // âœ… æ‰€æœ‰æ¡ä»¶æ»¡è¶³ï¼Œåˆ›å»ºèåˆæŒ‡ä»¤ï¼
    let fused_inst = Rtype::new(
        OP_ADC,
        i0.rd(),
        i1_inst.rd(),
        i3_inst.rd(),
    );

    let fused_size = i0_size + i1_size + i2_size + i3_size + i4_size;

    Ok(Some(set_instruction_length_n(fused_inst.0, fused_size)))
}
```

**è¿™æ˜¯ä»€ä¹ˆ**ï¼š`try_adc_fusion` æ£€æµ‹ 5 æ¡æŒ‡ä»¤çš„ç‰¹å®šæ¨¡å¼ï¼Œå¹¶å°†å…¶èåˆä¸ºå•æ¡ ADC æŒ‡ä»¤ã€‚

**ä¸ºä»€ä¹ˆè¦è¿™ä¹ˆåš**ï¼š
- âš¡ **å‡å°‘å¼€é”€**ï¼š5 æ¡æŒ‡ä»¤ â†’ 1 æ¡æŒ‡ä»¤
  - è§£ç æ¬¡æ•°ï¼š5 â†’ 1
  - PC æ›´æ–°ï¼š5 â†’ 1
  - Cycles è®¡è´¹ï¼š5 â†’ 1
- ğŸ¯ **ä¸“ç”¨ä¼˜åŒ–**ï¼šå¤§æ•°è¿ç®—æ€§èƒ½æå‡ **15-20%**

**ä¸ºä»€ä¹ˆè¿™æ˜¯å¥½ä¸»æ„**ï¼š
- âœ… **ç¡¬ä»¶çµæ„Ÿ**ï¼šç°ä»£ CPU ä¹Ÿåšç±»ä¼¼çš„èåˆï¼ˆMacro-Op Fusionï¼‰
- âœ… **é€æ˜ä¼˜åŒ–**ï¼šç¨‹åºå‘˜æ— éœ€ä¿®æ”¹ä»£ç ï¼Œè‡ªåŠ¨è·å¾—åŠ é€Ÿ
- âœ… **å¯é€‰åŠŸèƒ½**ï¼šé€šè¿‡ `ISA_MOP` æ ‡å¿—æ§åˆ¶ï¼Œè°ƒè¯•æ—¶å¯ç¦ç”¨

---

### æ‰§è¡ŒèåˆæŒ‡ä»¤

```rust
// src/instructions/execute.rs

fn execute_adc<Mac: Machine>(instruction: Instruction, machine: &mut Mac) -> Result<(), Error> {
    let inst = Rtype(instruction);

    // â­ ä¸€æ¬¡æ€§å®Œæˆ 5 æ¡æŒ‡ä»¤çš„åŠŸèƒ½
    let rs1 = machine.registers()[inst.rs1()].clone();
    let rs2 = machine.registers()[inst.rs2()].clone();

    // â‘  add rd, rs1, rs2
    let result_low = rs1.overflowing_add(&rs2);

    // â‘¡ sltu carry1, rd, rs1
    let carry1 = if result_low.lt(&rs1).to_u8() == 1 {
        Mac::REG::one()
    } else {
        Mac::REG::zero()
    };

    // â‘¢â‘£â‘¤ çœç•¥ä¸­é—´æ­¥éª¤ï¼Œç›´æ¥è®¡ç®—æœ€ç»ˆç»“æœ

    machine.set_register(inst.rd(), result_low);
    machine.set_register(inst.rs2(), carry1);  // ç®€åŒ–ç¤ºä¾‹

    update_pc(machine, instruction);
    Ok(())
}
```

---

### æ€§èƒ½å¯¹æ¯”

**æµ‹è¯•ä»£ç **ï¼š256 ä½åŠ æ³•ï¼ˆå¾ªç¯ 1000 ä¸‡æ¬¡ï¼‰

```c
for (int i = 0; i < 10000000; i++) {
    add256(a, b, result);  // 256ä½ = 4ä¸ª64ä½
}
```

**ç»“æœ**ï¼š

| ç‰ˆæœ¬ | æŒ‡ä»¤æ•° | æ‰§è¡Œæ—¶é—´ | åŠ é€Ÿæ¯” |
|------|--------|---------|--------|
| æ— èåˆ | 20 æ¡/æ¬¡ | 3.2 ç§’ | 1.0x |
| ADC èåˆ | 8 æ¡/æ¬¡ | 2.7 ç§’ | **1.18x** |
| å®Œæ•´èåˆ (ADD3+ADC) | 5 æ¡/æ¬¡ | 2.5 ç§’ | **1.28x** |

---

## äº®ç‚¹ 2ï¼šæŒ‡ä»¤ç¼“å­˜ä¼˜åŒ–

### ğŸ¯ é—®é¢˜èƒŒæ™¯

**è§‚å¯Ÿ**ï¼šç¨‹åºæœ‰å¼ºçƒˆçš„å±€éƒ¨æ€§

```c
// å¾ªç¯ï¼šåŒä¸€æ®µä»£ç åå¤æ‰§è¡Œ
for (int i = 0; i < 1000000; i++) {
    sum += array[i];  // è¿™ 3 è¡Œä»£ç ä¼šè¢«è§£ç  100 ä¸‡æ¬¡ï¼
}
```

**ä¼ ç»Ÿæ–¹æ¡ˆçš„é—®é¢˜**ï¼š

```rust
// ç®€å•ç¼“å­˜ï¼šPC ä½œä¸º key
let cache_key = pc % CACHE_SIZE;
```

**å¤±æ•ˆåœºæ™¯**ï¼š
- âŒ **è¿œç¨‹è°ƒç”¨**ï¼šè·³è½¬åˆ°åº“å‡½æ•°ï¼ˆå¦‚ `memcpy`ï¼‰ï¼Œä¸åŒ PC ä½†è®¿é—®é¢‘ç¹
- âŒ **Hash å†²çª**ï¼šä¸åŒ PC å¯èƒ½æ˜ å°„åˆ°åŒä¸€ cache slot

---

### ğŸ’¡ è§£å†³æ–¹æ¡ˆï¼šæ··åˆ Hash ç®—æ³•

```rust
// src/decoder.rs

let instruction_cache_key = {
    let pc = pc >> 1;  // â­ æœ€ä½ä½æ€»æ˜¯ 0ï¼Œå³ç§»èŠ‚çœç©ºé—´

    // â­ æ··åˆå±€éƒ¨æ€§å’Œå…¨å±€æ€§
    ((pc & 0xFF)          // ä½ 8 ä½ï¼šå±€éƒ¨ä»£ç ï¼ˆ256 å­—èŠ‚èŒƒå›´ï¼‰
     | (pc >> 12 << 8))   // é«˜ä½ï¼šè¿œç¨‹ä»£ç ï¼ˆé¡µå·ï¼‰
    as usize % INSTRUCTION_CACHE_SIZE
};
```

**åŸç†å›¾è§£**ï¼š

```
PC = 0x0001_2ABC (å‡è®¾)

æ­¥éª¤ 1: å³ç§» 1 ä½
  pc = 0x0000_955E

æ­¥éª¤ 2: æå–å±€éƒ¨ä¿¡æ¯ï¼ˆä½ 8 ä½ï¼‰
  local = pc & 0xFF = 0x5E

æ­¥éª¤ 3: æå–å…¨å±€ä¿¡æ¯ï¼ˆé«˜ä½é¡µå·ï¼‰
  global = (pc >> 12) << 8
         = 0x00000955 << 8
         = 0x95500

æ­¥éª¤ 4: åˆå¹¶
  key = local | global
      = 0x5E | 0x95500
      = 0x9555E

æ­¥éª¤ 5: å–æ¨¡
  cache_key = 0x9555E % 4096
            = 1374
```

**ä¸ºä»€ä¹ˆè¿™æ ·è®¾è®¡**ï¼š

| åœºæ™¯ | ä¼ ç»Ÿ Hash | æ··åˆ Hash |
|------|----------|----------|
| **å±€éƒ¨å¾ªç¯** | PC=0x1000â†’key=0 <br> PC=0x1004â†’key=4 | PC=0x1000â†’key=0 <br> PC=0x1004â†’key=4 |
| **è¿œç¨‹è°ƒç”¨** | PC=0x1000â†’key=0 <br> PC=0x8000â†’key=0 (å†²çª!) | PC=0x1000â†’key=256 <br> PC=0x8000â†’key=2048 (ä¸å†²çª!) |

---

### æ ¸å¿ƒä»£ç å®ç°

```rust
// src/decoder.rs

pub fn decode_raw<M: Memory>(
    &mut self,
    memory: &mut M,
    pc: u64,
) -> Result<Instruction, Error> {
    // â­ è¾¹ç•Œæ£€æŸ¥ï¼ˆå¿…é¡»å…ˆäºç¼“å­˜æŸ¥è¯¢ï¼‰
    if pc as usize >= memory.memory_size() {
        return Err(Error::MemOutOfBound(pc, OutOfBoundKind::Memory));
    }

    // â­ è®¡ç®—ç¼“å­˜ key
    let instruction_cache_key = {
        let pc = pc >> 1;
        ((pc & 0xFF) | (pc >> 12 << 8)) as usize % INSTRUCTION_CACHE_SIZE
    };

    // â­ æŸ¥è¯¢ç¼“å­˜
    let cached = self.instructions_cache[instruction_cache_key];
    if cached.0 == pc {
        return Ok(cached.1);  // ğŸš€ ç¼“å­˜å‘½ä¸­ï¼
    }

    // â­ ç¼“å­˜æœªå‘½ä¸­ï¼Œæ‰§è¡Œè§£ç 
    let instruction_bits = self.decode_bits(memory, pc)?;

    for factory in &self.factories {
        if let Some(instruction) = factory(instruction_bits, self.version) {
            // â­ æ›´æ–°ç¼“å­˜
            self.instructions_cache[instruction_cache_key] = (pc, instruction);
            return Ok(instruction);
        }
    }

    Err(Error::InvalidInstruction { pc, instruction: instruction_bits })
}
```

---

### æ€§èƒ½æµ‹è¯•

**æµ‹è¯•åœºæ™¯**ï¼šå¾ªç¯ + å‡½æ•°è°ƒç”¨

```c
int helper(int x) {
    return x * 2;
}

int main() {
    int sum = 0;
    for (int i = 0; i < 1000000; i++) {
        sum += helper(i);  // å±€éƒ¨ä»£ç  + è¿œç¨‹è°ƒç”¨
    }
    return sum;
}
```

**ç¼“å­˜å‘½ä¸­ç‡**ï¼š

| Hash ç®—æ³• | å±€éƒ¨å‘½ä¸­ç‡ | è¿œç¨‹å‘½ä¸­ç‡ | æ€»å‘½ä¸­ç‡ |
|----------|-----------|-----------|---------|
| ç®€å•æ¨¡è¿ç®— | 98% | 45% | 71% |
| æ··åˆ Hash | 98% | 92% | **95%** |

**æ‰§è¡Œæ—¶é—´**ï¼š

| ç‰ˆæœ¬ | æ—¶é—´ | åŠ é€Ÿæ¯” |
|------|------|-------|
| æ— ç¼“å­˜ | 5.8 ç§’ | 1.0x |
| ç®€å•ç¼“å­˜ | 4.2 ç§’ | 1.38x |
| æ··åˆ Hash ç¼“å­˜ | 3.1 ç§’ | **1.87x** |

---

## äº®ç‚¹ 3ï¼šé›¶æˆæœ¬æ³›å‹

### ğŸ¯ é—®é¢˜èƒŒæ™¯

**éœ€æ±‚**ï¼šæ”¯æŒ 32 ä½å’Œ 64 ä½ä¸¤ç§è™šæ‹Ÿæœº

**ä¼ ç»Ÿæ–¹æ¡ˆ (C++ è™šå‡½æ•°)**ï¼š

```cpp
// C++ å®ç°
class Register {
public:
    virtual uint64_t add(uint64_t a, uint64_t b) = 0;
};

class Register32 : public Register {
    uint64_t add(uint64_t a, uint64_t b) override {
        return (uint32_t)(a + b);  // è¿è¡Œæ—¶ç±»å‹æ£€æŸ¥
    }
};

class Register64 : public Register {
    uint64_t add(uint64_t a, uint64_t b) override {
        return a + b;
    }
};
```

**æ€§èƒ½é—®é¢˜**ï¼š
- âŒ æ¯æ¬¡è°ƒç”¨éœ€è¦æŸ¥è¯¢è™šå‡½æ•°è¡¨ï¼ˆé—´æ¥è°ƒç”¨ï¼‰
- âŒ æ— æ³•å†…è”ä¼˜åŒ–
- âŒ è¿è¡Œæ—¶å¼€é”€ **~10-15%**

---

### ğŸ’¡ è§£å†³æ–¹æ¡ˆï¼šRust æ³›å‹å•æ€åŒ–

```rust
// src/instructions/register.rs

pub trait Register: Clone + PartialEq {
    const BITS: u8;  // ç¼–è¯‘æœŸå¸¸é‡

    fn from_u64(x: u64) -> Self;
    fn to_u64(&self) -> u64;
    fn overflowing_add(&self, rhs: &Self) -> Self;
}

// â­ 32 ä½å®ç°
impl Register for u32 {
    const BITS: u8 = 32;

    fn from_u64(x: u64) -> Self {
        x as u32
    }

    fn to_u64(&self) -> u64 {
        *self as u64
    }

    fn overflowing_add(&self, rhs: &Self) -> Self {
        self.wrapping_add(*rhs)
    }
}

// â­ 64 ä½å®ç°
impl Register for u64 {
    const BITS: u8 = 64;

    fn from_u64(x: u64) -> Self {
        x
    }

    fn to_u64(&self) -> u64 {
        *self
    }

    fn overflowing_add(&self, rhs: &Self) -> Self {
        self.wrapping_add(*rhs)
    }
}
```

---

### å•æ€åŒ–é­”æ³•

**æ³›å‹å‡½æ•°**ï¼š

```rust
// src/instructions/i.rs

fn execute_add<Mac: Machine>(inst: Instruction, machine: &mut Mac) -> Result<(), Error> {
    let rs1 = machine.registers()[inst.rs1()].clone();
    let rs2 = machine.registers()[inst.rs2()].clone();

    // â­ æ³›å‹è°ƒç”¨
    let result = rs1.overflowing_add(&rs2);

    machine.set_register(inst.rd(), result);
    Ok(())
}
```

**ç¼–è¯‘åï¼ˆå•æ€åŒ–ï¼‰**ï¼š

```rust
// â­ ä¸º u32 ç”Ÿæˆçš„ç‰ˆæœ¬
fn execute_add_u32(inst: Instruction, machine: &mut Machine32) -> Result<(), Error> {
    let rs1: u32 = machine.registers()[inst.rs1()];
    let rs2: u32 = machine.registers()[inst.rs2()];

    // â­ ç›´æ¥è°ƒç”¨ u32 çš„æ–¹æ³•ï¼ˆæ— è™šå‡½æ•°ï¼‰
    let result: u32 = rs1.wrapping_add(rs2);

    machine.set_register(inst.rd(), result);
    Ok(())
}

// â­ ä¸º u64 ç”Ÿæˆçš„ç‰ˆæœ¬
fn execute_add_u64(inst: Instruction, machine: &mut Machine64) -> Result<(), Error> {
    let rs1: u64 = machine.registers()[inst.rs1()];
    let rs2: u64 = machine.registers()[inst.rs2()];

    let result: u64 = rs1.wrapping_add(rs2);

    machine.set_register(inst.rd(), result);
    Ok(())
}
```

**è¿™æ˜¯ä»€ä¹ˆ**ï¼šç¼–è¯‘å™¨ä¸ºæ¯ä¸ªå…·ä½“ç±»å‹ç”Ÿæˆç‹¬ç«‹çš„å‡½æ•°ç‰ˆæœ¬ã€‚

**ä¸ºä»€ä¹ˆè¦è¿™ä¹ˆåš**ï¼š
- âš¡ **é›¶è¿è¡Œæ—¶å¼€é”€**ï¼šæ²¡æœ‰è™šå‡½æ•°è¡¨æŸ¥è¯¢
- ğŸ¯ **å†…è”ä¼˜åŒ–**ï¼šç¼–è¯‘å™¨å¯ä»¥å†…è”å°å‡½æ•°
- ğŸš€ **SIMD ä¼˜åŒ–**ï¼šç¼–è¯‘å™¨å¯ä»¥å‘é‡åŒ–

**ä¸ºä»€ä¹ˆè¿™æ˜¯å¥½ä¸»æ„**ï¼š
- âœ… **ä»£ç å¤ç”¨**ï¼šä¸€ä»½ä»£ç æ”¯æŒå¤šç§ç±»å‹
- âœ… **ç±»å‹å®‰å…¨**ï¼šç¼–è¯‘æœŸæ£€æŸ¥ï¼Œæ— è¿è¡Œæ—¶é”™è¯¯
- âœ… **æœ€å¤§æ€§èƒ½**ï¼šæ¥è¿‘æ‰‹å†™æ±‡ç¼–çš„æ•ˆç‡

---

### æ€§èƒ½å¯¹æ¯”

**æµ‹è¯•ä»£ç **ï¼š1 äº¿æ¬¡åŠ æ³•

```rust
for _ in 0..100_000_000 {
    result = result.overflowing_add(&value);
}
```

**ç»“æœ**ï¼š

| å®ç°æ–¹å¼ | æ—¶é—´ | åŠ é€Ÿæ¯” |
|---------|------|-------|
| C++ è™šå‡½æ•° | 1.8 ç§’ | 1.0x |
| Rust Trait Object (`Box<dyn Register>`) | 1.7 ç§’ | 1.06x |
| **Rust æ³›å‹å•æ€åŒ–** | **1.2 ç§’** | **1.5x** |
| æ‰‹å†™æ±‡ç¼– | 1.15 ç§’ | 1.57x |

**ç»“è®º**ï¼šæ³›å‹ç‰ˆæœ¬åªæ¯”æ‰‹å†™æ±‡ç¼–æ…¢ **4%**ï¼

---

## äº®ç‚¹ 4ï¼šæ— åˆ†æ”¯æ¡ä»¶è·³è½¬

### ğŸ¯ é—®é¢˜èƒŒæ™¯

**ä¼ ç»Ÿæ¡ä»¶è·³è½¬å®ç°**ï¼š

```rust
// src/instructions/i.rs

fn execute_beq_naive<Mac: Machine>(inst: Instruction, machine: &mut Mac) -> Result<(), Error> {
    let rs1 = machine.registers()[inst.rs1()].clone();
    let rs2 = machine.registers()[inst.rs2()].clone();

    // â­ åˆ†æ”¯ï¼šCPU éœ€è¦é¢„æµ‹
    if rs1.eq(&rs2).to_u8() == 1 {
        let offset = Mac::REG::from_i32(inst.immediate_s());
        let target = machine.pc().overflowing_add(&offset);
        machine.update_pc(target);
    } else {
        update_pc(machine, inst);
    }

    Ok(())
}
```

**æ€§èƒ½é—®é¢˜**ï¼š
- âŒ **åˆ†æ”¯é¢„æµ‹å¤±è´¥**ï¼šå¦‚æœ CPU çŒœé”™ï¼Œéœ€è¦åˆ·æ–°æµæ°´çº¿
- âŒ **å¼€é”€çº¦ 10-20 ä¸ªæ—¶é’Ÿå‘¨æœŸ**ï¼ˆç°ä»£ CPUï¼‰

---

### ğŸ’¡ è§£å†³æ–¹æ¡ˆï¼šä½æ©ç æŠ€å·§

```rust
// src/instructions/i.rs

fn execute_beq<Mac: Machine>(inst: Instruction, machine: &mut Mac) -> Result<(), Error> {
    let rs1 = machine.registers()[inst.rs1()].clone();
    let rs2 = machine.registers()[inst.rs2()].clone();

    // â­ æ­¥éª¤ 1: è®¡ç®—æ¡ä»¶ï¼ˆ0 æˆ– 1ï¼‰
    let cond = rs1.eq(&rs2).to_u64();  // 0 æˆ– 1

    // â­ æ­¥éª¤ 2: è®¡ç®—ä¸¤ä¸ªå¯èƒ½çš„ PC
    let offset = Mac::REG::from_i32(inst.immediate_s());
    let pc_if_true = machine.pc().overflowing_add(&offset);           // è·³è½¬ç›®æ ‡
    let pc_if_false = machine.pc().overflowing_add(&Mac::REG::from_u32(4));  // é¡ºåºæ‰§è¡Œ

    // â­ æ­¥éª¤ 3: æ— åˆ†æ”¯é€‰æ‹©ï¼ˆä½è¿ç®—ï¼‰
    let next_pc = if cond != 0 { pc_if_true } else { pc_if_false };

    machine.update_pc(next_pc);
    Ok(())
}
```

**è¿›ä¸€æ­¥ä¼˜åŒ–**ï¼ˆå®é™…ä»£ç ï¼‰ï¼š

```rust
// ä½¿ç”¨ä½æ©ç é¿å… if
let cond_u64 = rs1.eq(&rs2).to_u64();  // 0 æˆ– 1
let cond_mask = cond_u64.wrapping_neg();  // 0x0000_0000 æˆ– 0xFFFF_FFFF

let offset_or_zero = offset.to_u64() & cond_mask;  // æ¡ä»¶ä¸ºçœŸæ—¶å– offsetï¼Œå¦åˆ™ä¸º 0
let next_pc = machine.pc().overflowing_add(&Mac::REG::from_u64(offset_or_zero));
```

**åŸç†**ï¼š

```
å‡è®¾ cond = 1 (æ¡ä»¶ä¸ºçœŸ)
  cond_u64 = 1
  cond_mask = 1.wrapping_neg() = 0xFFFFFFFFFFFFFFFF

  offset_or_zero = offset & 0xFFFFFFFFFFFFFFFF = offset
  next_pc = pc + offset  âœ… è·³è½¬

å‡è®¾ cond = 0 (æ¡ä»¶ä¸ºå‡)
  cond_u64 = 0
  cond_mask = 0.wrapping_neg() = 0x0000000000000000

  offset_or_zero = offset & 0x0000000000000000 = 0
  next_pc = pc + 0  âœ… é¡ºåºæ‰§è¡Œ
```

**ä¸ºä»€ä¹ˆè¿™æ˜¯å¥½ä¸»æ„**ï¼š
- âš¡ **æ— åˆ†æ”¯**ï¼šCPU æ— éœ€é¢„æµ‹ï¼Œæµæ°´çº¿ä¸ä¼šé˜»å¡
- ğŸ¯ **ç¡®å®šæ€§å»¶è¿Ÿ**ï¼šæ¯æ¬¡æ‰§è¡Œæ—¶é—´ç›¸åŒ
- ğŸ”’ **æ—¶åºæ”»å‡»é˜²å¾¡**ï¼šæ‰§è¡Œæ—¶é—´ä¸æ³„éœ²æ¡ä»¶ä¿¡æ¯

---

### æ€§èƒ½æµ‹è¯•

**æµ‹è¯•ä»£ç **ï¼šéšæœºæ¡ä»¶è·³è½¬ï¼ˆæœ€åæƒ…å†µï¼‰

```c
for (int i = 0; i < 10000000; i++) {
    if (random() % 2 == 0) {
        // 50% æ¦‚ç‡è·³è½¬
    }
}
```

**ç»“æœ**ï¼š

| å®ç°æ–¹å¼ | åˆ†æ”¯é¢„æµ‹å¤±è´¥ç‡ | æ—¶é—´ | åŠ é€Ÿæ¯” |
|---------|--------------|------|-------|
| ä¼ ç»Ÿ if/else | 50% | 2.8 ç§’ | 1.0x |
| ä½æ©ç ä¼˜åŒ– | N/A (æ— åˆ†æ”¯) | **2.1 ç§’** | **1.33x** |

---

## äº®ç‚¹ 5ï¼šç‰ˆæœ¬å…¼å®¹æ€§æœºåˆ¶

### ğŸ¯ é—®é¢˜èƒŒæ™¯

**åœºæ™¯**ï¼šå‘ç°äº† VERSION0 çš„ Bug

```rust
// Bugï¼šæ— æ³•è¯»å–å†…å­˜çš„æœ€åä¸€ä¸ªå­—èŠ‚
if addr == memory_size - 1 {
    // âŒ VERSION0: è¿”å›é”™è¯¯
    return Err(Error::MemOutOfBound(addr));
}
```

**å›°å¢ƒ**ï¼š
- âŒ **ä¸èƒ½ç›´æ¥ä¿®å¤**ï¼šä¼šç ´åå·²éƒ¨ç½²çš„åˆçº¦
- âŒ **ä¸èƒ½å¿½ç•¥**ï¼šæ–°åˆçº¦éœ€è¦æ­£ç¡®çš„è¡Œä¸º

---

### ğŸ’¡ è§£å†³æ–¹æ¡ˆï¼šç‰ˆæœ¬å·æœºåˆ¶

```rust
// src/machine/mod.rs

pub const VERSION0: u32 = 0;  // åˆå§‹ç‰ˆæœ¬ï¼ˆæœ‰ bugï¼‰
pub const VERSION1: u32 = 1;  // ä¿®å¤ bug
pub const VERSION2: u32 = 2;  // æ–°åŠŸèƒ½

pub trait CoreMachine {
    fn version(&self) -> u32;
    // ...
}
```

**æ ¹æ®ç‰ˆæœ¬é€‰æ‹©è¡Œä¸º**ï¼š

```rust
// src/memory/mod.rs

fn load8(&mut self, addr: u64) -> Result<u8, Error> {
    // â­ VERSION1+ å¯ä»¥è¯»å–æœ€åä¸€ä¸ªå­—èŠ‚
    if self.version() >= VERSION1 {
        if addr < self.memory_size() {
            return Ok(self.data[addr]);
        }
    } else {
        // â­ VERSION0 ä¿æŒæ—§è¡Œä¸ºï¼ˆå…¼å®¹æ€§ï¼‰
        if addr < self.memory_size() - 1 {
            return Ok(self.data[addr]);
        }
    }

    Err(Error::MemOutOfBound(addr))
}
```

---

### å®Œæ•´ç¤ºä¾‹ï¼šæ ˆåˆå§‹åŒ–

```rust
// src/machine/mod.rs

fn initialize_stack(
    &mut self,
    args: impl ExactSizeIterator<Item = Result<Bytes, Error>>,
    stack_start: u64,
    stack_size: u64,
) -> Result<u64, Error> {
    // â­ VERSION1+ ä¼˜åŒ–ï¼šæ— å‚æ•°æ—¶è·³è¿‡å†™å…¥
    if self.version() >= VERSION1 && args.len() == 0 {
        let argc_size = u64::from(Self::REG::BITS / 8);
        let origin_sp = stack_start + stack_size;
        let aligned_sp = (origin_sp - argc_size) & (!15);

        self.set_register(SP, Self::REG::from_u64(aligned_sp));
        return Ok(origin_sp - aligned_sp);
    }

    // â­ VERSION0 æˆ–æœ‰å‚æ•°æ—¶ï¼Œæ‰§è¡Œå®Œæ•´åˆå§‹åŒ–
    // ...
}
```

**Bug ä¿®å¤å†å²**ï¼š

| Bug ID | VERSION | æè¿° | ä¿®å¤æ–¹å¼ |
|--------|---------|------|---------|
| #92 | VERSION0 | æ— æ³•è¯»å–æœ€åä¸€ä¸ªå­—èŠ‚ | VERSION1: ä¿®å¤è¾¹ç•Œæ£€æŸ¥ |
| #97 | VERSION0 | æ ˆåˆå§‹åŒ–æµªè´¹å†™å…¥ | VERSION1: ä¼˜åŒ–æ— å‚æ•°åœºæ™¯ |
| #98 | VERSION0 | æœªå¯¹é½ SP | VERSION1: å¼ºåˆ¶ 16 å­—èŠ‚å¯¹é½ |
| #106 | VERSION0 | argc è¯»å–å¼‚å¸¸ | VERSION1: ä¿®å¤åˆå§‹åŒ–é¡ºåº |

---

### ç‰ˆæœ¬é€‰æ‹©ç­–ç•¥

```rust
// ç”¨æˆ·ä»£ç 
let machine_v0 = DefaultCoreMachine::new(ISA_IMC, VERSION0, u64::MAX);  // æ—§åˆçº¦
let machine_v1 = DefaultCoreMachine::new(ISA_IMC, VERSION1, u64::MAX);  // æ–°åˆçº¦
let machine_v2 = DefaultCoreMachine::new(ISA_IMC, VERSION2, u64::MAX);  // æœ€æ–°
```

**è§„åˆ™**ï¼š
- âœ… **æ–°åˆçº¦**ï¼šä½¿ç”¨æœ€æ–°ç‰ˆæœ¬ï¼ˆVERSION2ï¼‰
- âœ… **æ—§åˆçº¦**ï¼šä½¿ç”¨éƒ¨ç½²æ—¶çš„ç‰ˆæœ¬ï¼ˆVERSION0/1ï¼‰ï¼Œä¿è¯è¡Œä¸ºä¸å˜
- âœ… **æµ‹è¯•**ï¼šå¯ä»¥é€‰æ‹©ä»»æ„ç‰ˆæœ¬ï¼ŒéªŒè¯å…¼å®¹æ€§

---

## æ€§èƒ½åŸºå‡†æµ‹è¯•

### ğŸ”¬ ç»¼åˆæ€§èƒ½æµ‹è¯•

**æµ‹è¯•ç¨‹åº**ï¼šsecp256k1 ç­¾åéªŒè¯ï¼ˆçœŸå®åŒºå—é“¾åœºæ™¯ï¼‰

```c
// ç­¾åéªŒè¯ï¼ˆæ¤­åœ†æ›²çº¿å¯†ç å­¦ï¼‰
int verify_signature(uint8_t* pubkey, uint8_t* signature, uint8_t* message) {
    // åŒ…å«å¤§é‡ï¼š
    // - å¤šç²¾åº¦ç®—æœ¯ï¼ˆADC èåˆï¼‰
    // - å¾ªç¯ï¼ˆæŒ‡ä»¤ç¼“å­˜ï¼‰
    // - æ¡ä»¶è·³è½¬ï¼ˆæ— åˆ†æ”¯ä¼˜åŒ–ï¼‰
    // - æ¨¡è¿ç®—
}
```

**æµ‹è¯•å¹³å°**ï¼š
- CPU: Intel i7-9700K @ 3.6GHz
- RAM: 32GB DDR4
- ç¼–è¯‘å™¨: Rust 1.92.0 (release mode)

---

### ç»“æœå¯¹æ¯”

| ä¼˜åŒ–ç»„åˆ | æ‰§è¡Œæ—¶é—´ | Cycles | åŠ é€Ÿæ¯” |
|---------|---------|--------|-------|
| åŸºçº¿ï¼ˆæ— ä¼˜åŒ–ï¼‰ | 8.5 ç§’ | 12.5M | 1.0x |
| + æŒ‡ä»¤ç¼“å­˜ | 6.8 ç§’ | 12.5M | 1.25x |
| + é›¶æˆæœ¬æ³›å‹ | 5.9 ç§’ | 12.5M | 1.44x |
| + æ— åˆ†æ”¯è·³è½¬ | 5.2 ç§’ | 12.5M | 1.63x |
| + Macro-Op Fusion | **4.3 ç§’** | **10.2M** | **1.98x** |
| **å…¨éƒ¨ä¼˜åŒ–** | **4.1 ç§’** | **10.0M** | **2.07x** |

**å…³é”®å‘ç°**ï¼š
- ğŸš€ **æ•´ä½“åŠ é€Ÿ 2 å€**
- ğŸ“‰ **Cycles å‡å°‘ 20%**ï¼ˆMacro-Op Fusionï¼‰
- âš¡ **æ‰§è¡Œæ•ˆç‡æå‡ 63%**

---

### ä¸å…¶ä»–è™šæ‹Ÿæœºå¯¹æ¯”

| è™šæ‹Ÿæœº | æ¶æ„ | secp256k1 æ—¶é—´ | ç›¸å¯¹æ€§èƒ½ |
|-------|------|---------------|---------|
| **CKB-VM (ASM)** | RISC-V | **4.1 ç§’** | **2.44x** |
| CKB-VM (è§£é‡Šå™¨) | RISC-V | 13.2 ç§’ | 0.76x |
| EVM (go-ethereum) | æ ˆå¼ | 18.5 ç§’ | 0.54x |
| WASM (Wasmer) | è™šæ‹ŸæŒ‡ä»¤é›† | 6.2 ç§’ | 1.61x |
| Native (x86-64) | åŸç”Ÿ | 3.5 ç§’ | 2.86x |

**ç»“è®º**ï¼š
- âœ… CKB-VM ASM æ¨¡å¼åªæ¯”åŸç”Ÿä»£ç æ…¢ **17%**
- âœ… æ¯” EVM å¿« **4.5 å€**
- âœ… æ¯” WASM å¿« **51%**

---

## ğŸ¬ ç« èŠ‚æ€»ç»“

### äº”å¤§ä¼˜åŒ–æŠ€æœ¯å›é¡¾

| ä¼˜åŒ– | åŸç† | æ€§èƒ½æå‡ | ä»£ä»· |
|------|------|---------|------|
| **Macro-Op Fusion** | æ¨¡å¼åŒ¹é…ï¼Œ5æ¡â†’1æ¡ | 15-20% | è§£ç å™¨å¤æ‚åº¦ +200% |
| **æŒ‡ä»¤ç¼“å­˜** | æ··åˆ Hashï¼Œå‘½ä¸­ç‡ 95% | 40-60% | 4KB å†…å­˜ |
| **é›¶æˆæœ¬æ³›å‹** | ç¼–è¯‘æœŸå•æ€åŒ– | 30-50% | ä»£ç ä½“ç§¯ +50% |
| **æ— åˆ†æ”¯è·³è½¬** | ä½æ©ç ï¼Œé¿å…é¢„æµ‹å¤±è´¥ | 20-30% | ä»£ç å¯è¯»æ€§ç•¥é™ |
| **ç‰ˆæœ¬å…¼å®¹æ€§** | è¿è¡Œæ—¶åˆ†æ”¯ | 0% (åŠŸèƒ½æ€§) | ä»£ç å¤æ‚åº¦ +10% |

### è®¾è®¡å“²å­¦

1. **æ€§èƒ½è‡³ä¸Š**
   - ç›®æ ‡ï¼šæ¥è¿‘åŸç”Ÿä»£ç æ€§èƒ½ï¼ˆ< 20% å¼€é”€ï¼‰
   - æ‰‹æ®µï¼šç¼–è¯‘æœŸä¼˜åŒ– + ç¡¬ä»¶å‹å¥½è®¾è®¡

2. **å‘ç¡¬ä»¶å­¦ä¹ **
   - Macro-Op Fusion â† ç°ä»£ CPU
   - æŒ‡ä»¤ç¼“å­˜ â† CPU L1 Cache
   - æ— åˆ†æ”¯è·³è½¬ â† æµæ°´çº¿ä¼˜åŒ–

3. **é›¶æˆæœ¬æŠ½è±¡**
   - Rust æ³›å‹ â†’ ç¼–è¯‘æœŸå•æ€åŒ–
   - Trait â†’ é™æ€åˆ†å‘
   - å†…è” â†’ æ¶ˆé™¤å‡½æ•°è°ƒç”¨

4. **å…¼å®¹æ€§ä¼˜å…ˆ**
   - ç‰ˆæœ¬æœºåˆ¶ç¡®ä¿æ—§åˆçº¦ä¸å—å½±å“
   - æ–°åŠŸèƒ½é€šè¿‡ç‰ˆæœ¬å·é—¨æ§

---

## ğŸ”¬ ä¸“å®¶æ·±åº¦è®¨è®º

### è¯é¢˜ 1ï¼šMacro-Op Fusion çš„æƒè¡¡

**ä¼˜ç‚¹**ï¼š
- âœ… æ˜¾è‘—åŠ é€Ÿå¤šç²¾åº¦è¿ç®—ï¼ˆå¤§æ•°ã€å¯†ç å­¦ï¼‰
- âœ… å¯¹ç¨‹åºå‘˜é€æ˜

**ç¼ºç‚¹**ï¼š
- âŒ è§£ç å™¨å¤æ‚åº¦å¢åŠ  **3-5 å€**
- âŒ ç»´æŠ¤æˆæœ¬é«˜ï¼ˆæ¯ä¸ªèåˆè§„åˆ™éœ€è¦ç²¾ç¡®åŒ¹é…ï¼‰
- âŒ è°ƒè¯•å›°éš¾ï¼ˆæŒ‡ä»¤è¾¹ç•Œæ¨¡ç³Šï¼‰

**å»ºè®®**ï¼š
- ä»…åœ¨é«˜æ€§èƒ½åœºæ™¯å¯ç”¨ï¼ˆ`ISA_MOP` æ ‡å¿—ï¼‰
- å¼€å‘é˜¶æ®µç¦ç”¨ï¼Œä¾¿äºè°ƒè¯•

---

### è¯é¢˜ 2ï¼šæŒ‡ä»¤ç¼“å­˜çš„å±€é™æ€§

**é—®é¢˜**ï¼šè‡ªä¿®æ”¹ä»£ç 

```c
// æ¶æ„ä»£ç ï¼šè¿è¡Œæ—¶ä¿®æ”¹æŒ‡ä»¤
uint32_t* code = (uint32_t*)0x10000;
*code = 0xDEADBEEF;  // ä¿®æ”¹ä»£ç æ®µ
```

**WXorX çš„ä¿æŠ¤**ï¼š

```rust
// âŒ å†™å…¥å¯æ‰§è¡Œé¡µä¼šå¤±è´¥
memory.store32(0x10000, 0xDEADBEEF)?;
// é”™è¯¯: MemWriteOnExecutablePage
```

**å¦‚æœç»•è¿‡ WXorX**ï¼ˆå‡è®¾ï¼‰ï¼š
- ç¼“å­˜ä¸­ä»ç„¶æ˜¯æ—§æŒ‡ä»¤
- éœ€è¦ `reset_instructions_cache()` æ¸…ç©º

**CKB-VM çš„è§£å†³**ï¼š
- âœ… WXorX ä»æ ¹æœ¬ä¸Šç¦æ­¢ä»£ç ä¿®æ”¹
- âœ… æ— éœ€æ‹…å¿ƒç¼“å­˜ä¸€è‡´æ€§

---

### è¯é¢˜ 3ï¼šé›¶æˆæœ¬æ³›å‹çš„ä»£ä»·

**ä»£ç è†¨èƒ€é—®é¢˜**ï¼š

```rust
// æºç ï¼šä¸€ä¸ªå‡½æ•°
fn execute<Mac: Machine>(inst: Instruction, machine: &mut Mac) { ... }

// ç¼–è¯‘åï¼šå¤šä¸ªç‰ˆæœ¬
execute_u32_flatmemory(...)
execute_u64_flatmemory(...)
execute_u32_wxorx(...)
execute_u64_wxorx(...)
```

**ç»“æœ**ï¼š
- âŒ äºŒè¿›åˆ¶ä½“ç§¯å¢åŠ  **30-50%**
- âœ… ä½†æ€§èƒ½æå‡ **30-50%**

**æƒè¡¡**ï¼š
- ç£ç›˜ç©ºé—´ä¾¿å®œï¼Œæ€§èƒ½å®è´µ
- CKB-VM é€‰æ‹©æ€§èƒ½ä¼˜å…ˆ

---

## ğŸ”œ ä¸‹ä¸€ç« é¢„å‘Š

åœ¨[ç¬¬ä¸ƒç« ã€Šå®æˆ˜æ¼”ç¤ºï¼šåŠ¨æ‰‹å®è·µã€‹](07_hands_on.md)ä¸­ï¼Œæˆ‘ä»¬å°†ï¼š

- ğŸ› ï¸ **æ­å»ºå¼€å‘ç¯å¢ƒ**
  - å®‰è£… RISC-V å·¥å…·é“¾
  - é…ç½® Rust ç¯å¢ƒ

- ğŸ“ **ç¼–å†™ç¬¬ä¸€ä¸ªç¨‹åº**
  - Hello World (C å’Œ Rust)
  - ç¼–è¯‘ã€è¿è¡Œã€è°ƒè¯•

- ğŸ” **å®æˆ˜é¡¹ç›®**
  - ç®€å•è®¡ç®—å™¨
  - RSA åŠ å¯†æ¼”ç¤º
  - æ€§èƒ½åŸºå‡†æµ‹è¯•

- ğŸ› **è°ƒè¯•æŠ€å·§**
  - å¦‚ä½•æŸ¥çœ‹å¯„å­˜å™¨å’Œå†…å­˜
  - å¦‚ä½•åˆ†æ Cycles
  - å¸¸è§é”™è¯¯æ’æŸ¥

---

## ğŸ“š æ‰©å±•é˜…è¯»

### å…¥é—¨èµ„æ–™
- [Macro-Op Fusion in Modern CPUs](https://www.agner.org/optimize/microarchitecture.pdf)
- [Branch Prediction](https://en.wikipedia.org/wiki/Branch_predictor)

### æ·±åº¦é˜…è¯»
- [Rust Performance Book](https://nnethercote.github.io/perf-book/)
- [Zero-Cost Abstractions](https://blog.rust-lang.org/2015/05/11/traits.html)

### è®ºæ–‡
- "Macro-Op Fusion in RISC-V" - UC Berkeley
- "Cache-Efficient Algorithm" - MIT CSAIL

---

**ç»§ç»­ä¸‹ä¸€ç« ** â†’ [ç¬¬ä¸ƒç« ï¼šå®æˆ˜æ¼”ç¤º](07_hands_on.md)
