
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.713792                       # Number of seconds simulated
sim_ticks                                1713791598500                       # Number of ticks simulated
final_tick                               1713791598500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34287                       # Simulator instruction rate (inst/s)
host_op_rate                                    60092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117521218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826528                       # Number of bytes of host memory used
host_seconds                                 14582.83                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       429456960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          429500160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     75466688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75466688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6710265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6710940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1179167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1179167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          250588788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250613996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44034927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44034927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44034927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         250588788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            294648923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6710940                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1179167                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6710940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1179167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              427077248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2422912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75377792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               429500160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75466688                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  37858                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1369                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5514732                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            410347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            447657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            410087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            425712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            407096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           408419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           412334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           424164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           427986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           421534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73003                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1713791288500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6710940                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1179167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6673082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  69037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  69021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  69037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  69033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5953187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.401007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.169263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.871454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5404576     90.78%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       403040      6.77%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34691      0.58%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15194      0.26%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10756      0.18%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10287      0.17%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13135      0.22%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8570      0.14%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52938      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5953187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        69013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.692913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.194117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.413088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         61450     89.04%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7003     10.15%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          325      0.47%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          110      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           56      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           27      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69013                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.066031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.036775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31918     46.25%     46.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              848      1.23%     47.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36020     52.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              226      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69013                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 152515720750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            277636008250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33365410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22855.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41605.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       249.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1345715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  551957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     217207.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22610667240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12337169625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             26057226000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3955748400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         111936090240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         906240158550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         233323502250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1316460562305                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            768.159687                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 382675243250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   57227040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1273888944750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22395426480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12219726750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25992805800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3676253040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         111936090240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         888924980700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         248512254750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1313657537760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            766.524112                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 407693933500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   57227040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1248864056500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3427583197                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3427583197                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16653020                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.988340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           277124453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16653276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.640837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         341066500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.988340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         604208734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        604208734                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    205881693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205881693                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71242760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71242760                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     277124453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        277124453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    277124453                       # number of overall hits
system.cpu.dcache.overall_hits::total       277124453                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15417478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15417478                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1235798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1235798                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16653276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16653276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16653276                       # number of overall misses
system.cpu.dcache.overall_misses::total      16653276                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 727521701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 727521701000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31780828000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31780828000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 759302529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 759302529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 759302529000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 759302529000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069668                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.056687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.056687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056687                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47188.113451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47188.113451                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25716.846928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25716.846928                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45594.784414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45594.784414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45594.784414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45594.784414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5502627                       # number of writebacks
system.cpu.dcache.writebacks::total           5502627                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     15417478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15417478                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1235798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1235798                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16653276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16653276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16653276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16653276                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 712104223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 712104223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30545030000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30545030000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 742649253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 742649253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 742649253000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 742649253000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.056687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.056687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056687                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46188.113451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46188.113451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24716.846928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24716.846928                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44594.784414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44594.784414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44594.784414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44594.784414                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.485534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.624260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.485534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636568                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317270                       # number of overall hits
system.cpu.icache.overall_hits::total       677317270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54413000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54413000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54413000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54413000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54413000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80492.603550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80492.603550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80492.603550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80492.603550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80492.603550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80492.603550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53737000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53737000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79492.603550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79492.603550                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79492.603550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79492.603550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79492.603550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79492.603550                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6733564                       # number of replacements
system.l2.tags.tagsinuse                 16281.318101                       # Cycle average of tags in use
system.l2.tags.total_refs                    25173709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6749917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.729484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              336399008500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3079.135480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.575124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13200.607496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.187936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.805701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993733                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998108                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41292708                       # Number of tag accesses
system.l2.tags.data_accesses                 41292708                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      5502627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5502627                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1006815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1006815                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8936196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8936196                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9943011                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9943012                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              9943011                       # number of overall hits
system.l2.overall_hits::total                 9943012                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           228983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              228983                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6481282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6481282                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6710265                       # number of demand (read+write) misses
system.l2.demand_misses::total                6710940                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6710265                       # number of overall misses
system.l2.overall_misses::total               6710940                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18119775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18119775000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52710000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52710000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 595147948000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 595147948000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  613267723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     613320433000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52710000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 613267723000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    613320433000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5502627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5502627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1235798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1235798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     15417478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15417478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16653276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16653952                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16653276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16653952                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.185292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.185292                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.420385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.420385                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.402940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.402964                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.402940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.402964                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79131.529415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79131.529415                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78088.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78088.888889                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91825.652394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91825.652394                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78088.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91392.474515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91391.136413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78088.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91392.474515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91391.136413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1179167                       # number of writebacks
system.l2.writebacks::total                   1179167                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       146526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        146526                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       228983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         228983                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6481282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6481282                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6710265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6710940                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6710265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6710940                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15829945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15829945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 530335128000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 530335128000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 546165073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 546211033000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 546165073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 546211033000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.185292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.420385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.420385                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.402940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.402964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.402940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.402964                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69131.529415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69131.529415                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68088.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68088.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81825.652394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81825.652394                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68088.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81392.474515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81391.136413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68088.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81392.474515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81391.136413                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6481957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1179167                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5514732                       # Transaction distribution
system.membus.trans_dist::ReadExReq            228983                       # Transaction distribution
system.membus.trans_dist::ReadExResp           228983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6481957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20115779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20115779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20115779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    504966848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    504966848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               504966848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13404839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13404839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13404839                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18128576000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37418964750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33306993                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16653041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         186191                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       186191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          15418154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6681794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16704790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1235798                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1235798                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15417478                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49959572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49960945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1417977792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1418022400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6733564                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         23387516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23201325     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186191      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23387516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22156144500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24979914000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
