# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
<<<<<<< HEAD
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/lab\ 3\ git/kacevedo_digital_design_lab_2022/laboratorio_3 {C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3/op_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:04 on Sep 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3" C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3/op_sub.sv 
# -- Compiling module op_sub
# 
# Top level modules:
# 	op_sub
# End time: 22:12:04 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/lab\ 3\ git/kacevedo_digital_design_lab_2022/laboratorio_3 {C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3/op_sub_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:05 on Sep 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3" C:/Users/Usuario/Desktop/lab 3 git/kacevedo_digital_design_lab_2022/laboratorio_3/op_sub_tb.sv 
# -- Compiling module op_sub_tb
# 
# Top level modules:
# 	op_sub_tb
# End time: 22:12:05 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  op_sub_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" op_sub_tb 
# Start time: 22:12:05 on Sep 20,2022
# Loading sv_std.std
# Loading work.op_sub_tb
# Loading work.op_sub
=======
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3 {C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3/op_xor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:05 on Sep 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3" C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3/op_xor.sv 
# -- Compiling module op_xor
# 
# Top level modules:
# 	op_xor
# End time: 21:33:05 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3 {C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3/op_xor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:05 on Sep 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3" C:/Users/kevin Avevedo/Desktop/Repositorios/GitHub/kacevedo_digital_design_lab_2022/laboratorio_3/op_xor_tb.sv 
# -- Compiling module op_xor_tb
# 
# Top level modules:
# 	op_xor_tb
# End time: 21:33:05 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  op_xor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" op_xor_tb 
# Start time: 21:33:06 on Sep 20,2022
# Loading sv_std.std
# Loading work.op_xor_tb
# Loading work.op_xor
>>>>>>> laboratorio_3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
<<<<<<< HEAD
# End time: 22:17:49 on Sep 20,2022, Elapsed time: 0:05:44
=======
# End time: 21:34:02 on Sep 20,2022, Elapsed time: 0:00:56
>>>>>>> laboratorio_3
# Errors: 0, Warnings: 0
