--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml key_gene.twx key_gene.ncd -o key_gene.twr key_gene.pcf

Design file:              key_gene.ncd
Physical constraint file: key_gene.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
NS<0>       |   13.892(R)|      SLOW  |    0.072(R)|      SLOW  |clk_BUFGP         |   0.000|
NS<1>       |   14.391(R)|      SLOW  |   -0.251(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<0> |    5.793(R)|      SLOW  |   -1.061(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<1> |    5.539(R)|      SLOW  |   -1.102(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<2> |    5.042(R)|      SLOW  |   -0.922(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<3> |    4.495(R)|      SLOW  |   -0.877(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<4> |    2.168(R)|      SLOW  |   -0.448(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<5> |    2.097(R)|      SLOW  |   -0.840(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<6> |    1.080(R)|      SLOW  |   -0.260(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<7> |    1.553(R)|      SLOW  |   -0.789(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |   12.720(R)|      SLOW  |    0.863(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |         9.649(R)|      SLOW  |         5.431(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |         8.919(R)|      SLOW  |         4.937(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |        12.230(R)|      SLOW  |         7.007(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |         9.304(R)|      SLOW  |         5.209(R)|      FAST  |clk_BUFGP         |   0.000|
count<4>    |         9.338(R)|      SLOW  |         5.190(R)|      FAST  |clk_BUFGP         |   0.000|
count<5>    |         8.791(R)|      SLOW  |         4.876(R)|      FAST  |clk_BUFGP         |   0.000|
count<6>    |        10.544(R)|      SLOW  |         6.027(R)|      FAST  |clk_BUFGP         |   0.000|
count<7>    |        14.337(R)|      SLOW  |         8.241(R)|      FAST  |clk_BUFGP         |   0.000|
count<8>    |         8.985(R)|      SLOW  |         5.008(R)|      FAST  |clk_BUFGP         |   0.000|
data_rready |         8.885(R)|      SLOW  |         4.934(R)|      FAST  |clk_BUFGP         |   0.000|
flag_ex     |        11.245(R)|      SLOW  |         6.358(R)|      FAST  |clk_BUFGP         |   0.000|
j<0>        |         9.707(R)|      SLOW  |         5.436(R)|      FAST  |clk_BUFGP         |   0.000|
j<1>        |        10.074(R)|      SLOW  |         5.686(R)|      FAST  |clk_BUFGP         |   0.000|
j<2>        |         9.640(R)|      SLOW  |         5.363(R)|      FAST  |clk_BUFGP         |   0.000|
j<3>        |         8.785(R)|      SLOW  |         4.830(R)|      FAST  |clk_BUFGP         |   0.000|
j<4>        |         8.515(R)|      SLOW  |         4.669(R)|      FAST  |clk_BUFGP         |   0.000|
j<5>        |         8.135(R)|      SLOW  |         4.457(R)|      FAST  |clk_BUFGP         |   0.000|
j<6>        |         9.978(R)|      SLOW  |         5.648(R)|      FAST  |clk_BUFGP         |   0.000|
j<7>        |         9.026(R)|      SLOW  |         5.047(R)|      FAST  |clk_BUFGP         |   0.000|
n<0>        |        12.285(R)|      SLOW  |         7.056(R)|      FAST  |clk_BUFGP         |   0.000|
n<1>        |        12.594(R)|      SLOW  |         7.325(R)|      FAST  |clk_BUFGP         |   0.000|
n<2>        |        12.794(R)|      SLOW  |         7.425(R)|      FAST  |clk_BUFGP         |   0.000|
n<3>        |        11.806(R)|      SLOW  |         6.716(R)|      FAST  |clk_BUFGP         |   0.000|
n<4>        |         9.137(R)|      SLOW  |         5.077(R)|      FAST  |clk_BUFGP         |   0.000|
n<5>        |         9.918(R)|      SLOW  |         5.590(R)|      FAST  |clk_BUFGP         |   0.000|
n<6>        |         9.261(R)|      SLOW  |         5.171(R)|      FAST  |clk_BUFGP         |   0.000|
n<7>        |         9.925(R)|      SLOW  |         5.539(R)|      FAST  |clk_BUFGP         |   0.000|
test<0>     |         9.148(R)|      SLOW  |         5.059(R)|      FAST  |clk_BUFGP         |   0.000|
test<1>     |         9.558(R)|      SLOW  |         5.351(R)|      FAST  |clk_BUFGP         |   0.000|
test<2>     |         9.197(R)|      SLOW  |         5.124(R)|      FAST  |clk_BUFGP         |   0.000|
test<3>     |         9.480(R)|      SLOW  |         5.300(R)|      FAST  |clk_BUFGP         |   0.000|
test<4>     |         9.013(R)|      SLOW  |         4.995(R)|      FAST  |clk_BUFGP         |   0.000|
test<5>     |         9.102(R)|      SLOW  |         5.048(R)|      FAST  |clk_BUFGP         |   0.000|
test<6>     |         9.226(R)|      SLOW  |         5.161(R)|      FAST  |clk_BUFGP         |   0.000|
test<7>     |         9.927(R)|      SLOW  |         5.537(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.305|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Aug 11 13:24:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 488 MB



