Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 25 13:40:12 2023
| Host         : DESKTOP-A2QVG51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_mod_timing_summary_routed.rpt -pb top_mod_timing_summary_routed.pb -rpx top_mod_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.855        0.000                      0                  110        0.161        0.000                      0                  110        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.855        0.000                      0                  110        0.161        0.000                      0                  110        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.282ns (44.123%)  route 2.890ns (55.877%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  debounce/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    debounce/counter_reg[20]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.314 r  debounce/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.314    debounce/counter_reg[24]_i_1_n_6
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.505    14.846    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.062    15.169    debounce/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.168ns (42.864%)  route 2.890ns (57.136%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.200 r  debounce/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.200    debounce/counter_reg[20]_i_1_n_6
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    debounce/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    debounce/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 2.187ns (43.078%)  route 2.890ns (56.922%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  debounce/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    debounce/counter_reg[20]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.219 r  debounce/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.219    debounce/counter_reg[24]_i_1_n_5
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.505    14.846    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[26]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.062    15.169    debounce/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 2.171ns (42.898%)  route 2.890ns (57.102%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  debounce/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    debounce/counter_reg[20]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.203 r  debounce/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.203    debounce/counter_reg[24]_i_1_n_7
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.505    14.846    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[24]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.062    15.169    debounce/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.147ns (42.626%)  route 2.890ns (57.374%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.179 r  debounce/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.179    debounce/counter_reg[20]_i_1_n_4
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    debounce/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    debounce/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.073ns (41.770%)  route 2.890ns (58.230%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.105 r  debounce/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.105    debounce/counter_reg[20]_i_1_n_5
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    debounce/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    debounce/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.057ns (41.582%)  route 2.890ns (58.418%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  debounce/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    debounce/counter_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.089 r  debounce/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.089    debounce/counter_reg[20]_i_1_n_7
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    debounce/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  debounce/counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    debounce/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.054ns (41.546%)  route 2.890ns (58.454%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.086 r  debounce/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.086    debounce/counter_reg[16]_i_1_n_6
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.508    14.849    debounce/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.062    15.150    debounce/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 2.033ns (41.297%)  route 2.890ns (58.703%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.065 r  debounce/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.065    debounce/counter_reg[16]_i_1_n_4
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.508    14.849    debounce/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.062    15.150    debounce/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 debounce/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.959ns (40.401%)  route 2.890ns (59.599%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.621     5.142    debounce/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  debounce/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  debounce/counter_reg[25]/Q
                         net (fo=30, routed)          1.003     6.601    debounce/counter_reg[25]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.725 r  debounce/counter[0]_i_13/O
                         net (fo=5, routed)           0.314     7.040    debounce/counter[0]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  debounce/counter[0]_i_5/O
                         net (fo=50, routed)          1.573     8.736    debounce/counter[0]_i_5_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.860 r  debounce/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.860    debounce/counter[0]_i_9_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.410 r  debounce/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.410    debounce/counter_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.524 r  debounce/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    debounce/counter_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  debounce/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    debounce/counter_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  debounce/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    debounce/counter_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.991 r  debounce/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.991    debounce/counter_reg[16]_i_1_n_5
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.508    14.849    debounce/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  debounce/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.062    15.150    debounce/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  5.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Q_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF7/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Q_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Q_next_reg[7]/Q
                         net (fo=1, routed)           0.105     1.711    DFF7/Q[0]
    SLICE_X61Y23         FDCE                                         r  DFF7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    DFF7/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DFF7/q_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.072     1.550    DFF7/q_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Q_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF6/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Q_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Q_next_reg[6]/Q
                         net (fo=1, routed)           0.104     1.710    DFF6/Q[0]
    SLICE_X61Y23         FDCE                                         r  DFF6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    DFF6/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DFF6/q_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.070     1.548    DFF6/q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Q_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF5/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Q_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Q_next_reg[5]/Q
                         net (fo=1, routed)           0.106     1.712    DFF5/Q[0]
    SLICE_X61Y23         FDCE                                         r  DFF5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    DFF5/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DFF5/q_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.066     1.544    DFF5/q_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Q_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF4/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Q_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Q_next_reg[4]/Q
                         net (fo=2, routed)           0.114     1.722    DFF4/q_reg_3
    SLICE_X61Y22         FDCE                                         r  DFF4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    DFF4/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DFF4/q_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.070     1.550    DFF4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 debounce/button_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/button_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    debounce/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  debounce/button_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  debounce/button_d1_reg[1]/Q
                         net (fo=1, routed)           0.114     1.723    debounce/button_d1[1]
    SLICE_X58Y20         FDRE                                         r  debounce/button_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    debounce/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  debounce/button_d2_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.070     1.538    debounce/button_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Q_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Q_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Q_next_reg[0]/Q
                         net (fo=1, routed)           0.153     1.759    DFF0/Q[0]
    SLICE_X61Y23         FDCE                                         r  DFF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    DFF0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DFF0/q_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.070     1.548    DFF0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Q_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Q_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Q_next_reg[1]/Q
                         net (fo=2, routed)           0.164     1.772    DFF1/d
    SLICE_X61Y22         FDCE                                         r  DFF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    DFF1/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DFF1/q_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.070     1.550    DFF1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Q_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.211%)  route 0.164ns (53.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  Q_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Q_next_reg[3]/Q
                         net (fo=1, routed)           0.164     1.772    DFF3/Q[0]
    SLICE_X61Y22         FDCE                                         r  DFF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    DFF3/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  DFF3/q_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.066     1.546    DFF3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debounce/button_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/button_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.581     1.464    debounce/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  debounce/button_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  debounce/button_d1_reg[0]/Q
                         net (fo=1, routed)           0.170     1.775    debounce/button_d1[0]
    SLICE_X59Y24         FDRE                                         r  debounce/button_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.848     1.975    debounce/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  debounce/button_d2_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.066     1.530    debounce/button_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.581     1.464    seven_seg/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  seven_seg/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  seven_seg/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.743    seven_seg/refresh_counter_reg_n_0_[10]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  seven_seg/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    seven_seg/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y25         FDCE                                         r  seven_seg/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.848     1.975    seven_seg/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  seven_seg/refresh_counter_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.134     1.598    seven_seg/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   DFF0/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DFF1/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   DFF2/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DFF3/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   DFF4/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   DFF5/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   DFF6/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   DFF7/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   Q_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debounce/button_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debounce/button_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debounce/button_d2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debounce/button_d2_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF0/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   DFF2/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF5/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF6/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF7/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Q_next_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF0/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DFF1/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DFF3/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DFF4/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF5/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF6/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   DFF7/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Q_next_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   Q_next_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Q_next_reg[3]/C



