|filter_my
i_clk50M => ~NO_FANOUT~
o_adc_convst <= adc_ltc2308_fifo:ltc_fifo.ADC_CONVST
o_adc_sck <= adc_ltc2308_fifo:ltc_fifo.ADC_SCK
o_adc_sdi <= adc_ltc2308_fifo:ltc_fifo.ADC_SDI
i_adc_sdo => i_adc_sdo.IN1
io_ac_adclrck <> <UNC>
i_ac_adcdat => ~NO_FANOUT~
io_ac_daclrck <> AUDIO_DAC:DAC.daclrc
o_ac_dacdat <= AUDIO_DAC:DAC.dacdat
o_ac_xck <= <GND>
io_ac_bclk => io_ac_bclk.IN1


|filter_my|adc_ltc2308_fifo:ltc_fifo
slave_clk => slave_clk.IN1
slave_reset_n => measure_fifo_ch[0].OUTPUTSELECT
slave_reset_n => measure_fifo_ch[1].OUTPUTSELECT
slave_reset_n => measure_fifo_ch[2].OUTPUTSELECT
slave_reset_n => measure_fifo_start.ACLR
slave_reset_n => pre_slave_read_data.ACLR
slave_reset_n => measure_fifo_num[11].ENA
slave_reset_n => measure_fifo_num[10].ENA
slave_reset_n => measure_fifo_num[9].ENA
slave_reset_n => measure_fifo_num[8].ENA
slave_reset_n => measure_fifo_num[7].ENA
slave_reset_n => measure_fifo_num[6].ENA
slave_reset_n => measure_fifo_num[5].ENA
slave_reset_n => measure_fifo_num[4].ENA
slave_reset_n => measure_fifo_num[3].ENA
slave_reset_n => measure_fifo_num[2].ENA
slave_reset_n => measure_fifo_num[1].ENA
slave_reset_n => measure_fifo_num[0].ENA
slave_chipselect_n => slave_read_data.IN0
slave_chipselect_n => always0.IN0
slave_addr => always0.IN1
slave_addr => slave_read_data.IN1
slave_addr => slave_read_status.IN1
slave_addr => always0.IN1
slave_read_n => slave_read_data.IN1
slave_wrtie_n => always0.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_wriredata[0] => measure_fifo_num.DATAB
slave_wriredata[0] => measure_fifo_start.DATAIN
slave_wriredata[1] => measure_fifo_num.DATAB
slave_wriredata[1] => measure_fifo_ch.DATAB
slave_wriredata[2] => measure_fifo_num.DATAB
slave_wriredata[2] => measure_fifo_ch.DATAB
slave_wriredata[3] => measure_fifo_num.DATAB
slave_wriredata[3] => measure_fifo_ch.DATAB
slave_wriredata[4] => measure_fifo_num.DATAB
slave_wriredata[5] => measure_fifo_num.DATAB
slave_wriredata[6] => measure_fifo_num.DATAB
slave_wriredata[7] => measure_fifo_num.DATAB
slave_wriredata[8] => measure_fifo_num.DATAB
slave_wriredata[9] => measure_fifo_num.DATAB
slave_wriredata[10] => measure_fifo_num.DATAB
slave_wriredata[11] => measure_fifo_num.DATAB
slave_wriredata[12] => ~NO_FANOUT~
slave_wriredata[13] => ~NO_FANOUT~
slave_wriredata[14] => ~NO_FANOUT~
slave_wriredata[15] => ~NO_FANOUT~
adc_clk => adc_clk.IN2
ADC_CONVST <= adc_ltc2308:adc_ltc2308_inst.ADC_CONVST
ADC_SCK <= adc_ltc2308:adc_ltc2308_inst.ADC_SCK
ADC_SDI <= adc_ltc2308:adc_ltc2308_inst.ADC_SDI
ADC_SDO => ADC_SDO.IN1


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst
clk => ADC_SCK.DATAB
clk => measure_done~reg0.CLK
clk => write_pos[0].CLK
clk => write_pos[1].CLK
clk => write_pos[2].CLK
clk => write_pos[3].CLK
clk => read_data[0].CLK
clk => read_data[1].CLK
clk => read_data[2].CLK
clk => read_data[3].CLK
clk => read_data[4].CLK
clk => read_data[5].CLK
clk => read_data[6].CLK
clk => read_data[7].CLK
clk => read_data[8].CLK
clk => read_data[9].CLK
clk => read_data[10].CLK
clk => read_data[11].CLK
clk => tick[0].CLK
clk => tick[1].CLK
clk => tick[2].CLK
clk => tick[3].CLK
clk => tick[4].CLK
clk => tick[5].CLK
clk => tick[6].CLK
clk => tick[7].CLK
clk => pre_measure_start.CLK
clk => sdi_index[0].CLK
clk => sdi_index[1].CLK
clk => sdi_index[2].CLK
clk => ADC_SDI~reg0.CLK
clk => clk_enable.CLK
measure_start => reset_n.IN1
measure_start => pre_measure_start.DATAIN
measure_ch[0] => config_cmd[4].DATAIN
measure_ch[1] => config_cmd[2].DATAIN
measure_ch[2] => config_cmd[3].DATAIN
measure_done <= measure_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
ADC_CONVST <= ADC_CONVST.DB_MAX_OUTPUT_PORT_TYPE
ADC_SCK <= ADC_SCK.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDI <= ADC_SDI~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_s7q1:auto_generated.data[0]
data[1] => dcfifo_s7q1:auto_generated.data[1]
data[2] => dcfifo_s7q1:auto_generated.data[2]
data[3] => dcfifo_s7q1:auto_generated.data[3]
data[4] => dcfifo_s7q1:auto_generated.data[4]
data[5] => dcfifo_s7q1:auto_generated.data[5]
data[6] => dcfifo_s7q1:auto_generated.data[6]
data[7] => dcfifo_s7q1:auto_generated.data[7]
data[8] => dcfifo_s7q1:auto_generated.data[8]
data[9] => dcfifo_s7q1:auto_generated.data[9]
data[10] => dcfifo_s7q1:auto_generated.data[10]
data[11] => dcfifo_s7q1:auto_generated.data[11]
q[0] <= dcfifo_s7q1:auto_generated.q[0]
q[1] <= dcfifo_s7q1:auto_generated.q[1]
q[2] <= dcfifo_s7q1:auto_generated.q[2]
q[3] <= dcfifo_s7q1:auto_generated.q[3]
q[4] <= dcfifo_s7q1:auto_generated.q[4]
q[5] <= dcfifo_s7q1:auto_generated.q[5]
q[6] <= dcfifo_s7q1:auto_generated.q[6]
q[7] <= dcfifo_s7q1:auto_generated.q[7]
q[8] <= dcfifo_s7q1:auto_generated.q[8]
q[9] <= dcfifo_s7q1:auto_generated.q[9]
q[10] <= dcfifo_s7q1:auto_generated.q[10]
q[11] <= dcfifo_s7q1:auto_generated.q[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_s7q1:auto_generated.rdclk
rdreq => dcfifo_s7q1:auto_generated.rdreq
wrclk => dcfifo_s7q1:auto_generated.wrclk
wrreq => dcfifo_s7q1:auto_generated.wrreq
aclr => dcfifo_s7q1:auto_generated.aclr
rdempty <= dcfifo_s7q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_s7q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
aclr => a_graycounter_pv6:rdptr_g1p.aclr
aclr => a_graycounter_ldc:wrptr_g1p.aclr
aclr => altsyncram_91b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_91b1:fifo_ram.data_a[0]
data[1] => altsyncram_91b1:fifo_ram.data_a[1]
data[2] => altsyncram_91b1:fifo_ram.data_a[2]
data[3] => altsyncram_91b1:fifo_ram.data_a[3]
data[4] => altsyncram_91b1:fifo_ram.data_a[4]
data[5] => altsyncram_91b1:fifo_ram.data_a[5]
data[6] => altsyncram_91b1:fifo_ram.data_a[6]
data[7] => altsyncram_91b1:fifo_ram.data_a[7]
data[8] => altsyncram_91b1:fifo_ram.data_a[8]
data[9] => altsyncram_91b1:fifo_ram.data_a[9]
data[10] => altsyncram_91b1:fifo_ram.data_a[10]
data[11] => altsyncram_91b1:fifo_ram.data_a[11]
q[0] <= altsyncram_91b1:fifo_ram.q_b[0]
q[1] <= altsyncram_91b1:fifo_ram.q_b[1]
q[2] <= altsyncram_91b1:fifo_ram.q_b[2]
q[3] <= altsyncram_91b1:fifo_ram.q_b[3]
q[4] <= altsyncram_91b1:fifo_ram.q_b[4]
q[5] <= altsyncram_91b1:fifo_ram.q_b[5]
q[6] <= altsyncram_91b1:fifo_ram.q_b[6]
q[7] <= altsyncram_91b1:fifo_ram.q_b[7]
q[8] <= altsyncram_91b1:fifo_ram.q_b[8]
q[9] <= altsyncram_91b1:fifo_ram.q_b[9]
q[10] <= altsyncram_91b1:fifo_ram.q_b[10]
q[11] <= altsyncram_91b1:fifo_ram.q_b[11]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_91b1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_91b1:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe12.clock
clrn => dffpipe_re9:dffpipe12.clrn
d[0] => dffpipe_re9:dffpipe12.d[0]
d[1] => dffpipe_re9:dffpipe12.d[1]
d[2] => dffpipe_re9:dffpipe12.d[2]
d[3] => dffpipe_re9:dffpipe12.d[3]
d[4] => dffpipe_re9:dffpipe12.d[4]
d[5] => dffpipe_re9:dffpipe12.d[5]
d[6] => dffpipe_re9:dffpipe12.d[6]
d[7] => dffpipe_re9:dffpipe12.d[7]
d[8] => dffpipe_re9:dffpipe12.d[8]
d[9] => dffpipe_re9:dffpipe12.d[9]
d[10] => dffpipe_re9:dffpipe12.d[10]
d[11] => dffpipe_re9:dffpipe12.d[11]
q[0] <= dffpipe_re9:dffpipe12.q[0]
q[1] <= dffpipe_re9:dffpipe12.q[1]
q[2] <= dffpipe_re9:dffpipe12.q[2]
q[3] <= dffpipe_re9:dffpipe12.q[3]
q[4] <= dffpipe_re9:dffpipe12.q[4]
q[5] <= dffpipe_re9:dffpipe12.q[5]
q[6] <= dffpipe_re9:dffpipe12.q[6]
q[7] <= dffpipe_re9:dffpipe12.q[7]
q[8] <= dffpipe_re9:dffpipe12.q[8]
q[9] <= dffpipe_re9:dffpipe12.q[9]
q[10] <= dffpipe_re9:dffpipe12.q[10]
q[11] <= dffpipe_re9:dffpipe12.q[11]


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe15.clock
clrn => dffpipe_se9:dffpipe15.clrn
d[0] => dffpipe_se9:dffpipe15.d[0]
d[1] => dffpipe_se9:dffpipe15.d[1]
d[2] => dffpipe_se9:dffpipe15.d[2]
d[3] => dffpipe_se9:dffpipe15.d[3]
d[4] => dffpipe_se9:dffpipe15.d[4]
d[5] => dffpipe_se9:dffpipe15.d[5]
d[6] => dffpipe_se9:dffpipe15.d[6]
d[7] => dffpipe_se9:dffpipe15.d[7]
d[8] => dffpipe_se9:dffpipe15.d[8]
d[9] => dffpipe_se9:dffpipe15.d[9]
d[10] => dffpipe_se9:dffpipe15.d[10]
d[11] => dffpipe_se9:dffpipe15.d[11]
q[0] <= dffpipe_se9:dffpipe15.q[0]
q[1] <= dffpipe_se9:dffpipe15.q[1]
q[2] <= dffpipe_se9:dffpipe15.q[2]
q[3] <= dffpipe_se9:dffpipe15.q[3]
q[4] <= dffpipe_se9:dffpipe15.q[4]
q[5] <= dffpipe_se9:dffpipe15.q[5]
q[6] <= dffpipe_se9:dffpipe15.q[6]
q[7] <= dffpipe_se9:dffpipe15.q[7]
q[8] <= dffpipe_se9:dffpipe15.q[8]
q[9] <= dffpipe_se9:dffpipe15.q[9]
q[10] <= dffpipe_se9:dffpipe15.q[10]
q[11] <= dffpipe_se9:dffpipe15.q[11]


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|filter_my|FIR_mine:u_FIR_mine
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[1] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[2] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[3] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[4] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[5] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[6] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[7] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[8] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[9] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[10] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[11] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[12] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[13] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[14] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[15] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[16] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[17] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[18] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[19] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[20] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[21] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[22] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[23] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[24] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[25] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_data[26] <= FIR_mine_0002:fir_mine_inst.ast_source_data
ast_source_valid <= FIR_mine_0002:fir_mine_inst.ast_source_valid
ast_source_error[0] <= FIR_mine_0002:fir_mine_inst.ast_source_error
ast_source_error[1] <= FIR_mine_0002:fir_mine_inst.ast_source_error


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst
clk => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.clk
reset_n => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.reset_n
ast_sink_data[0] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_data[12]
ast_sink_valid => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_data[26]
ast_source_valid <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_mine_0002_ast:FIR_mine_0002_ast_inst.ast_source_error[1]


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_mine_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[0]
xIn_0[1] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[1]
xIn_0[2] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[2]
xIn_0[3] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[3]
xIn_0[4] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[4]
xIn_0[5] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[5]
xIn_0[6] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[6]
xIn_0[7] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[7]
xIn_0[8] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[8]
xIn_0[9] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[9]
xIn_0[10] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[10]
xIn_0[11] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[11]
xIn_0[12] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[12]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => d_xIn_0_13_wraddr_q[0].CLK
clk => d_xIn_0_13_rdcnt_i[0].CLK
clk => d_xIn_0_13_sticky_ena_q[0].CLK
clk => d_xIn_0_13_cmpReg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock0
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock1
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.clk
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_s[0][23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_cma_a0[0][12].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => d_xIn_0_13_wraddr_q[0].PRESET
areset => d_xIn_0_13_rdcnt_i[0].ACLR
areset => d_xIn_0_13_sticky_ena_q[0].ACLR
areset => d_xIn_0_13_cmpReg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].ACLR
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => altera_syncram:d_xIn_0_13_mem_dmem.aclr1
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay.aclr


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_d914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_d914:auto_generated.address_a[0]
address_b[0] => altera_syncram_d914:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_d914:auto_generated.clock0
clock1 => altera_syncram_d914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_d914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_d914:auto_generated.data_a[0]
data_a[1] => altera_syncram_d914:auto_generated.data_a[1]
data_a[2] => altera_syncram_d914:auto_generated.data_a[2]
data_a[3] => altera_syncram_d914:auto_generated.data_a[3]
data_a[4] => altera_syncram_d914:auto_generated.data_a[4]
data_a[5] => altera_syncram_d914:auto_generated.data_a[5]
data_a[6] => altera_syncram_d914:auto_generated.data_a[6]
data_a[7] => altera_syncram_d914:auto_generated.data_a[7]
data_a[8] => altera_syncram_d914:auto_generated.data_a[8]
data_a[9] => altera_syncram_d914:auto_generated.data_a[9]
data_a[10] => altera_syncram_d914:auto_generated.data_a[10]
data_a[11] => altera_syncram_d914:auto_generated.data_a[11]
data_a[12] => altera_syncram_d914:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altera_syncram_d914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_d914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_d914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_d914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_d914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_d914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_d914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_d914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_d914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_d914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_d914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_d914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_d914:auto_generated.q_b[12]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_d914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated
aclr1 => altsyncram_emb4:altsyncram1.aclr1
address_a[0] => altsyncram_emb4:altsyncram1.address_a[0]
address_b[0] => altsyncram_emb4:altsyncram1.address_b[0]
clock0 => altsyncram_emb4:altsyncram1.clock0
clock1 => altsyncram_emb4:altsyncram1.clock1
clocken1 => altsyncram_emb4:altsyncram1.clocken1
data_a[0] => altsyncram_emb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_emb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_emb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_emb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_emb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_emb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_emb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_emb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_emb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_emb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_emb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_emb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_emb4:altsyncram1.data_a[12]
q_b[0] <= altsyncram_emb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_emb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_emb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_emb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_emb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_emb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_emb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_emb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_emb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_emb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_emb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_emb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_emb4:altsyncram1.q_b[12]
wren_a => altsyncram_emb4:altsyncram1.wren_a


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1
aclr1 => dataout_reg[12].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_6cv3:auto_generated.address_a[0]
address_a[1] => altera_syncram_6cv3:auto_generated.address_a[1]
address_a[2] => altera_syncram_6cv3:auto_generated.address_a[2]
address_a[3] => altera_syncram_6cv3:auto_generated.address_a[3]
address_a[4] => altera_syncram_6cv3:auto_generated.address_a[4]
address_a[5] => altera_syncram_6cv3:auto_generated.address_a[5]
address_b[0] => altera_syncram_6cv3:auto_generated.address_b[0]
address_b[1] => altera_syncram_6cv3:auto_generated.address_b[1]
address_b[2] => altera_syncram_6cv3:auto_generated.address_b[2]
address_b[3] => altera_syncram_6cv3:auto_generated.address_b[3]
address_b[4] => altera_syncram_6cv3:auto_generated.address_b[4]
address_b[5] => altera_syncram_6cv3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_6cv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_6cv3:auto_generated.data_a[0]
data_a[1] => altera_syncram_6cv3:auto_generated.data_a[1]
data_a[2] => altera_syncram_6cv3:auto_generated.data_a[2]
data_a[3] => altera_syncram_6cv3:auto_generated.data_a[3]
data_a[4] => altera_syncram_6cv3:auto_generated.data_a[4]
data_a[5] => altera_syncram_6cv3:auto_generated.data_a[5]
data_a[6] => altera_syncram_6cv3:auto_generated.data_a[6]
data_a[7] => altera_syncram_6cv3:auto_generated.data_a[7]
data_a[8] => altera_syncram_6cv3:auto_generated.data_a[8]
data_a[9] => altera_syncram_6cv3:auto_generated.data_a[9]
data_a[10] => altera_syncram_6cv3:auto_generated.data_a[10]
data_a[11] => altera_syncram_6cv3:auto_generated.data_a[11]
data_a[12] => altera_syncram_6cv3:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altera_syncram_6cv3:auto_generated.q_b[0]
q_b[1] <= altera_syncram_6cv3:auto_generated.q_b[1]
q_b[2] <= altera_syncram_6cv3:auto_generated.q_b[2]
q_b[3] <= altera_syncram_6cv3:auto_generated.q_b[3]
q_b[4] <= altera_syncram_6cv3:auto_generated.q_b[4]
q_b[5] <= altera_syncram_6cv3:auto_generated.q_b[5]
q_b[6] <= altera_syncram_6cv3:auto_generated.q_b[6]
q_b[7] <= altera_syncram_6cv3:auto_generated.q_b[7]
q_b[8] <= altera_syncram_6cv3:auto_generated.q_b[8]
q_b[9] <= altera_syncram_6cv3:auto_generated.q_b[9]
q_b[10] <= altera_syncram_6cv3:auto_generated.q_b[10]
q_b[11] <= altera_syncram_6cv3:auto_generated.q_b[11]
q_b[12] <= altera_syncram_6cv3:auto_generated.q_b[12]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_6cv3:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated
address_a[0] => altsyncram_7p94:altsyncram1.address_a[0]
address_a[1] => altsyncram_7p94:altsyncram1.address_a[1]
address_a[2] => altsyncram_7p94:altsyncram1.address_a[2]
address_a[3] => altsyncram_7p94:altsyncram1.address_a[3]
address_a[4] => altsyncram_7p94:altsyncram1.address_a[4]
address_a[5] => altsyncram_7p94:altsyncram1.address_a[5]
address_b[0] => altsyncram_7p94:altsyncram1.address_b[0]
address_b[1] => altsyncram_7p94:altsyncram1.address_b[1]
address_b[2] => altsyncram_7p94:altsyncram1.address_b[2]
address_b[3] => altsyncram_7p94:altsyncram1.address_b[3]
address_b[4] => altsyncram_7p94:altsyncram1.address_b[4]
address_b[5] => altsyncram_7p94:altsyncram1.address_b[5]
clock0 => altsyncram_7p94:altsyncram1.clock0
data_a[0] => altsyncram_7p94:altsyncram1.data_a[0]
data_a[1] => altsyncram_7p94:altsyncram1.data_a[1]
data_a[2] => altsyncram_7p94:altsyncram1.data_a[2]
data_a[3] => altsyncram_7p94:altsyncram1.data_a[3]
data_a[4] => altsyncram_7p94:altsyncram1.data_a[4]
data_a[5] => altsyncram_7p94:altsyncram1.data_a[5]
data_a[6] => altsyncram_7p94:altsyncram1.data_a[6]
data_a[7] => altsyncram_7p94:altsyncram1.data_a[7]
data_a[8] => altsyncram_7p94:altsyncram1.data_a[8]
data_a[9] => altsyncram_7p94:altsyncram1.data_a[9]
data_a[10] => altsyncram_7p94:altsyncram1.data_a[10]
data_a[11] => altsyncram_7p94:altsyncram1.data_a[11]
data_a[12] => altsyncram_7p94:altsyncram1.data_a[12]
q_b[0] <= altsyncram_7p94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_7p94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_7p94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_7p94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_7p94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_7p94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_7p94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_7p94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_7p94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_7p94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_7p94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_7p94:altsyncram1.q_b[11]
q_b[12] <= altsyncram_7p94:altsyncram1.q_b[12]
wren_a => altsyncram_7p94:altsyncram1.wren_a


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6cv3:auto_generated|altsyncram_7p94:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a0.CLK1
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a1.CLK1
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a2.CLK1
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a3.CLK1
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a4.CLK1
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a5.CLK1
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a6.CLK1
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a7.CLK1
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a8.CLK1
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a9.CLK1
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a10.CLK1
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a11.CLK1
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a12.CLK1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|FIR_mine_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC
clk => clk.IN1
reset => always1.IN0
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
full <= audio_fifo:dac_fifo.wrfull
clear => clear.IN1
bclk => shift_data_to_dac[0].CLK
bclk => shift_data_to_dac[1].CLK
bclk => shift_data_to_dac[2].CLK
bclk => shift_data_to_dac[3].CLK
bclk => shift_data_to_dac[4].CLK
bclk => shift_data_to_dac[5].CLK
bclk => shift_data_to_dac[6].CLK
bclk => shift_data_to_dac[7].CLK
bclk => shift_data_to_dac[8].CLK
bclk => shift_data_to_dac[9].CLK
bclk => shift_data_to_dac[10].CLK
bclk => shift_data_to_dac[11].CLK
bclk => shift_data_to_dac[12].CLK
bclk => shift_data_to_dac[13].CLK
bclk => shift_data_to_dac[14].CLK
bclk => shift_data_to_dac[15].CLK
bclk => shift_data_to_dac[16].CLK
bclk => shift_data_to_dac[17].CLK
bclk => shift_data_to_dac[18].CLK
bclk => shift_data_to_dac[19].CLK
bclk => shift_data_to_dac[20].CLK
bclk => shift_data_to_dac[21].CLK
bclk => shift_data_to_dac[22].CLK
bclk => shift_data_to_dac[23].CLK
bclk => shift_data_to_dac[24].CLK
bclk => shift_data_to_dac[25].CLK
bclk => shift_data_to_dac[26].CLK
bclk => shift_data_to_dac[27].CLK
bclk => shift_data_to_dac[28].CLK
bclk => shift_data_to_dac[29].CLK
bclk => shift_data_to_dac[30].CLK
bclk => shift_data_to_dac[31].CLK
bclk => bit_to_dac.CLK
bclk => dac_is_left.CLK
bclk => bit_index[0].CLK
bclk => bit_index[1].CLK
bclk => bit_index[2].CLK
bclk => bit_index[3].CLK
bclk => bit_index[4].CLK
bclk => request_bit.CLK
daclrc => data_to_dac[0].CLK
daclrc => data_to_dac[1].CLK
daclrc => data_to_dac[2].CLK
daclrc => data_to_dac[3].CLK
daclrc => data_to_dac[4].CLK
daclrc => data_to_dac[5].CLK
daclrc => data_to_dac[6].CLK
daclrc => data_to_dac[7].CLK
daclrc => data_to_dac[8].CLK
daclrc => data_to_dac[9].CLK
daclrc => data_to_dac[10].CLK
daclrc => data_to_dac[11].CLK
daclrc => data_to_dac[12].CLK
daclrc => data_to_dac[13].CLK
daclrc => data_to_dac[14].CLK
daclrc => data_to_dac[15].CLK
daclrc => data_to_dac[16].CLK
daclrc => data_to_dac[17].CLK
daclrc => data_to_dac[18].CLK
daclrc => data_to_dac[19].CLK
daclrc => data_to_dac[20].CLK
daclrc => data_to_dac[21].CLK
daclrc => data_to_dac[22].CLK
daclrc => data_to_dac[23].CLK
daclrc => data_to_dac[24].CLK
daclrc => data_to_dac[25].CLK
daclrc => data_to_dac[26].CLK
daclrc => data_to_dac[27].CLK
daclrc => data_to_dac[28].CLK
daclrc => data_to_dac[29].CLK
daclrc => data_to_dac[30].CLK
daclrc => data_to_dac[31].CLK
daclrc => is_left_ch.IN1
dacdat <= bit_to_dac.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ebo1:auto_generated.data[0]
data[1] => dcfifo_ebo1:auto_generated.data[1]
data[2] => dcfifo_ebo1:auto_generated.data[2]
data[3] => dcfifo_ebo1:auto_generated.data[3]
data[4] => dcfifo_ebo1:auto_generated.data[4]
data[5] => dcfifo_ebo1:auto_generated.data[5]
data[6] => dcfifo_ebo1:auto_generated.data[6]
data[7] => dcfifo_ebo1:auto_generated.data[7]
data[8] => dcfifo_ebo1:auto_generated.data[8]
data[9] => dcfifo_ebo1:auto_generated.data[9]
data[10] => dcfifo_ebo1:auto_generated.data[10]
data[11] => dcfifo_ebo1:auto_generated.data[11]
data[12] => dcfifo_ebo1:auto_generated.data[12]
data[13] => dcfifo_ebo1:auto_generated.data[13]
data[14] => dcfifo_ebo1:auto_generated.data[14]
data[15] => dcfifo_ebo1:auto_generated.data[15]
data[16] => dcfifo_ebo1:auto_generated.data[16]
data[17] => dcfifo_ebo1:auto_generated.data[17]
data[18] => dcfifo_ebo1:auto_generated.data[18]
data[19] => dcfifo_ebo1:auto_generated.data[19]
data[20] => dcfifo_ebo1:auto_generated.data[20]
data[21] => dcfifo_ebo1:auto_generated.data[21]
data[22] => dcfifo_ebo1:auto_generated.data[22]
data[23] => dcfifo_ebo1:auto_generated.data[23]
data[24] => dcfifo_ebo1:auto_generated.data[24]
data[25] => dcfifo_ebo1:auto_generated.data[25]
data[26] => dcfifo_ebo1:auto_generated.data[26]
data[27] => dcfifo_ebo1:auto_generated.data[27]
data[28] => dcfifo_ebo1:auto_generated.data[28]
data[29] => dcfifo_ebo1:auto_generated.data[29]
data[30] => dcfifo_ebo1:auto_generated.data[30]
data[31] => dcfifo_ebo1:auto_generated.data[31]
q[0] <= dcfifo_ebo1:auto_generated.q[0]
q[1] <= dcfifo_ebo1:auto_generated.q[1]
q[2] <= dcfifo_ebo1:auto_generated.q[2]
q[3] <= dcfifo_ebo1:auto_generated.q[3]
q[4] <= dcfifo_ebo1:auto_generated.q[4]
q[5] <= dcfifo_ebo1:auto_generated.q[5]
q[6] <= dcfifo_ebo1:auto_generated.q[6]
q[7] <= dcfifo_ebo1:auto_generated.q[7]
q[8] <= dcfifo_ebo1:auto_generated.q[8]
q[9] <= dcfifo_ebo1:auto_generated.q[9]
q[10] <= dcfifo_ebo1:auto_generated.q[10]
q[11] <= dcfifo_ebo1:auto_generated.q[11]
q[12] <= dcfifo_ebo1:auto_generated.q[12]
q[13] <= dcfifo_ebo1:auto_generated.q[13]
q[14] <= dcfifo_ebo1:auto_generated.q[14]
q[15] <= dcfifo_ebo1:auto_generated.q[15]
q[16] <= dcfifo_ebo1:auto_generated.q[16]
q[17] <= dcfifo_ebo1:auto_generated.q[17]
q[18] <= dcfifo_ebo1:auto_generated.q[18]
q[19] <= dcfifo_ebo1:auto_generated.q[19]
q[20] <= dcfifo_ebo1:auto_generated.q[20]
q[21] <= dcfifo_ebo1:auto_generated.q[21]
q[22] <= dcfifo_ebo1:auto_generated.q[22]
q[23] <= dcfifo_ebo1:auto_generated.q[23]
q[24] <= dcfifo_ebo1:auto_generated.q[24]
q[25] <= dcfifo_ebo1:auto_generated.q[25]
q[26] <= dcfifo_ebo1:auto_generated.q[26]
q[27] <= dcfifo_ebo1:auto_generated.q[27]
q[28] <= dcfifo_ebo1:auto_generated.q[28]
q[29] <= dcfifo_ebo1:auto_generated.q[29]
q[30] <= dcfifo_ebo1:auto_generated.q[30]
q[31] <= dcfifo_ebo1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ebo1:auto_generated.rdclk
rdreq => dcfifo_ebo1:auto_generated.rdreq
wrclk => dcfifo_ebo1:auto_generated.wrclk
wrreq => dcfifo_ebo1:auto_generated.wrreq
aclr => dcfifo_ebo1:auto_generated.aclr
rdempty <= dcfifo_ebo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ebo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated
aclr => a_graycounter_fu6:rdptr_g1p.aclr
aclr => altsyncram_26d1:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_26d1:fifo_ram.data_a[0]
data[1] => altsyncram_26d1:fifo_ram.data_a[1]
data[2] => altsyncram_26d1:fifo_ram.data_a[2]
data[3] => altsyncram_26d1:fifo_ram.data_a[3]
data[4] => altsyncram_26d1:fifo_ram.data_a[4]
data[5] => altsyncram_26d1:fifo_ram.data_a[5]
data[6] => altsyncram_26d1:fifo_ram.data_a[6]
data[7] => altsyncram_26d1:fifo_ram.data_a[7]
data[8] => altsyncram_26d1:fifo_ram.data_a[8]
data[9] => altsyncram_26d1:fifo_ram.data_a[9]
data[10] => altsyncram_26d1:fifo_ram.data_a[10]
data[11] => altsyncram_26d1:fifo_ram.data_a[11]
data[12] => altsyncram_26d1:fifo_ram.data_a[12]
data[13] => altsyncram_26d1:fifo_ram.data_a[13]
data[14] => altsyncram_26d1:fifo_ram.data_a[14]
data[15] => altsyncram_26d1:fifo_ram.data_a[15]
data[16] => altsyncram_26d1:fifo_ram.data_a[16]
data[17] => altsyncram_26d1:fifo_ram.data_a[17]
data[18] => altsyncram_26d1:fifo_ram.data_a[18]
data[19] => altsyncram_26d1:fifo_ram.data_a[19]
data[20] => altsyncram_26d1:fifo_ram.data_a[20]
data[21] => altsyncram_26d1:fifo_ram.data_a[21]
data[22] => altsyncram_26d1:fifo_ram.data_a[22]
data[23] => altsyncram_26d1:fifo_ram.data_a[23]
data[24] => altsyncram_26d1:fifo_ram.data_a[24]
data[25] => altsyncram_26d1:fifo_ram.data_a[25]
data[26] => altsyncram_26d1:fifo_ram.data_a[26]
data[27] => altsyncram_26d1:fifo_ram.data_a[27]
data[28] => altsyncram_26d1:fifo_ram.data_a[28]
data[29] => altsyncram_26d1:fifo_ram.data_a[29]
data[30] => altsyncram_26d1:fifo_ram.data_a[30]
data[31] => altsyncram_26d1:fifo_ram.data_a[31]
q[0] <= altsyncram_26d1:fifo_ram.q_b[0]
q[1] <= altsyncram_26d1:fifo_ram.q_b[1]
q[2] <= altsyncram_26d1:fifo_ram.q_b[2]
q[3] <= altsyncram_26d1:fifo_ram.q_b[3]
q[4] <= altsyncram_26d1:fifo_ram.q_b[4]
q[5] <= altsyncram_26d1:fifo_ram.q_b[5]
q[6] <= altsyncram_26d1:fifo_ram.q_b[6]
q[7] <= altsyncram_26d1:fifo_ram.q_b[7]
q[8] <= altsyncram_26d1:fifo_ram.q_b[8]
q[9] <= altsyncram_26d1:fifo_ram.q_b[9]
q[10] <= altsyncram_26d1:fifo_ram.q_b[10]
q[11] <= altsyncram_26d1:fifo_ram.q_b[11]
q[12] <= altsyncram_26d1:fifo_ram.q_b[12]
q[13] <= altsyncram_26d1:fifo_ram.q_b[13]
q[14] <= altsyncram_26d1:fifo_ram.q_b[14]
q[15] <= altsyncram_26d1:fifo_ram.q_b[15]
q[16] <= altsyncram_26d1:fifo_ram.q_b[16]
q[17] <= altsyncram_26d1:fifo_ram.q_b[17]
q[18] <= altsyncram_26d1:fifo_ram.q_b[18]
q[19] <= altsyncram_26d1:fifo_ram.q_b[19]
q[20] <= altsyncram_26d1:fifo_ram.q_b[20]
q[21] <= altsyncram_26d1:fifo_ram.q_b[21]
q[22] <= altsyncram_26d1:fifo_ram.q_b[22]
q[23] <= altsyncram_26d1:fifo_ram.q_b[23]
q[24] <= altsyncram_26d1:fifo_ram.q_b[24]
q[25] <= altsyncram_26d1:fifo_ram.q_b[25]
q[26] <= altsyncram_26d1:fifo_ram.q_b[26]
q[27] <= altsyncram_26d1:fifo_ram.q_b[27]
q[28] <= altsyncram_26d1:fifo_ram.q_b[28]
q[29] <= altsyncram_26d1:fifo_ram.q_b[29]
q[30] <= altsyncram_26d1:fifo_ram.q_b[30]
q[31] <= altsyncram_26d1:fifo_ram.q_b[31]
rdclk => a_graycounter_fu6:rdptr_g1p.clock
rdclk => altsyncram_26d1:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_bcc:wrptr_g1p.clock
wrclk => altsyncram_26d1:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr
clock => dffe15a[0].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[0].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe17.clock
clrn => dffpipe_id9:dffpipe17.clrn
d[0] => dffpipe_id9:dffpipe17.d[0]
d[1] => dffpipe_id9:dffpipe17.d[1]
d[2] => dffpipe_id9:dffpipe17.d[2]
d[3] => dffpipe_id9:dffpipe17.d[3]
d[4] => dffpipe_id9:dffpipe17.d[4]
d[5] => dffpipe_id9:dffpipe17.d[5]
d[6] => dffpipe_id9:dffpipe17.d[6]
d[7] => dffpipe_id9:dffpipe17.d[7]
d[8] => dffpipe_id9:dffpipe17.d[8]
q[0] <= dffpipe_id9:dffpipe17.q[0]
q[1] <= dffpipe_id9:dffpipe17.q[1]
q[2] <= dffpipe_id9:dffpipe17.q[2]
q[3] <= dffpipe_id9:dffpipe17.q[3]
q[4] <= dffpipe_id9:dffpipe17.q[4]
q[5] <= dffpipe_id9:dffpipe17.q[5]
q[6] <= dffpipe_id9:dffpipe17.q[6]
q[7] <= dffpipe_id9:dffpipe17.q[7]
q[8] <= dffpipe_id9:dffpipe17.q[8]


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|filter_my|filter_fsm:u_filter_fsm
iclk => ~NO_FANOUT~
adc_slave_clk <= <GND>
adc_slave_rn <= <GND>
adc_slave_cs_n <= <GND>
adc_slave_addr <= <GND>
adc_slave_read_n <= <GND>
adc_slave_wr_n <= <GND>
adc_slave_read_data[0] => ~NO_FANOUT~
adc_slave_read_data[1] => ~NO_FANOUT~
adc_slave_read_data[2] => ~NO_FANOUT~
adc_slave_read_data[3] => ~NO_FANOUT~
adc_slave_read_data[4] => ~NO_FANOUT~
adc_slave_read_data[5] => ~NO_FANOUT~
adc_slave_read_data[6] => ~NO_FANOUT~
adc_slave_read_data[7] => ~NO_FANOUT~
adc_slave_read_data[8] => ~NO_FANOUT~
adc_slave_read_data[9] => ~NO_FANOUT~
adc_slave_read_data[10] => ~NO_FANOUT~
adc_slave_read_data[11] => ~NO_FANOUT~
adc_slave_read_data[12] => ~NO_FANOUT~
adc_slave_read_data[13] => ~NO_FANOUT~
adc_slave_read_data[14] => ~NO_FANOUT~
adc_slave_read_data[15] => ~NO_FANOUT~
adc_slave_wr_data[0] <= <GND>
adc_slave_wr_data[1] <= <GND>
adc_slave_wr_data[2] <= <GND>
adc_slave_wr_data[3] <= <GND>
adc_slave_wr_data[4] <= <GND>
adc_slave_wr_data[5] <= <GND>
adc_slave_wr_data[6] <= <GND>
adc_slave_wr_data[7] <= <GND>
adc_slave_wr_data[8] <= <GND>
adc_slave_wr_data[9] <= <GND>
adc_slave_wr_data[10] <= <GND>
adc_slave_wr_data[11] <= <GND>
adc_slave_wr_data[12] <= <GND>
adc_slave_wr_data[13] <= <GND>
adc_slave_wr_data[14] <= <GND>
adc_slave_wr_data[15] <= <GND>
filter_rst_n <= <GND>
filter_ast_sink_data[0] <= <GND>
filter_ast_sink_data[1] <= <GND>
filter_ast_sink_data[2] <= <GND>
filter_ast_sink_data[3] <= <GND>
filter_ast_sink_data[4] <= <GND>
filter_ast_sink_data[5] <= <GND>
filter_ast_sink_data[6] <= <GND>
filter_ast_sink_data[7] <= <GND>
filter_ast_sink_data[8] <= <GND>
filter_ast_sink_data[9] <= <GND>
filter_ast_sink_data[10] <= <GND>
filter_ast_sink_data[11] <= <GND>
filter_ast_sink_data[12] <= <GND>
filter_ast_sink_valid <= <GND>
filter_ast_sink_err[0] <= <GND>
filter_ast_sink_err[1] <= <GND>
filter_ast_source_data[0] => ~NO_FANOUT~
filter_ast_source_data[1] => ~NO_FANOUT~
filter_ast_source_data[2] => ~NO_FANOUT~
filter_ast_source_data[3] => ~NO_FANOUT~
filter_ast_source_data[4] => ~NO_FANOUT~
filter_ast_source_data[5] => ~NO_FANOUT~
filter_ast_source_data[6] => ~NO_FANOUT~
filter_ast_source_data[7] => ~NO_FANOUT~
filter_ast_source_data[8] => ~NO_FANOUT~
filter_ast_source_data[9] => ~NO_FANOUT~
filter_ast_source_data[10] => ~NO_FANOUT~
filter_ast_source_data[11] => ~NO_FANOUT~
filter_ast_source_data[12] => ~NO_FANOUT~
filter_ast_source_data[13] => ~NO_FANOUT~
filter_ast_source_data[14] => ~NO_FANOUT~
filter_ast_source_data[15] => ~NO_FANOUT~
filter_ast_source_data[16] => ~NO_FANOUT~
filter_ast_source_data[17] => ~NO_FANOUT~
filter_ast_source_data[18] => ~NO_FANOUT~
filter_ast_source_data[19] => ~NO_FANOUT~
filter_ast_source_data[20] => ~NO_FANOUT~
filter_ast_source_data[21] => ~NO_FANOUT~
filter_ast_source_data[22] => ~NO_FANOUT~
filter_ast_source_data[23] => ~NO_FANOUT~
filter_ast_source_data[24] => ~NO_FANOUT~
filter_ast_source_data[25] => ~NO_FANOUT~
filter_ast_source_data[26] => ~NO_FANOUT~
filter_ast_source_err[0] => ~NO_FANOUT~
filter_ast_source_err[1] => ~NO_FANOUT~
filter_ast_source_valid => ~NO_FANOUT~
dac_rst <= <GND>
dac_write <= <GND>
dac_write_data[0] <= <GND>
dac_write_data[1] <= <GND>
dac_write_data[2] <= <GND>
dac_write_data[3] <= <GND>
dac_write_data[4] <= <GND>
dac_write_data[5] <= <GND>
dac_write_data[6] <= <GND>
dac_write_data[7] <= <GND>
dac_write_data[8] <= <GND>
dac_write_data[9] <= <GND>
dac_write_data[10] <= <GND>
dac_write_data[11] <= <GND>
dac_write_data[12] <= <GND>
dac_write_data[13] <= <GND>
dac_write_data[14] <= <GND>
dac_write_data[15] <= <GND>
dac_write_data[16] <= <GND>
dac_write_data[17] <= <GND>
dac_write_data[18] <= <GND>
dac_write_data[19] <= <GND>
dac_write_data[20] <= <GND>
dac_write_data[21] <= <GND>
dac_write_data[22] <= <GND>
dac_write_data[23] <= <GND>
dac_full => ~NO_FANOUT~
dac_clear <= <GND>


