/**
 *
 * NVIC interface for STM32F103 (Cortex-M3).
 * Adapted from STM32World's STM32F407 (Cortex-M4) NVIC driver.
 *
 * Copyright (c) 2026 STM32World <lth@stm32world.com>
 * See LICENSE for details.
 *
 * Adapted for STM32F103 (Cortex-M3) by Hoang, 2026.
 *
 */

#include "nvic.h"

void nvic_enable_irq(uint8_t irq_n) {
    // ISER registers are 32 bits wide.
    // irq_n >> 5 determines which array index (irq_n / 32)
    // irq_n & 0x1F determines the bit position (irq_n % 32)
    NVIC->ISER[irq_n >> 5] = (1UL << (irq_n & 0x1F));
}

void nvic_disable_irq(uint8_t irq_n) {
    // Writing a 1 to the ICER register disables the IRQ.
    // Writing a 0 has no effect.
    NVIC->ICER[irq_n >> 5] = (1UL << (irq_n & 0x1F));
}

void nvic_set_priority(uint8_t irq_n, uint8_t priority) {
    // STM32F103 implements 4 bits of priority (the upper 4 bits of the 8-bit field).
    // Priority 0 is the highest, 15 is the lowest.
    NVIC->IP[irq_n] = (uint8_t)(priority << 4);
}

// vim: et sts=4 sw=4 ts=4