Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Aug 17 18:39:44 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : xa7z010-clg400
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           36          
XDCH-2    Warning   Same min and max delay values on IO port  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    967.904        0.000                      0                43098        0.021        0.000                      0                43098      498.750        0.000                       0                 14007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_output  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        967.904        0.000                      0                43098        0.021        0.000                      0                43098      498.750        0.000                       0                 14007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_output    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      967.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             967.904ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.509ns  (logic 11.311ns (35.897%)  route 20.198ns (64.103%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.536    36.447    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[116]/C
                         clock pessimism              0.455  1004.816    
                         clock uncertainty           -0.035  1004.781    
    SLICE_X21Y81         FDRE (Setup_fdre_C_R)       -0.429  1004.352    filterbank/coefficients_reg[116]
  -------------------------------------------------------------------
                         required time                       1004.352    
                         arrival time                         -36.447    
  -------------------------------------------------------------------
                         slack                                967.904    

Slack (MET) :             967.904ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.509ns  (logic 11.311ns (35.897%)  route 20.198ns (64.103%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.536    36.447    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[117]/C
                         clock pessimism              0.455  1004.816    
                         clock uncertainty           -0.035  1004.781    
    SLICE_X21Y81         FDRE (Setup_fdre_C_R)       -0.429  1004.352    filterbank/coefficients_reg[117]
  -------------------------------------------------------------------
                         required time                       1004.352    
                         arrival time                         -36.447    
  -------------------------------------------------------------------
                         slack                                967.904    

Slack (MET) :             967.904ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.509ns  (logic 11.311ns (35.897%)  route 20.198ns (64.103%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.536    36.447    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[118]/C
                         clock pessimism              0.455  1004.816    
                         clock uncertainty           -0.035  1004.781    
    SLICE_X21Y81         FDRE (Setup_fdre_C_R)       -0.429  1004.352    filterbank/coefficients_reg[118]
  -------------------------------------------------------------------
                         required time                       1004.352    
                         arrival time                         -36.447    
  -------------------------------------------------------------------
                         slack                                967.904    

Slack (MET) :             967.904ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.509ns  (logic 11.311ns (35.897%)  route 20.198ns (64.103%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 1004.361 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.536    36.447    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.479  1004.361    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y81         FDRE                                         r  filterbank/coefficients_reg[119]/C
                         clock pessimism              0.455  1004.816    
                         clock uncertainty           -0.035  1004.781    
    SLICE_X21Y81         FDRE (Setup_fdre_C_R)       -0.429  1004.352    filterbank/coefficients_reg[119]
  -------------------------------------------------------------------
                         required time                       1004.352    
                         arrival time                         -36.447    
  -------------------------------------------------------------------
                         slack                                967.904    

Slack (MET) :             968.045ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[112]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.367ns  (logic 11.311ns (36.060%)  route 20.056ns (63.940%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.394    36.305    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[112]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[112]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y80         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[112]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.305    
  -------------------------------------------------------------------
                         slack                                968.045    

Slack (MET) :             968.045ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.367ns  (logic 11.311ns (36.060%)  route 20.056ns (63.940%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.394    36.305    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[113]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y80         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[113]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.305    
  -------------------------------------------------------------------
                         slack                                968.045    

Slack (MET) :             968.045ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.367ns  (logic 11.311ns (36.060%)  route 20.056ns (63.940%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.394    36.305    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[114]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y80         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[114]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.305    
  -------------------------------------------------------------------
                         slack                                968.045    

Slack (MET) :             968.045ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.367ns  (logic 11.311ns (36.060%)  route 20.056ns (63.940%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.394    36.305    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y80         FDRE                                         r  filterbank/coefficients_reg[115]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y80         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[115]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.305    
  -------------------------------------------------------------------
                         slack                                968.045    

Slack (MET) :             968.055ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.357ns  (logic 11.311ns (36.072%)  route 20.046ns (63.928%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.384    36.295    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y79         FDRE                                         r  filterbank/coefficients_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y79         FDRE                                         r  filterbank/coefficients_reg[108]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y79         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[108]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                968.055    

Slack (MET) :             968.055ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        31.357ns  (logic 11.311ns (36.072%)  route 20.046ns (63.928%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 1004.360 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.715     4.938    filterbank/clk_output_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  filterbank/curr_filter_base_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     5.394 r  filterbank/curr_filter_base_reg[2]_rep__0/Q
                         net (fo=127, routed)         4.273     9.667    filterbank/curr_filter_base_reg[2]_rep__0_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.148     9.815 r  filterbank/multOp__6_i_37/O
                         net (fo=35, routed)          4.066    13.881    filterbank/multOp__6_i_37_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I3_O)        0.328    14.209 r  filterbank/multOp__6_i_151/O
                         net (fo=1, routed)           0.154    14.363    filterbank/multOp__6_i_151_n_0
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.487 r  filterbank/multOp__6_i_84/O
                         net (fo=1, routed)           0.550    15.037    filterbank/multOp__6_i_84_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  filterbank/multOp__6_i_29/O
                         net (fo=1, routed)           1.370    16.530    filterbank/multOp__6_i_29_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  filterbank/multOp__6_i_8/O
                         net (fo=4, routed)           2.340    18.994    filterbank/multOp__6_i_8_n_0
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    22.845 r  filterbank/multOp__10/PCOUT[47]
                         net (fo=1, routed)           0.002    22.847    filterbank/multOp__10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.560 r  filterbank/multOp__11/PCOUT[47]
                         net (fo=1, routed)           0.002    24.562    filterbank/multOp__11_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    26.080 r  filterbank/multOp__12/P[38]
                         net (fo=2, routed)           1.704    27.784    filterbank/multOp__12_n_67
    SLICE_X22Y66         LUT3 (Prop_lut3_I2_O)        0.154    27.938 r  filterbank/coefficients[115]_i_7/O
                         net (fo=2, routed)           0.648    28.587    filterbank/coefficients[115]_i_7_n_0
    SLICE_X22Y66         LUT4 (Prop_lut4_I3_O)        0.327    28.914 r  filterbank/coefficients[115]_i_11/O
                         net (fo=1, routed)           0.000    28.914    filterbank/coefficients[115]_i_11_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.315 r  filterbank/coefficients_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    filterbank/coefficients_reg[115]_i_2_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  filterbank/coefficients_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.429    filterbank/coefficients_reg[119]_i_6_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.652 r  filterbank/coefficients_reg[119]_i_5/O[0]
                         net (fo=2, routed)           1.706    31.358    filterbank/coefficients_reg[119]_i_5_n_7
    SLICE_X21Y81         LUT4 (Prop_lut4_I3_O)        0.299    31.657 r  filterbank/coefficients[119]_i_9/O
                         net (fo=1, routed)           0.000    31.657    filterbank/coefficients[119]_i_9_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.237 f  filterbank/coefficients_reg[119]_i_3/O[2]
                         net (fo=10, routed)          0.857    33.094    filterbank/data0[62]
    SLICE_X18Y78         LUT2 (Prop_lut2_I0_O)        0.302    33.396 r  filterbank/coefficients[119]_i_12/O
                         net (fo=1, routed)           0.000    33.396    filterbank/coefficients[119]_i_12_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.797 r  filterbank/coefficients_reg[119]_i_4/CO[3]
                         net (fo=2, routed)           0.990    34.787    filterbank/coefficients_reg[119]_i_4_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.124    34.911 r  filterbank/coefficients[119]_i_1/O
                         net (fo=55, routed)          1.384    36.295    filterbank/coefficients[119]_i_1_n_0
    SLICE_X21Y79         FDRE                                         r  filterbank/coefficients_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.478  1004.360    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y79         FDRE                                         r  filterbank/coefficients_reg[109]/C
                         clock pessimism              0.455  1004.815    
                         clock uncertainty           -0.035  1004.780    
    SLICE_X21Y79         FDRE (Setup_fdre_C_R)       -0.429  1004.351    filterbank/coefficients_reg[109]
  -------------------------------------------------------------------
                         required time                       1004.351    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                968.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.655%)  route 0.212ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.552     1.479    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X22Y30         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.212     1.819    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[15]
    SLICE_X20Y31         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.821     1.997    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X20Y31         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism             -0.254     1.743    
    SLICE_X20Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.798    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.264%)  route 0.209ns (59.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.558     1.485    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X25Y38         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/Q
                         net (fo=2, routed)           0.209     1.835    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/THETA[0]
    SLICE_X21Y36         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.825     2.001    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X21Y36         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]/C
                         clock pessimism             -0.254     1.747    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.066     1.813    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[22].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.241%)  route 0.218ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.551     1.478    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X23Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[22].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[22].ff/Q
                         net (fo=1, routed)           0.218     1.837    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[22]
    SLICE_X17Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[22]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.070     1.812    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[21].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.212%)  route 0.219ns (60.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.551     1.478    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X23Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[21].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[21].ff/Q
                         net (fo=1, routed)           0.219     1.837    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[21]
    SLICE_X17Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X17Y20         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[21]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.066     1.808    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.052%)  route 0.184ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.563     1.490    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/aclk
    SLICE_X18Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.184     1.802    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_IM[14]
    SLICE_X25Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.828     2.004    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X25Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[14]/C
                         clock pessimism             -0.254     1.750    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.017     1.767    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[30].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.098%)  route 0.229ns (61.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.550     1.477    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X23Y22         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[30].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[30].ff/Q
                         net (fo=1, routed)           0.229     1.847    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[30]
    SLICE_X18Y21         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X18Y21         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[30]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.071     1.812    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.208%)  route 0.228ns (61.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.560     1.487    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X21Y44         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.228     1.856    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[10]
    SLICE_X22Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.828     2.004    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X22Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[10]/C
                         clock pessimism             -0.254     1.750    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.070     1.820    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.438%)  route 0.189ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.551     1.478    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X14Y23         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.189     1.794    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/bf2_out_im[3]
    SLICE_X22Y23         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.813     1.989    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X22Y23         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/C
                         clock pessimism             -0.254     1.735    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.023     1.758    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][60]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.589%)  route 0.232ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.554     1.481    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X22Y17         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[27]/Q
                         net (fo=1, routed)           0.232     1.840    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[60]
    SLICE_X20Y19         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][60]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X20Y19         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][60]_srl32/CLK
                         clock pessimism             -0.254     1.742    
    SLICE_X20Y19         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.803    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][60]_srl32
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pow_spectrum/im_squared_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pow_spectrum/sum_internal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.600%)  route 0.192ns (43.400%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.561     1.488    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  pow_spectrum/im_squared_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pow_spectrum/im_squared_reg[14]__0/Q
                         net (fo=1, routed)           0.192     1.821    pow_spectrum/im_squared_reg[14]__0_n_0
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  pow_spectrum/sum_internal0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.866    pow_spectrum/sum_internal0_carry__2_i_2_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.931 r  pow_spectrum/sum_internal0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.931    pow_spectrum/sum_internal0_carry__2_n_5
    SLICE_X28Y48         FDRE                                         r  pow_spectrum/sum_internal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       0.832     2.008    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  pow_spectrum/sum_internal_reg[14]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.134     1.893    pow_spectrum/sum_internal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         1000.000    996.116    DSP48_X1Y35   lifter/out_value_temp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         1000.000    996.313    DSP48_X1Y37   lifter/out_value_temp_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y8   frame_module/MEM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y8   frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y7   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y7   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y86  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.585     4.468    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=14008, routed)       1.759     4.981    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





