
---------- Begin Simulation Statistics ----------
final_tick                                99526968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721856                       # Number of bytes of host memory used
host_op_rate                                   236848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   422.23                       # Real time elapsed on the host
host_tick_rate                              235719509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099527                       # Number of seconds simulated
sim_ticks                                 99526968000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.499615                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596737                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599944                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602043                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.990539                       # CPI: cycles per instruction
system.cpu.discardedOps                          2597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901225                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85504589                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502376                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199053936                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       113549347                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        736108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       371588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       743872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            188                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363786                       # Transaction distribution
system.membus.trans_dist::CleanEvict               78                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371969                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           275                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1108352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1108352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188423680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188423680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372244                       # Request fanout histogram
system.membus.respLayer1.occupancy         6446661000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6668323500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       735255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           61                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             323                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           371969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          371969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           247                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1115602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1116157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190337792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190416640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          364052                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93129216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           736337                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 736119     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    217      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             736337                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1858056000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1674172497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1111999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                       37                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                      37                       # number of overall hits
system.l2.demand_misses::.cpu.inst                229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372019                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372248                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               229                       # number of overall misses
system.l2.overall_misses::.cpu.data            372019                       # number of overall misses
system.l2.overall_misses::total                372248                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21357500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39163543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39184900500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21357500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39163543000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39184900500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           372038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               372285                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          372038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              372285                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.927126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.927126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93264.192140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105272.964553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105265.576981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93264.192140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105272.964553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105265.576981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363786                       # number of writebacks
system.l2.writebacks::total                    363786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35443149500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35462209500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35443149500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35462209500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999890                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83596.491228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95273.185831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95266.033838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83596.491228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95273.185831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95266.033838                       # average overall mshr miss latency
system.l2.replacements                         364052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       371469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           371469                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       371469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       371469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          371969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371969                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  39158802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39158802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        371969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105274.369638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105274.369638                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35439112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35439112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95274.369638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95274.369638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21357500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21357500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.927126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.927126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93264.192140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93264.192140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19060000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19060000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.923077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83596.491228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83596.491228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.724638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        94820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        94820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4037500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4037500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.681159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.681159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85904.255319                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85904.255319                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.079225                       # Cycle average of tags in use
system.l2.tags.total_refs                      743839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.531693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8102.547532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989634                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6322988                       # Number of tag accesses
system.l2.tags.data_accesses                  6322988                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95236096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95294464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93129216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93129216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       363786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             363786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            586454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         956887343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             957473797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       586454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           586454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      935718407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            935718407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      935718407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           586454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        956887343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1893192205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000284360750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2249994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363786                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  41537741000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7444880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69456041000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27896.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46646.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1341027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1308473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.586585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   513.648786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.820826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4552      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4552      1.55%      3.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       120806     41.01%     44.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2274      0.77%     44.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14824      5.03%     49.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2274      0.77%     50.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11624      3.95%     54.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2274      0.77%     55.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       131420     44.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.465281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.005052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.985047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        72754    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.000069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.000064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            72754    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72756                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95294464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93128000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95294464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93129216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       957.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       935.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    957.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    935.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   99526870000                       # Total gap between requests
system.mem_ctrls.avgGap                     135221.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95236096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93128000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 586454.115632257657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 956887343.337938427925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 935706189.703277230263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31987000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  69424054000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2356568240000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35073.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46653.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1619474.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1051315020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            558783390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313673680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796657380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7856328480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23455767900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18466130400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60498656250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.861944                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47058802750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3323320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49144845250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1052136120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            559223610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5317614960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3799095120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7856328480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23464947750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18458400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60507746040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.953274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47038749000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3323320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49164899000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2982601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2982601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2982601                       # number of overall hits
system.cpu.icache.overall_hits::total         2982601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          247                       # number of overall misses
system.cpu.icache.overall_misses::total           247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22227000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22227000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22227000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22227000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2982848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2982848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2982848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2982848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89987.854251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89987.854251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89987.854251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89987.854251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.icache.writebacks::total                61                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21980000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21980000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88987.854251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88987.854251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88987.854251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88987.854251                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2982601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2982601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22227000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22227000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2982848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2982848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89987.854251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89987.854251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88987.854251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88987.854251                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           185.970551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2982848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12076.307692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   185.970551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.726447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.726447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11931639                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11931639                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48062443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48062443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48062483                       # number of overall hits
system.cpu.dcache.overall_hits::total        48062483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       743994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         743994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744006                       # number of overall misses
system.cpu.dcache.overall_misses::total        744006                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  79325759000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79325759000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  79325759000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79325759000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806489                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806489                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106621.503668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106621.503668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106619.783980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106619.783980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       371469                       # number of writebacks
system.cpu.dcache.writebacks::total            371469                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       371963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       371963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       371963                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       371963                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       372031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       372031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       372037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       372037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39721093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39721093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39721724000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39721724000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106768.234368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106768.234368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106768.208538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106768.208538                       # average overall mshr miss latency
system.cpu.dcache.replacements                 371526                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4854000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4854000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72447.761194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72447.761194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69959.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69959.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12351590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12351590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       743927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       743927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  79320905000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  79320905000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106624.581444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106624.581444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       371969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       371969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  39716755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39716755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106774.369638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106774.369638                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       631000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       631000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       101000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       101000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       101000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.568832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48434548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            372038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.187099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.568832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         195598106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        195598106                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99526968000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
