NDFramePage.OnPageTitleLoaded("File18:uvm_reg_file.svh","uvm_reg_file.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_file.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[250,0,0,"uvm_reg_file","uvm_reg_file"],[251,0,2,"Initialization","uvm_reg_file.Initialization"],[252,0,1,"new","uvm_reg_file.new"],[253,0,1,"configure","uvm_reg_file.configure"],[254,0,2,"Introspection","uvm_reg_file.Introspection"],[255,0,1,"get_name","uvm_reg_file.get_name"],[256,0,1,"get_full_name","uvm_reg_file.get_full_name"],[257,0,1,"get_parent","uvm_reg_file.get_parent"],[258,0,1,"get_regfile","uvm_reg_file.get_regfile"],[259,0,2,"Backdoor","uvm_reg_file.Backdoor"],[260,0,1,"clear_hdl_path","uvm_reg_file.clear_hdl_path"],[261,0,1,"add_hdl_path","uvm_reg_file.add_hdl_path"],[262,0,1,"has_hdl_path","uvm_reg_file.has_hdl_path"],[263,0,1,"get_hdl_path","uvm_reg_file.get_hdl_path"],[264,0,1,"get_full_hdl_path","uvm_reg_file.get_full_hdl_path"],[265,0,1,"set_default_hdl_path","uvm_reg_file.set_default_hdl_path"],[266,0,1,"get_default_hdl_path","uvm_reg_file.get_default_hdl_path"]]);