[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WallaceMultiplier|WallaceMultiplier>io_result",
    "sources":[
      "~WallaceMultiplier|WallaceMultiplier>io_mul1",
      "~WallaceMultiplier|WallaceMultiplier>io_mul2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WallaceMultiplier|WallaceMultiplier>io_cmp",
    "sources":[
      "~WallaceMultiplier|WallaceMultiplier>io_result",
      "~WallaceMultiplier|WallaceMultiplier>io_mul1",
      "~WallaceMultiplier|WallaceMultiplier>io_mul2"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/hujun/ysyx-workbench/npc/verilog/vsrc"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"WallaceMultiplier"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/hujun/ysyx-workbench/npc/verilog/vsrc"
  }
]