Analysis & Synthesis report for Lab5
Fri Mar 12 00:47:56 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |slc3_sramtop|Instantiateram:instaRam|state
 11. State Machine - |slc3_sramtop|slc3:slc|ISDU:state_controller|State
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "Instantiateram:instaRam"
 22. Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_IR"
 23. Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_MDR"
 24. Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_MAR"
 25. Port Connectivity Checks: "slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder"
 26. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4"
 27. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3"
 28. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2"
 29. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA4"
 30. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA3"
 31. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA2"
 32. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA1"
 33. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1"
 34. Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER"
 35. Port Connectivity Checks: "slc3:slc|datapath:d0"
 36. Port Connectivity Checks: "slc3:slc"
 37. Signal Tap Logic Analyzer Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 12 00:47:55 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Lab5                                        ;
; Top-level Entity Name              ; slc3_sramtop                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,978                                       ;
;     Total combinational functions  ; 1,651                                       ;
;     Dedicated logic registers      ; 1,972                                       ;
; Total registers                    ; 1972                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 847,872                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; slc3_sramtop       ; Lab5               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; Reg_File.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv                                                        ;             ;
; Reg_1.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_1.sv                                                           ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ALU.sv                                                             ;             ;
; adder_16.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/adder_16.sv                                                        ;             ;
; HexDriver.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/HexDriver.sv                                                       ;             ;
; Reg_16.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_16.sv                                                          ;             ;
; full_adder.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/full_adder.sv                                                      ;             ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv                                                        ;             ;
; CLA.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/CLA.sv                                                             ;             ;
; synchronizers.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/synchronizers.sv                                                   ;             ;
; slc3_sramtop.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv                                                    ;             ;
; SLC3_2.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/SLC3_2.sv                                                          ;             ;
; slc3.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv                                                            ;             ;
; Mem2IO.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Mem2IO.sv                                                          ;             ;
; ISDU.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ISDU.sv                                                            ;             ;
; Instantiateram.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Instantiateram.sv                                                  ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ram.v                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/aglobal201.inc                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altrom.inc                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altram.inc                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altdpram.inc                                                                  ;             ;
; db/altsyncram_hag1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/altsyncram_hag1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_signaltap.vhd                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_ela_control.vhd                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/dffeea.inc                                                                    ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                           ;             ;
; db/sld_ela_trigger_7hp.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/sld_ela_trigger_7hp.tdf                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                 ;             ;
; db/sld_reserved_lab5_auto_signaltap_0_1_1d51.v                     ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/sld_reserved_lab5_auto_signaltap_0_1_1d51.v                     ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                        ;             ;
; db/altsyncram_uo14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/altsyncram_uo14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altdpram.tdf                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/others/maxplus2/memmodes.inc                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/a_hdffe.inc                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altsyncram.inc                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_mux.tdf                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/muxlut.inc                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/bypassff.inc                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/altshift.inc                                                                  ;             ;
; db/mux_j7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_decode.tdf                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/declut.inc                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_counter.tdf                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/cmpconst.inc                                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_prime/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                       ;             ;
; db/cntr_7th.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_7th.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_6rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_6rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_prime/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,978     ;
;                                             ;           ;
; Total combinational functions               ; 1651      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 884       ;
;     -- 3 input functions                    ; 525       ;
;     -- <=2 input functions                  ; 242       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1524      ;
;     -- arithmetic mode                      ; 127       ;
;                                             ;           ;
; Total registers                             ; 1972      ;
;     -- Dedicated logic registers            ; 1972      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
; Total memory bits                           ; 847872    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 1659      ;
; Total fan-out                               ; 16902     ;
; Average fan-out                             ; 4.28      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |slc3_sramtop                                                                                                                           ; 1651 (67)           ; 1972 (0)                  ; 847872      ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |slc3_sramtop                                                                                                                                                                                                                                                                                                                                                                                                        ; slc3_sramtop                              ; work         ;
;    |Instantiateram:instaRam|                                                                                                            ; 260 (260)           ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|Instantiateram:instaRam                                                                                                                                                                                                                                                                                                                                                                                ; Instantiateram                            ; work         ;
;    |ram:ram0|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0                                                                                                                                                                                                                                                                                                                                                                                               ; ram                                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                ; work         ;
;          |altsyncram_hag1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_hag1                           ; work         ;
;    |slc3:slc|                                                                                                                           ; 610 (0)             ; 239 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc                                                                                                                                                                                                                                                                                                                                                                                               ; slc3                                      ; work         ;
;       |HexDriver:hex_drivers[0]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[0]                                                                                                                                                                                                                                                                                                                                                                      ; HexDriver                                 ; work         ;
;       |HexDriver:hex_drivers[1]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[1]                                                                                                                                                                                                                                                                                                                                                                      ; HexDriver                                 ; work         ;
;       |HexDriver:hex_drivers[2]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[2]                                                                                                                                                                                                                                                                                                                                                                      ; HexDriver                                 ; work         ;
;       |HexDriver:hex_drivers[3]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[3]                                                                                                                                                                                                                                                                                                                                                                      ; HexDriver                                 ; work         ;
;       |ISDU:state_controller|                                                                                                           ; 54 (54)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|ISDU:state_controller                                                                                                                                                                                                                                                                                                                                                                         ; ISDU                                      ; work         ;
;       |Mem2IO:memory_subsystem|                                                                                                         ; 24 (24)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|Mem2IO:memory_subsystem                                                                                                                                                                                                                                                                                                                                                                       ; Mem2IO                                    ; work         ;
;       |datapath:d0|                                                                                                                     ; 504 (278)           ; 196 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0                                                                                                                                                                                                                                                                                                                                                                                   ; datapath                                  ; work         ;
;          |ALU:ALU_Unit|                                                                                                                 ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit                                                                                                                                                                                                                                                                                                                                                                      ; ALU                                       ; work         ;
;             |adder_16:adder|                                                                                                            ; 46 (4)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder                                                                                                                                                                                                                                                                                                                                                       ; adder_16                                  ; work         ;
;                |CLA:CLU1|                                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU1                                                                                                                                                                                                                                                                                                                                              ; CLA                                       ; work         ;
;                |CLA:CLU2|                                                                                                               ; 13 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU2                                                                                                                                                                                                                                                                                                                                              ; CLA                                       ; work         ;
;                   |full_addr:CLA1|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU2|full_addr:CLA1                                                                                                                                                                                                                                                                                                                               ; full_addr                                 ; work         ;
;                |CLA:CLU3|                                                                                                               ; 13 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU3                                                                                                                                                                                                                                                                                                                                              ; CLA                                       ; work         ;
;                   |full_addr:CLA1|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU3|full_addr:CLA1                                                                                                                                                                                                                                                                                                                               ; full_addr                                 ; work         ;
;                |CLA:CLU4|                                                                                                               ; 10 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU4                                                                                                                                                                                                                                                                                                                                              ; CLA                                       ; work         ;
;                   |full_addr:CLA1|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU4|full_addr:CLA1                                                                                                                                                                                                                                                                                                                               ; full_addr                                 ; work         ;
;                   |full_addr:CLA3|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder|CLA:CLU4|full_addr:CLA3                                                                                                                                                                                                                                                                                                                               ; full_addr                                 ; work         ;
;          |Reg_File:registers|                                                                                                           ; 115 (91)            ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers                                                                                                                                                                                                                                                                                                                                                                ; Reg_File                                  ; work         ;
;             |reg_16:R0|                                                                                                                 ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R1|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R2|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R3|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R3                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R4|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R4                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R5|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R5                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R6|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R6                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;             |reg_16:R7|                                                                                                                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R7                                                                                                                                                                                                                                                                                                                                                      ; reg_16                                    ; work         ;
;          |adder_16:ADDER|                                                                                                               ; 46 (4)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER                                                                                                                                                                                                                                                                                                                                                                    ; adder_16                                  ; work         ;
;             |CLA:CLU1|                                                                                                                  ; 11 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1                                                                                                                                                                                                                                                                                                                                                           ; CLA                                       ; work         ;
;                |full_addr:CLA1|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA1                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA2|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA2                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA3|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA3                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA4|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA4                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;             |CLA:CLU2|                                                                                                                  ; 13 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2                                                                                                                                                                                                                                                                                                                                                           ; CLA                                       ; work         ;
;                |full_addr:CLA1|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2|full_addr:CLA1                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA2|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2|full_addr:CLA2                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA3|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2|full_addr:CLA3                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA4|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2|full_addr:CLA4                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;             |CLA:CLU3|                                                                                                                  ; 11 (6)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3                                                                                                                                                                                                                                                                                                                                                           ; CLA                                       ; work         ;
;                |full_addr:CLA1|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3|full_addr:CLA1                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA2|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3|full_addr:CLA2                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA3|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3|full_addr:CLA3                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA4|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3|full_addr:CLA4                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;             |CLA:CLU4|                                                                                                                  ; 7 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4                                                                                                                                                                                                                                                                                                                                                           ; CLA                                       ; work         ;
;                |full_addr:CLA1|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4|full_addr:CLA1                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA2|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4|full_addr:CLA2                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA3|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4|full_addr:CLA3                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;                |full_addr:CLA4|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4|full_addr:CLA4                                                                                                                                                                                                                                                                                                                                            ; full_addr                                 ; work         ;
;          |reg_16:reg_IR|                                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_IR                                                                                                                                                                                                                                                                                                                                                                     ; reg_16                                    ; work         ;
;          |reg_16:reg_MAR|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_MAR                                                                                                                                                                                                                                                                                                                                                                    ; reg_16                                    ; work         ;
;          |reg_16:reg_MDR|                                                                                                               ; 10 (10)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_MDR                                                                                                                                                                                                                                                                                                                                                                    ; reg_16                                    ; work         ;
;          |reg_16:reg_PC|                                                                                                                ; 3 (3)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_PC                                                                                                                                                                                                                                                                                                                                                                     ; reg_16                                    ; work         ;
;          |reg_1:BEN_reg|                                                                                                                ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_1:BEN_reg                                                                                                                                                                                                                                                                                                                                                                     ; reg_1                                     ; work         ;
;          |reg_1:N_reg|                                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_1:N_reg                                                                                                                                                                                                                                                                                                                                                                       ; reg_1                                     ; work         ;
;          |reg_1:P_reg|                                                                                                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_1:P_reg                                                                                                                                                                                                                                                                                                                                                                       ; reg_1                                     ; work         ;
;          |reg_1:Z_reg|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:d0|reg_1:Z_reg                                                                                                                                                                                                                                                                                                                                                                       ; reg_1                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                    ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                       ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                               ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                             ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 590 (2)             ; 1624 (205)                ; 831488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 588 (0)             ; 1419 (0)                  ; 831488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 588 (88)            ; 1419 (896)                ; 831488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                             ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                         ; lpm_decode                                ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                               ; decode_3af                                ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                 ; lpm_mux                                   ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                                                                                          ; mux_j7c                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 831488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                            ; altsyncram                                ; work         ;
;                |altsyncram_uo14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 831488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uo14:auto_generated                                                                                                                                                                                                             ; altsyncram_uo14                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                             ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                               ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                    ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 90 (90)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                 ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 26 (1)              ; 49 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                        ; lpm_shiftreg                              ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 17 (0)              ; 30 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                     ; sld_ela_trigger                           ; work         ;
;                   |sld_ela_trigger_7hp:auto_generated|                                                                                  ; 17 (0)              ; 30 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated                                                                                                                                                  ; sld_ela_trigger_7hp                       ; work         ;
;                      |sld_ela_basic_multi_level_trigger:mgl_prim2|                                                                      ; 4 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2                                                                                                      ; sld_ela_basic_multi_level_trigger         ; work         ;
;                         |lpm_shiftreg:trigger_condition_deserialize|                                                                    ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|lpm_shiftreg:trigger_condition_deserialize                                                           ; lpm_shiftreg                              ; work         ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                ; 4 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; sld_sbpmg                                 ; work         ;
;                      |sld_ela_basic_multi_level_trigger:mgl_prim3|                                                                      ; 4 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim3                                                                                                      ; sld_ela_basic_multi_level_trigger         ; work         ;
;                         |lpm_shiftreg:trigger_condition_deserialize|                                                                    ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim3|lpm_shiftreg:trigger_condition_deserialize                                                           ; lpm_shiftreg                              ; work         ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                ; 4 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim3|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim3|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim3|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; sld_sbpmg                                 ; work         ;
;                      |sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|                                                              ; 9 (4)               ; 14 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1                                                                                              ; sld_reserved_Lab5_auto_signaltap_0_1_1d51 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                                               ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                               ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                                               ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                               ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                               ; lpm_shiftreg                              ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|sld_alt_reduction:unary_1                                                                    ; sld_alt_reduction                         ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|sld_mbpmg:mbpm_2                                                                             ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_5|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|sld_mbpmg:mbpm_5                                                                             ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1|sld_mbpmg:mbpm_5|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 14 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                          ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 296 (11)            ; 279 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                           ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                 ; lpm_counter                               ; work         ;
;                   |cntr_7th:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7th:auto_generated                                                                                                                         ; cntr_7th                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                          ; lpm_counter                               ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                                                                                  ; cntr_cki                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                ; lpm_counter                               ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                                                                                        ; cntr_6rh                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                   ; lpm_counter                               ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                           ; cntr_odi                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                          ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 203 (203)           ; 203 (203)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                           ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                        ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                      ; sld_rom_sr                                ; work         ;
;    |sync:button_sync[0]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sync:button_sync[0]                                                                                                                                                                                                                                                                                                                                                                                    ; sync                                      ; work         ;
;    |sync:button_sync[1]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sync:button_sync[1]                                                                                                                                                                                                                                                                                                                                                                                    ; sync                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM                                                                                                                    ; M9K  ; Single Port      ; 1024         ; 16           ; --           ; --           ; 16384  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uo14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 203          ; 4096         ; 203          ; 831488 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7hp:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_1d51:mgl_prim1 ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |slc3_sramtop|ram:ram0                                                                                                                                                                                                                                                                                                  ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |slc3_sramtop|Instantiateram:instaRam|state ;
+-----------------+------------+------------+-----------------+
; Name            ; state.idle ; state.done ; state.mem_write ;
+-----------------+------------+------------+-----------------+
; state.mem_write ; 0          ; 0          ; 0               ;
; state.idle      ; 1          ; 0          ; 1               ;
; state.done      ; 0          ; 1          ; 1               ;
+-----------------+------------+------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |slc3_sramtop|slc3:slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                                                                        ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_22 ; State.S_00 ; State.S_12 ; State.S_21 ; State.S_04 ; State.S_16_3 ; State.S_16_2 ; State.S_16_1 ; State.S_23 ; State.S_07 ; State.S_27 ; State.S_25_3 ; State.S_25_2 ; State.S_25_1 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_3 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_00     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; Instantiateram:instaRam|state.idle     ; Lost fanout        ;
; Instantiateram:instaRam|state.done     ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~2 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~3 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~4 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~5 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~6 ; Lost fanout        ;
; Total Number of Removed Registers = 7  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1972  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 419   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 580   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|reg_1:P_reg|Data_Out                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[14]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[6]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R3|Data_Out[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R4|Data_Out[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R5|Data_Out[2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R6|Data_Out[1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|reg_16:R7|Data_Out[13] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[8]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:d0|Mux6                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:d0|Reg_File:registers|Mux9                   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:d0|SR2_MUX_OUT[5]                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:d0|Mux10                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_hag1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 203                                                        ; Untyped        ;
; sld_trigger_bits                                ; 2                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                          ; Untyped        ;
; sld_sample_depth                                ; 4096                                                       ; Untyped        ;
; sld_segment_size                                ; 4096                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 3                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Lab5_auto_signaltap_0_1_1d51,basic,1,basic,1, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 38                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000                     ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 203                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ram:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instantiateram:instaRam"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_IR" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_MDR" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|reg_16:reg_MAR" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|ALU:ALU_Unit|adder_16:adder" ;
+------+--------+----------+---------------------------------------------------+
; Port ; Type   ; Severity ; Details                                           ;
+------+--------+----------+---------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                      ;
; cout ; Output ; Info     ; Explicitly unconnected                            ;
+------+--------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU4" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU3" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU2" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA4" ;
+------+--------+----------+--------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                      ;
+------+--------+----------+--------------------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                                       ;
+------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA3" ;
+------+--------+----------+--------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                      ;
+------+--------+----------+--------------------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                                       ;
+------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA2" ;
+------+--------+----------+--------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                      ;
+------+--------+----------+--------------------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                                       ;
+------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA1" ;
+------+--------+----------+--------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                      ;
+------+--------+----------+--------------------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                                       ;
+------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|adder_16:ADDER" ;
+------+--------+----------+--------------------------------------+
; Port ; Type   ; Severity ; Details                              ;
+------+--------+----------+--------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                         ;
; cout ; Output ; Info     ; Explicitly unconnected               ;
+------+--------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IR[10..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IR[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 203              ; 4096         ; 1        ; continuous             ; sequential           ; 3                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 210                         ;
; cycloneiii_ff         ; 258                         ;
;     CLR               ; 2                           ;
;     ENA               ; 201                         ;
;     ENA CLR           ; 15                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 4                           ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 940                         ;
;     arith             ; 29                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 911                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 173                         ;
;         4 data inputs ; 695                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 10.95                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                              ; Details                                                                                                                                             ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clk                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clk                                                            ; N/A                                                                                                                                                 ;
; Continue                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Continue                                                       ; N/A                                                                                                                                                 ;
; Continue                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Continue                                                       ; N/A                                                                                                                                                 ;
; Run                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Run                                                            ; N/A                                                                                                                                                 ;
; Run                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Run                                                            ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.Halted                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.Halted~_wirecell          ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.PauseIR1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.PauseIR1                  ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.PauseIR2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.PauseIR2                  ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_00                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_00                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_01                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_01                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_04                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_04                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_05                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_05                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_06                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_06                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_07                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_07                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_09                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_09                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_12                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_12                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_16_1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_1                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_16_2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_2                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_16_3                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_3                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_18                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_18                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_21                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_21                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_22                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_22                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_23                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_23                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_25_1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_25_1                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_25_2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_25_2                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_25_3                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_25_3                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_27                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_27                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_32                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_32                      ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_33_1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_1                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_33_2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_2                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_33_3                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_3                    ; N/A                                                                                                                                                 ;
; slc3:slc|ISDU:state_controller|State.S_35                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_35                      ; N/A                                                                                                                                                 ;
; slc3:slc|LED[0]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[0]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[1]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[1]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[2]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[2]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[3]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[3]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[4]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[4]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[5]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[5]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[6]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[6]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[7]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[7]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[8]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[8]                 ; N/A                                                                                                                                                 ;
; slc3:slc|LED[9]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[9]                 ; N/A                                                                                                                                                 ;
; slc3:slc|Reset                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset_ah                                                       ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|BEN                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_1:BEN_reg|Data_Out                    ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Data[0]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[10]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[11]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[12]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[13]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[14]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[15]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[1]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[2]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[3]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[4]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[5]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[6]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[7]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[8]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|Data[9]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; slc3:slc|datapath:d0|IR[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[0]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[10]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[11]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[12]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[13]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[14]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[15]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[1]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[2]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[3]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[4]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[5]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[6]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[7]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[8]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|IR[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_IR|Data_Out[9]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|LD_BEN                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_32                      ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|LD_CC                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|WideOr30~0_wirecell             ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[0]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[10]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[11]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[12]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[13]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[14]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[15]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[1]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[2]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[3]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[4]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[5]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[6]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[7]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[8]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MAR[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MAR|Data_Out[9]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[0]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[10]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[11]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[12]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[13]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[14]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[15]               ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[1]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[2]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[3]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[4]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[5]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[6]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[7]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[8]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|MDR[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_MDR|Data_Out[9]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[0]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[10]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[11]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[12]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[13]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[14]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[15]                ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[1]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[2]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[3]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[4]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[5]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[6]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[7]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[8]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|PC[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_16:reg_PC|Data_Out[9]                 ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[0]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[10] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[11] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[12] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[13] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[14] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[15] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[1]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[2]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[3]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[4]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[5]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[6]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[7]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[8]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0|Data_Out[9]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[0]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[10] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[11] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[12] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[13] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[14] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[15] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[1]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[2]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[3]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[4]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[5]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[6]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[7]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[8]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R1|Data_Out[9]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[0]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[10] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[11] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[12] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[13] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[14] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[15] ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[1]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[2]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[3]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[4]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[5]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[6]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[7]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[8]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Reg_File:registers|reg_16:R2|Data_Out[9]  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:N_reg|D                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Mux10~7                                   ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:N_reg|Data_Out                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_1:N_reg|Data_Out                      ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:P_reg|D                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|P_in~_wirecell                            ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:P_reg|Data_Out                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_1:P_reg|Data_Out                      ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:Z_reg|D                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|Equal0~6                                  ; N/A                                                                                                                                                 ;
; slc3:slc|datapath:d0|reg_1:Z_reg|Data_Out                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|reg_1:Z_reg|Data_Out                      ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                            ; N/A                                                                                                                                                 ;
; slc|state_controller|State.Halted                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.Halted                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.PauseIR1                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.PauseIR1                  ; N/A                                                                                                                                                 ;
; slc|state_controller|State.PauseIR2                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.PauseIR2                  ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_00                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_00                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_01                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_01                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_04                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_04                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_05                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_05                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_06                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_06                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_07                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_07                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_09                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_09                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_12                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_12                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_16_1                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_1                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_16_2                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_2                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_16_3                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_16_3                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_18                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_18                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_21                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_21                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_22                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_22                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_23                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_23                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_25_1                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_25_1                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_25_2                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_25_2                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_27                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_27                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_32                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_32                      ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_33_1                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_1                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_33_2                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_2                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_33_3                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_33_3                    ; N/A                                                                                                                                                 ;
; slc|state_controller|State.S_35                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; slc3:slc|ISDU:state_controller|State.S_35                      ; N/A                                                                                                                                                 ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 12 00:46:52 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: Reg_File File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_1.sv
    Info (12023): Found entity 1: reg_1 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_16.sv
    Info (12023): Found entity 1: adder_16 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/adder_16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_1.sv
    Info (12023): Found entity 1: testbench File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/testbench_1.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file lab5.sv
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_16.sv
    Info (12023): Found entity 1: reg_16 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_addr File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla.sv
    Info (12023): Found entity 1: CLA File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/CLA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/test_memory.sv Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/synchronizers.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file slc3_testtop.sv
    Info (12023): Found entity 1: slc3_testtop File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_testtop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slc3_sramtop.sv
    Info (12023): Found entity 1: slc3_sramtop File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/memory_contents.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file instantiateram.sv
    Info (12023): Found entity 1: Instantiateram File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Instantiateram.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Reg_File.sv(12): created implicit net for "LD_EXT" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 12
Info (12127): Elaborating entity "slc3_sramtop" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv Line: 16
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:slc" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv Line: 60
Warning (10858): Verilog HDL warning at slc3.sv(83): object SRAM_WE_In used but never assigned File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 83
Warning (10036): Verilog HDL or VHDL warning at slc3.sv(83): object "SRAM_WE" assigned a value but never read File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 83
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:slc|HexDriver:hex_drivers[0]" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 35
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:slc|datapath:d0" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 63
Info (10264): Verilog HDL Case Statement information at datapath.sv(80): all case item expressions in this case statement are onehot File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 80
Warning (10272): Verilog HDL Case Statement warning at datapath.sv(107): case item expression covers a value already covered by a previous case item File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 107
Warning (10958): SystemVerilog warning at datapath.sv(104): unique or priority keyword makes case statement complete File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 104
Warning (10829): SystemVerilog warning at datapath.sv(104): unique case statement has overlapping case items File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 104
Warning (10230): Verilog HDL assignment warning at datapath.sv(127): truncated value with size 32 to match size of target (16) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 127
Warning (10230): Verilog HDL assignment warning at datapath.sv(130): truncated value with size 32 to match size of target (16) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 130
Warning (10958): SystemVerilog warning at datapath.sv(128): unique or priority keyword makes case statement complete File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 128
Info (12128): Elaborating entity "reg_1" for hierarchy "slc3:slc|datapath:d0|reg_1:N_reg" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 52
Info (12128): Elaborating entity "adder_16" for hierarchy "slc3:slc|datapath:d0|adder_16:ADDER" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 70
Info (12128): Elaborating entity "CLA" for hierarchy "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/adder_16.sv Line: 27
Warning (10034): Output port "cout" at CLA.sv(5) has no driver File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/CLA.sv Line: 5
Info (12128): Elaborating entity "full_addr" for hierarchy "slc3:slc|datapath:d0|adder_16:ADDER|CLA:CLU1|full_addr:CLA1" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/CLA.sv Line: 36
Info (12128): Elaborating entity "Reg_File" for hierarchy "slc3:slc|datapath:d0|Reg_File:registers" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at Reg_File.sv(12): object "LD_EXT" assigned a value but never read File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 12
Warning (10036): Verilog HDL or VHDL warning at Reg_File.sv(56): object "load" assigned a value but never read File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 56
Warning (10230): Verilog HDL assignment warning at Reg_File.sv(12): truncated value with size 3 to match size of target (1) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 12
Info (12128): Elaborating entity "reg_16" for hierarchy "slc3:slc|datapath:d0|Reg_File:registers|reg_16:R0" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Reg_File.sv Line: 59
Info (12128): Elaborating entity "ALU" for hierarchy "slc3:slc|datapath:d0|ALU:ALU_Unit" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/datapath.sv Line: 124
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:slc|Mem2IO:memory_subsystem" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 73
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:slc|ISDU:state_controller" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3.sv Line: 80
Info (10264): Verilog HDL Case Statement information at ISDU.sv(222): all case item expressions in this case statement are onehot File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ISDU.sv Line: 222
Info (12128): Elaborating entity "Instantiateram" for hierarchy "Instantiateram:instaRam" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv Line: 62
Warning (10230): Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/Instantiateram.sv Line: 51
Warning (10230): Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5) File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/SLC3_2.sv Line: 119
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/slc3_sramtop.sv Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ram.v Line: 89
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf
    Info (12023): Found entity 1: altsyncram_hag1 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/altsyncram_hag1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hag1" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated" File: c:/intelfpga_prime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_7hp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_7hp File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/sld_ela_trigger_7hp.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab5_auto_signaltap_0_1_1d51.v
    Info (12023): Found entity 1: sld_reserved_Lab5_auto_signaltap_0_1_1d51 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/sld_reserved_lab5_auto_signaltap_0_1_1d51.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uo14.tdf
    Info (12023): Found entity 1: altsyncram_uo14 File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/altsyncram_uo14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/mux_j7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7th.tdf
    Info (12023): Found entity 1: cntr_7th File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_7th.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_cki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_6rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.12.00:47:23 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/output_files/Lab5.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 222 of its 238 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 3030 logic cells
    Info (21064): Implemented 219 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Fri Mar 12 00:47:56 2021
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 5/output_files/Lab5.map.smsg.


