# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/GenSen.vhdl" \
"../../../../../../src/rom_sin.vhd" \
"../../../../../../tb/TestBench.vhdl" \

# Do not sort compile order
nosort
