/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) ASPEED Technology Inc.
 */

#ifndef _MACH_ASPEED_AST2700_RESET_H_
#define _MACH_ASPEED_AST2700_RESET_H_
//SOC0
#define SCU_CPU_RESET_VLINK		(44)
#define SCU_CPU_RESET_E2M1		(43)
#define SCU_CPU_RESET_E2M0		(42)
#define SCU_CPU_RESET_TSP		(41)
#define SCU_CPU_RESET_USB11		(40)
#define SCU_CPU_RESET_EHCI		(39)
#define SCU_CPU_RESET_USB2		(38)
#define SCU_CPU_RESET_UPORT2_HST		(37)
#define SCU_CPU_RESET_UPORT2_V3		(36)
#define SCU_CPU_RESET_UPORT2_V2		(35)
#define SCU_CPU_RESET_UPORT1_HST		(34)
#define SCU_CPU_RESET_UPORT1_V3		(33)
#define SCU_CPU_RESET_UPORT1_V2		(32)
#define SCU_CPU_RESET_H2X		(31)
#define SCU_CPU_RESET_GP_MCU		(30)
#define SCU_CPU_RESET_DP_MCU		(29)
#define SCU_CPU_RESET_DP			(28)
#define SCU_CPU_RESET_RESERVED27		(27)
#define SCU_CPU_RESET_XDMA1		(26)
#define SCU_CPU_RESET_XDMA0		(25)
#define SCU_CPU_RESET_MCTP0		(24)
#define SCU_CPU_RESET_MCTP1		(23)
#define SCU_CPU_RESET_JTAG0		(22)
#define SCU_CPU_RESET_PERSTOE		(21)
#define SCU_CPU_RESET_PERST		(20)
#define SCU_CPU_RESET_RCRSTOE		(19)
#define SCU_CPU_RESET_RCRST		(18)
#define SCU_CPU_RESET_EMMC		(17)
#define SCU_CPU_RESET_UFS		(16)
#define SCU_CPU_RESET_RESERVED15		(15)
#define SCU_CPU_RESET_CRT2		(14)
#define SCU_CPU_RESET_CRT1		(13)
#define SCU_CPU_RESET_RESERVED12		(12)
#define SCU_CPU_RESET_RESERVED11		(11)
#define SCU_CPU_RESET_RESERVED10		(10)
#define SCU_CPU_RESET_RVAS		(9)
#define SCU_CPU_RESET_PCIS		(8)
#define SCU_CPU_RESET_2D			(7)
#define SCU_CPU_RESET_VIDEO		(6)
#define SCU_CPU_RESET_SOC		(5)
#define SCU_CPU_RESET_HACE		(4)
#define SCU_CPU_RESET_RESERVED3		(3)
#define SCU_CPU_RESET_RESERVED2		(2)
#define SCU_CPU_RESET_DDRPHY		(1)
#define SCU_CPU_RESET_SDRAM		(0)

//SOC1
#define SCU_IO_RESET_I3CDMA		(63)
#define SCU_IO_RESET_H2X0		(62)
#define SCU_IO_RESET_PORTD_USB2V	(61)
#define SCU_IO_RESET_PORTD_USB2H	(60)
#define SCU_IO_RESET_PORTC_USB2V	(59)
#define SCU_IO_RESET_PORTC_USB2H	(58)
#define SCU_IO_RESET_UHCI		(57)
#define SCU_IO_RESET_E2M		(56)
#define SCU_IO_RESET_ACE		(55)
#define SCU_IO_RESET_LTPI1		(54)
#define SCU_IO_RESET_VGAL		(53)
#define SCU_IO_RESET_LTPI0		(52)
#define SCU_IO_RESET_UART9		(51)
#define SCU_IO_RESET_UART8		(50)
#define SCU_IO_RESET_UART7		(49)
#define SCU_IO_RESET_UART6		(48)
#define SCU_IO_RESET_I2C		(47)
#define SCU_IO_RESET_MCTP		(46)
#define SCU_IO_RESET_CAN		(45)
#define SCU_IO_RESET_FSI		(44)
#define SCU_IO_RESET_XDMA		(42)
#define SCU_IO_RESET_CALIPTRA	(41)
#define SCU_IO_RESET_I2C_FILTER	(40)
#define SCU_IO_RESET_UART4		(39)
#define SCU_IO_RESET_UART3		(38)
#define SCU_IO_RESET_UART2		(37)
#define SCU_IO_RESET_UART1		(36)
#define SCU_IO_RESET_H2A_SPI2		(35)
#define SCU_IO_RESET_H2A_SPI1		(34)
#define SCU_IO_RESET_MCU1		(33)
#define SCU_IO_RESET_MCU0		(32)
#define SCU_IO_RESET_I3C15		(31)
#define SCU_IO_RESET_I3C14		(30)
#define SCU_IO_RESET_I3C13		(29)
#define SCU_IO_RESET_I3C12		(28)
#define SCU_IO_RESET_I3C11		(27)
#define SCU_IO_RESET_I3C10		(26)
#define SCU_IO_RESET_I3C9		(25)
#define SCU_IO_RESET_I3C8		(24)
#define SCU_IO_RESET_I3C7		(23)
#define SCU_IO_RESET_I3C6		(22)
#define SCU_IO_RESET_I3C5		(21)
#define SCU_IO_RESET_I3C4		(20)
#define SCU_IO_RESET_I3C3		(19)
#define SCU_IO_RESET_I3C2		(18)
#define SCU_IO_RESET_I3C1		(17)
#define SCU_IO_RESET_I3C0		(16)
#define SCU_IO_RESET_SPI3		(15)
#define SCU_IO_RESET_SPI2		(14)
#define SCU_IO_RESET_SPI1		(13)
#define SCU_IO_RESET_JTAG1		(12)
#define SCU_IO_RESET_ESPI1		(11)
#define SCU_IO_RESET_ESPI0		(10)
#define SCU_IO_RESET_SDC		(9)
#define SCU_IO_RESET_ADC		(8)
#define SCU_IO_RESET_MAC2		(7)
#define SCU_IO_RESET_MAC1		(6)
#define SCU_IO_RESET_MAC0		(5)
#define SCU_IO_RESET_PWM		(4)
#define SCU_IO_RESET_PECI		(3)
#define SCU_IO_RESET_MII		(2)
#define SCU_IO_RESET_LPC1		(1)
#define SCU_IO_RESET_LPC0		(0)

#endif  /* _MACH_ASPEED_AST2700_RESET_H_ */
