// Library - e155ASIC_fixed, Cell - sevenSegDec, View - schematic
// LAST TIME SAVED: Apr 11 21:16:11 2015
// NETLIST TIME: Apr 14 00:06:35 2015
`timescale 1ns / 100ps 

module sevenSegDec ( seg, digit );


output [6:0]  seg;

input [3:0]  digit;


// Buses in the design

wire  [3:0]  Ndigit;


specify 
    specparam CDS_LIBNAME  = "e155ASIC_fixed";
    specparam CDS_CELLNAME = "sevenSegDec";
    specparam CDS_VIEWNAME = "schematic";
endspecify

