module sipo(
    input clk,
    input rst,
    input si,
    output reg [3:0] q
);

always @(posedge clk) begin
    if (!rst)
        q <= 4'b0000;
    else
        q <= {q[2:0], si};
end

endmodule
