// Seed: 1322312321
module module_0;
  supply1 id_1;
  assign id_1 = 1;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 _id_3,
    output wor id_4
);
  logic [-1 : id_3] id_6, id_7;
  timeunit 1ps / 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  wire id_3;
  assign id_2[1'o0] = id_3;
  module_0 modCall_1 ();
  assign id_3 = -1;
endmodule
