Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 10 20:02:48 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1479)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5351)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1479)
---------------------------
 There are 711 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: pdu/control/cpu_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5351)
---------------------------------------------------
 There are 5351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5367          inf        0.000                      0                 5367           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5367 Endpoints
Min Delay          5367 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.452ns  (logic 8.337ns (23.517%)  route 27.114ns (76.483%))
  Logic Levels:           20  (CARRY4=1 FDPE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          1.060     2.507    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I3_O)        0.354     2.861 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=70, routed)          7.296    10.157    cpu/rf/im_dout[6]
    SLICE_X14Y121        MUXF7 (Prop_muxf7_S_O)       0.522    10.679 r  cpu/rf/dm_i_359/O
                         net (fo=1, routed)           0.000    10.679    cpu/rf/dm_i_359_n_0
    SLICE_X14Y121        MUXF8 (Prop_muxf8_I0_O)      0.098    10.777 r  cpu/rf/dm_i_143/O
                         net (fo=1, routed)           0.611    11.389    memory/seg_output_reg[4]
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.319    11.708 r  memory/dm_i_31/O
                         net (fo=20, routed)          1.025    12.733    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_158
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.150    12.883 r  cpu/alu_sel2/dm_i_184/O
                         net (fo=2, routed)           1.389    14.272    cpu/alu/alu_op2[4]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.328    14.600 r  cpu/alu/dm_i_52/O
                         net (fo=1, routed)           0.000    14.600    cpu/alu/dm_i_52_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.027 f  cpu/alu/dm_i_2/O[1]
                         net (fo=395, routed)         3.898    18.925    cpu/alu/data0[5]
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.306    19.231 f  cpu/alu/regfile[1][31]_i_53/O
                         net (fo=1, routed)           0.731    19.962    cpu/alu/regfile[1][31]_i_53_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.124    20.086 f  cpu/alu/regfile[1][31]_i_27/O
                         net (fo=64, routed)          3.536    23.622    cpu/alu/led0[31]_i_7_1
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124    23.746 r  cpu/alu/regfile[1][20]_i_3/O
                         net (fo=2, routed)           1.244    24.991    pdu/control/mem_dout[20]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124    25.115 r  pdu/control/hexplay_data_OBUF[0]_inst_i_119/O
                         net (fo=1, routed)           0.665    25.780    pdu/control/hexplay_data_OBUF[0]_inst_i_119_n_0
    SLICE_X13Y137        LUT2 (Prop_lut2_I0_O)        0.124    25.904 r  pdu/control/hexplay_data_OBUF[0]_inst_i_57/O
                         net (fo=1, routed)           0.000    25.904    pdu/control/hexplay_data_OBUF[0]_inst_i_57_n_0
    SLICE_X13Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    26.121 r  pdu/control/hexplay_data_OBUF[0]_inst_i_29/O
                         net (fo=1, routed)           0.793    26.913    pdu/control/hexplay_data_OBUF[0]_inst_i_29_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I3_O)        0.299    27.212 f  pdu/control/hexplay_data_OBUF[0]_inst_i_17/O
                         net (fo=1, routed)           1.201    28.414    pdu/control/hexplay_data_OBUF[0]_inst_i_17_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I4_O)        0.124    28.538 r  pdu/control/hexplay_data_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000    28.538    pdu/control/hexplay_data_OBUF[0]_inst_i_9_n_0
    SLICE_X3Y134         MUXF7 (Prop_muxf7_I1_O)      0.217    28.755 r  pdu/control/hexplay_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.138    29.893    pdu/control/hexplay_data_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I1_O)        0.299    30.192 r  pdu/control/hexplay_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686    31.878    hexplay_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    35.452 r  hexplay_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.452    hexplay_data[0]
    A14                                                               r  hexplay_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.222ns  (logic 8.172ns (23.202%)  route 27.050ns (76.798%))
  Logic Levels:           22  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.291    23.362    cpu/reg_write_sel/hexplay_data_OBUF[1]_inst_i_163_1
    SLICE_X7Y140         LUT6 (Prop_lut6_I4_O)        0.124    23.486 r  cpu/reg_write_sel/hexplay_data_OBUF[3]_inst_i_175/O
                         net (fo=1, routed)           0.897    24.383    memory/hexplay_data_OBUF[3]_inst_i_47
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.124    24.507 r  memory/hexplay_data_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.859    25.367    pdu/control/hexplay_data_OBUF[3]_inst_i_26_0
    SLICE_X8Y139         LUT5 (Prop_lut5_I2_O)        0.124    25.491 r  pdu/control/hexplay_data_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.491    pdu/control/hexplay_data_OBUF[3]_inst_i_47_n_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I0_O)      0.209    25.700 r  pdu/control/hexplay_data_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.021    26.721    pdu/control/hexplay_data_OBUF[3]_inst_i_26_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I3_O)        0.297    27.018 f  pdu/control/hexplay_data_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.972    27.990    pdu/control/hexplay_data_OBUF[3]_inst_i_16_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I4_O)        0.124    28.114 r  pdu/control/hexplay_data_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000    28.114    pdu/control/hexplay_data_OBUF[3]_inst_i_6_n_0
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.209    28.323 r  pdu/control/hexplay_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.223    29.546    pdu/control/hexplay_data_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y135         LUT6 (Prop_lut6_I0_O)        0.297    29.843 r  pdu/control/hexplay_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.811    31.655    hexplay_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    35.222 r  hexplay_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.222    hexplay_data[3]
    A15                                                               r  hexplay_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.199ns  (logic 8.334ns (23.676%)  route 26.865ns (76.324%))
  Logic Levels:           20  (CARRY4=1 FDPE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          1.060     2.507    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I3_O)        0.354     2.861 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=70, routed)          7.296    10.157    cpu/rf/im_dout[6]
    SLICE_X14Y121        MUXF7 (Prop_muxf7_S_O)       0.522    10.679 r  cpu/rf/dm_i_359/O
                         net (fo=1, routed)           0.000    10.679    cpu/rf/dm_i_359_n_0
    SLICE_X14Y121        MUXF8 (Prop_muxf8_I0_O)      0.098    10.777 r  cpu/rf/dm_i_143/O
                         net (fo=1, routed)           0.611    11.389    memory/seg_output_reg[4]
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.319    11.708 r  memory/dm_i_31/O
                         net (fo=20, routed)          1.025    12.733    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_158
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.150    12.883 r  cpu/alu_sel2/dm_i_184/O
                         net (fo=2, routed)           1.389    14.272    cpu/alu/alu_op2[4]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.328    14.600 r  cpu/alu/dm_i_52/O
                         net (fo=1, routed)           0.000    14.600    cpu/alu/dm_i_52_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.027 f  cpu/alu/dm_i_2/O[1]
                         net (fo=395, routed)         3.898    18.925    cpu/alu/data0[5]
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.306    19.231 f  cpu/alu/regfile[1][31]_i_53/O
                         net (fo=1, routed)           0.731    19.962    cpu/alu/regfile[1][31]_i_53_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.124    20.086 f  cpu/alu/regfile[1][31]_i_27/O
                         net (fo=64, routed)          2.697    22.783    cpu/alu/led0[31]_i_7_1
    SLICE_X7Y143         LUT6 (Prop_lut6_I2_O)        0.124    22.907 r  cpu/alu/regfile[1][29]_i_3/O
                         net (fo=2, routed)           1.381    24.289    pdu/control/mem_dout[29]
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124    24.413 r  pdu/control/hexplay_data_OBUF[1]_inst_i_101/O
                         net (fo=1, routed)           0.665    25.078    pdu/control/hexplay_data_OBUF[1]_inst_i_101_n_0
    SLICE_X13Y143        LUT2 (Prop_lut2_I0_O)        0.124    25.202 r  pdu/control/hexplay_data_OBUF[1]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.202    pdu/control/hexplay_data_OBUF[1]_inst_i_47_n_0
    SLICE_X13Y143        MUXF7 (Prop_muxf7_I1_O)      0.217    25.419 r  pdu/control/hexplay_data_OBUF[1]_inst_i_25/O
                         net (fo=1, routed)           1.018    26.437    pdu/control/hexplay_data_OBUF[1]_inst_i_25_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.299    26.736 f  pdu/control/hexplay_data_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           1.528    28.264    pdu/control/hexplay_data_OBUF[1]_inst_i_15_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I4_O)        0.124    28.388 r  pdu/control/hexplay_data_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000    28.388    pdu/control/hexplay_data_OBUF[1]_inst_i_7_n_0
    SLICE_X1Y137         MUXF7 (Prop_muxf7_I1_O)      0.217    28.605 r  pdu/control/hexplay_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.029    29.634    pdu/control/hexplay_data_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.299    29.933 r  pdu/control/hexplay_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.697    31.629    hexplay_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    35.199 r  hexplay_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.199    hexplay_data[1]
    A13                                                               r  hexplay_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hexplay_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.511ns  (logic 8.332ns (24.143%)  route 26.179ns (75.857%))
  Logic Levels:           20  (CARRY4=1 FDPE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          1.060     2.507    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I3_O)        0.354     2.861 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[22]_INST_0/O
                         net (fo=70, routed)          7.296    10.157    cpu/rf/im_dout[6]
    SLICE_X14Y121        MUXF7 (Prop_muxf7_S_O)       0.522    10.679 r  cpu/rf/dm_i_359/O
                         net (fo=1, routed)           0.000    10.679    cpu/rf/dm_i_359_n_0
    SLICE_X14Y121        MUXF8 (Prop_muxf8_I0_O)      0.098    10.777 r  cpu/rf/dm_i_143/O
                         net (fo=1, routed)           0.611    11.389    memory/seg_output_reg[4]
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.319    11.708 r  memory/dm_i_31/O
                         net (fo=20, routed)          1.025    12.733    cpu/alu_sel2/hexplay_data_OBUF[0]_inst_i_158
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.150    12.883 r  cpu/alu_sel2/dm_i_184/O
                         net (fo=2, routed)           1.389    14.272    cpu/alu/alu_op2[4]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.328    14.600 r  cpu/alu/dm_i_52/O
                         net (fo=1, routed)           0.000    14.600    cpu/alu/dm_i_52_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.027 f  cpu/alu/dm_i_2/O[1]
                         net (fo=395, routed)         3.898    18.925    cpu/alu/data0[5]
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.306    19.231 f  cpu/alu/regfile[1][31]_i_53/O
                         net (fo=1, routed)           0.731    19.962    cpu/alu/regfile[1][31]_i_53_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.124    20.086 f  cpu/alu/regfile[1][31]_i_27/O
                         net (fo=64, routed)          3.091    23.177    cpu/alu/led0[31]_i_7_1
    SLICE_X3Y140         LUT6 (Prop_lut6_I2_O)        0.124    23.301 r  cpu/alu/regfile[1][30]_i_4/O
                         net (fo=2, routed)           1.106    24.407    pdu/control/mem_dout[30]
    SLICE_X9Y144         LUT6 (Prop_lut6_I0_O)        0.124    24.531 r  pdu/control/hexplay_data_OBUF[2]_inst_i_101/O
                         net (fo=1, routed)           0.665    25.196    pdu/control/hexplay_data_OBUF[2]_inst_i_101_n_0
    SLICE_X9Y144         LUT2 (Prop_lut2_I0_O)        0.124    25.320 r  pdu/control/hexplay_data_OBUF[2]_inst_i_47/O
                         net (fo=1, routed)           0.000    25.320    pdu/control/hexplay_data_OBUF[2]_inst_i_47_n_0
    SLICE_X9Y144         MUXF7 (Prop_muxf7_I1_O)      0.217    25.537 r  pdu/control/hexplay_data_OBUF[2]_inst_i_25/O
                         net (fo=1, routed)           0.662    26.199    pdu/control/hexplay_data_OBUF[2]_inst_i_25_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I3_O)        0.299    26.498 f  pdu/control/hexplay_data_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           1.413    27.911    pdu/control/hexplay_data_OBUF[2]_inst_i_15_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I4_O)        0.124    28.035 r  pdu/control/hexplay_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    28.035    pdu/control/hexplay_data_OBUF[2]_inst_i_7_n_0
    SLICE_X0Y138         MUXF7 (Prop_muxf7_I1_O)      0.217    28.252 r  pdu/control/hexplay_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.588    28.840    pdu/control/hexplay_data_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.299    29.139 r  pdu/control/hexplay_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804    30.943    hexplay_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    34.511 r  hexplay_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.511    hexplay_data[2]
    A16                                                               r  hexplay_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[7][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.668ns  (logic 3.345ns (12.543%)  route 23.323ns (87.457%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.870    26.668    cpu/rf/D[17]
    SLICE_X3Y142         FDRE                                         r  cpu/rf/regfile_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[3][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.618ns  (logic 3.345ns (12.567%)  route 23.273ns (87.433%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.820    26.618    cpu/rf/D[17]
    SLICE_X3Y144         FDRE                                         r  cpu/rf/regfile_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.573ns  (logic 3.345ns (12.588%)  route 23.228ns (87.412%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.775    26.573    cpu/rf/D[17]
    SLICE_X4Y145         FDRE                                         r  cpu/rf/regfile_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[5][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.505ns  (logic 3.345ns (12.620%)  route 23.160ns (87.380%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.707    26.505    cpu/rf/D[17]
    SLICE_X7Y141         FDRE                                         r  cpu/rf/regfile_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[15][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.485ns  (logic 3.345ns (12.630%)  route 23.140ns (87.370%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.688    26.485    cpu/rf/D[17]
    SLICE_X5Y144         FDRE                                         r  cpu/rf/regfile_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/pc/pc_cur_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cpu/rf/regfile_reg[1][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.482ns  (logic 3.345ns (12.631%)  route 23.137ns (87.369%))
  Logic Levels:           15  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE                         0.000     0.000 r  cpu/pc/pc_cur_reg[8]/C
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  cpu/pc/pc_cur_reg[8]/Q
                         net (fo=8, routed)           0.839     1.295    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.152     1.447 f  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=12, routed)          0.638     2.085    memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X28Y124        LUT5 (Prop_lut5_I2_O)        0.326     2.411 r  memory/im/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=134, routed)         7.819    10.230    cpu/rf/im_dout[4]
    SLICE_X4Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.354 r  cpu/rf/dm_i_530/O
                         net (fo=1, routed)           0.000    10.354    cpu/rf/dm_i_530_n_0
    SLICE_X4Y123         MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  cpu/rf/dm_i_347/O
                         net (fo=1, routed)           0.000    10.599    cpu/rf/dm_i_347_n_0
    SLICE_X4Y123         MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  cpu/rf/dm_i_137/O
                         net (fo=1, routed)           0.587    11.290    memory/seg_output_reg[6]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.316    11.606 r  memory/dm_i_29/O
                         net (fo=20, routed)          1.436    13.042    cpu/alu_sel2/hexplay_data_OBUF[2]_inst_i_164
    SLICE_X9Y127         LUT6 (Prop_lut6_I4_O)        0.124    13.166 r  cpu/alu_sel2/dm_i_180/O
                         net (fo=2, routed)           2.129    15.295    cpu/alu/alu_op2[6]
    SLICE_X12Y129        LUT2 (Prop_lut2_I1_O)        0.124    15.419 r  cpu/alu/dm_i_50/O
                         net (fo=1, routed)           0.000    15.419    cpu/alu/dm_i_50_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.799 r  cpu/alu/dm_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.799    cpu/alu/dm_i_2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.114 f  cpu/alu/dm_i_1/O[3]
                         net (fo=10, routed)          1.634    17.747    cpu/alu/data0[11]
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.307    18.054 r  cpu/alu/dm_i_389/O
                         net (fo=7, routed)           0.893    18.948    cpu/alu/dm_i_389_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    19.072 f  cpu/alu/dm_i_159/O
                         net (fo=61, routed)          4.514    23.585    cpu/alu/dm_i_389_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    23.709 r  cpu/alu/regfile[1][17]_i_3/O
                         net (fo=2, routed)           0.964    24.674    cpu/reg_write_sel/mem_dout[17]
    SLICE_X7Y135         LUT6 (Prop_lut6_I5_O)        0.124    24.798 r  cpu/reg_write_sel/regfile[1][17]_i_1/O
                         net (fo=15, routed)          1.684    26.482    cpu/rf/D[17]
    SLICE_X4Y143         FDRE                                         r  cpu/rf/regfile_reg[1][17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/control/uart_out/code_r27_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/uart_out/code_r26_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE                         0.000     0.000 r  pdu/control/uart_out/code_r27_reg[6]/C
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/control/uart_out/code_r27_reg[6]/Q
                         net (fo=1, routed)           0.054     0.195    pdu/control/uart_out/code_r27_reg_n_0_[6]
    SLICE_X34Y130        LUT5 (Prop_lut5_I0_O)        0.045     0.240 r  pdu/control/uart_out/code_r26[6]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pdu/control/uart_out/code_r26[6]
    SLICE_X34Y130        FDRE                                         r  pdu/control/uart_out/code_r26_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_ded/sw_1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/my_ded/sw_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  pdu/my_ded/sw_1_reg[4]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_ded/sw_1_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    pdu/my_ded/sw_1[4]
    SLICE_X1Y121         FDRE                                         r  pdu/my_ded/sw_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_reg_6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE                         0.000     0.000 r  pdu/rcv/din_reg_6_reg/C
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_6_reg/Q
                         net (fo=1, routed)           0.110     0.251    pdu/rcv/din_reg_6
    SLICE_X13Y117        FDSE                                         r  pdu/rcv/din_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_reg_7_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE                         0.000     0.000 r  pdu/rcv/din_reg_7_reg/C
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_7_reg/Q
                         net (fo=1, routed)           0.110     0.251    pdu/rcv/din_reg_7
    SLICE_X14Y119        FDRE                                         r  pdu/rcv/din_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.916%)  route 0.134ns (51.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[31]/C
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/my_reg/dout_reg[31]/Q
                         net (fo=3, routed)           0.134     0.262    pdu/mmp/sw_input_reg[31]_1[31]
    SLICE_X2Y138         FDRE                                         r  pdu/mmp/sw_input_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[11]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_reg/dout_reg[11]/Q
                         net (fo=4, routed)           0.124     0.265    pdu/mmp/sw_input_reg[31]_1[11]
    SLICE_X1Y128         FDRE                                         r  pdu/mmp/sw_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.872%)  route 0.126ns (47.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[8]/C
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_reg/dout_reg[8]/Q
                         net (fo=4, routed)           0.126     0.267    pdu/mmp/sw_input_reg[31]_1[8]
    SLICE_X1Y129         FDRE                                         r  pdu/mmp/sw_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[10]/C
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_reg/dout_reg[10]/Q
                         net (fo=4, routed)           0.126     0.267    pdu/mmp/sw_input_reg[31]_1[10]
    SLICE_X1Y129         FDRE                                         r  pdu/mmp/sw_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[21]/C
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/my_reg/dout_reg[21]/Q
                         net (fo=4, routed)           0.130     0.271    pdu/mmp/sw_input_reg[31]_1[21]
    SLICE_X3Y137         FDRE                                         r  pdu/mmp/sw_input_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_reg/dout_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/sw_input_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.220%)  route 0.143ns (52.780%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE                         0.000     0.000 r  pdu/my_reg/dout_reg[28]/C
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pdu/my_reg/dout_reg[28]/Q
                         net (fo=3, routed)           0.143     0.271    pdu/mmp/sw_input_reg[31]_1[28]
    SLICE_X3Y137         FDRE                                         r  pdu/mmp/sw_input_reg[28]/D
  -------------------------------------------------------------------    -------------------





