<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VPSHRD - Concatenate and Shift Packed Data Right Logical </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VPSHRD - Concatenate and Shift Packed Data Right Logical </div>
<div id="body">
<h1>VPSHRD—Concatenate and Shift Packed Data Right Logical</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.66.0F3A.W1 72 /r /ib VPSHRDW xmm1{k1}{z}, xmm2, xmm3/m128, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into xmm1.</td></tr>
<tr>
<td>EVEX.256.66.0F3A.W1 72 /r /ib VPSHRDW ymm1{k1}{z}, ymm2, ymm3/m256, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into ymm1.</td></tr>
<tr>
<td>EVEX.512.66.0F3A.W1 72 /r /ib VPSHRDW zmm1{k1}{z}, zmm2, zmm3/m512, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into zmm1.</td></tr>
<tr>
<td>EVEX.128.66.0F3A.W0 73 /r /ib VPSHRDD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into xmm1.</td></tr>
<tr>
<td>EVEX.256.66.0F3A.W0 73 /r /ib VPSHRDD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into ymm1.</td></tr>
<tr>
<td>EVEX.512.66.0F3A.W0 73 /r /ib VPSHRDD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into zmm1.</td></tr>
<tr>
<td>EVEX.128.66.0F3A.W1 73 /r /ib VPSHRDQ xmm1{k1}{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into xmm1.</td></tr>
<tr>
<td>EVEX.256.66.0F3A.W1 73 /r /ib VPSHRDQ ymm1{k1}{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into ymm1.</td></tr>
<tr>
<td>EVEX.512.66.0F3A.W1 73 /r /ib VPSHRDQ zmm1{k1}{z}, zmm2, zmm3/m512/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into zmm1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td></tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>imm8 (r)</td></tr></table>
<p><strong>Description</strong></p>
<p>Concatenate packed data, extract result shifted to the right by constant value.</p>
<p>This instruction supports memory fault suppression.</p>
<p><strong>Operation</strong></p>
<p><strong>VPSHRDW DEST, SRC2, SRC3, imm8</strong></p>
<p>(KL, VL) = (8, 128), (16, 256), (32, 512)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF MaskBit(j) OR *no writemask*:</p>
<p>DEST.word[j] := concat(SRC3.word[j], SRC2.word[j]) &gt;&gt; (imm8 &amp; 15)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.word[j] := 0</p>
<p>*ELSE DEST.word[j] remains unchanged*</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>VPSHRDD DEST, SRC2, SRC3, imm8</strong></p>
<p>(KL, VL) = (4, 128), (8, 256), (16, 512)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF SRC3 is broadcast memop:</p>
<p>tsrc3 := SRC3.dword[0]</p>
<p>ELSE:</p>
<p>tsrc3 := SRC3.dword[j]</p>
<p>IF MaskBit(j) OR *no writemask*:</p>
<p>DEST.dword[j] := concat(tsrc3, SRC2.dword[j]) &gt;&gt; (imm8 &amp; 31)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.dword[j] := 0</p>
<p>*ELSE DEST.dword[j] remains unchanged*</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>VPSHRDQ DEST, SRC2, SRC3, imm8</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j := 0 TO KL-1:</p>
<p>IF SRC3 is broadcast memop:</p>
<p>tsrc3 := SRC3.qword[0]</p>
<p>ELSE:</p>
<p>tsrc3 := SRC3.qword[j]</p>
<p>IF MaskBit(j) OR *no writemask*:</p>
<p>DEST.qword[j] := concat(tsrc3, SRC2.qword[j]) &gt;&gt; (imm8 &amp; 63)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.qword[j] := 0</p>
<p>*ELSE DEST.qword[j] remains unchanged*</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VPSHRDQ __m128i  _mm_shrdi_epi64(__m128i, __m128i, int);</p>
<p>VPSHRDQ __m128i  _mm_mask_shrdi_epi64(__m128i, __mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDQ __m128i  _mm_maskz_shrdi_epi64(__mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDQ __m256i  _mm256_shrdi_epi64(__m256i, __m256i, int);</p>
<p>VPSHRDQ __m256i  _mm256_mask_shrdi_epi64(__m256i, __mmask8, __m256i, __m256i, int);</p>
<p>VPSHRDQ __m256i  _mm256_maskz_shrdi_epi64(__mmask8, __m256i, __m256i, int);</p>
<p>VPSHRDQ __m512i  _mm512_shrdi_epi64(__m512i, __m512i, int);</p>
<p>VPSHRDQ __m512i  _mm512_mask_shrdi_epi64(__m512i, __mmask8, __m512i, __m512i, int);</p>
<p>VPSHRDQ __m512i  _mm512_maskz_shrdi_epi64(__mmask8, __m512i, __m512i, int);</p>
<p>VPSHRDD __m128i _mm_shrdi_epi32(__m128i, __m128i, int);</p>
<p>VPSHRDD __m128i _mm_mask_shrdi_epi32(__m128i, __mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDD __m128i _mm_maskz_shrdi_epi32(__mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDD __m256i _mm256_shrdi_epi32(__m256i, __m256i, int);</p>
<p>VPSHRDD __m256i _mm256_mask_shrdi_epi32(__m256i, __mmask8, __m256i, __m256i, int);</p>
<p>VPSHRDD __m256i _mm256_maskz_shrdi_epi32(__mmask8, __m256i, __m256i, int);</p>
<p>VPSHRDD __m512i _mm512_shrdi_epi32(__m512i, __m512i, int);</p>
<p>VPSHRDD __m512i _mm512_mask_shrdi_epi32(__m512i, __mmask16, __m512i, __m512i, int);</p>
<p>VPSHRDD __m512i _mm512_maskz_shrdi_epi32(__mmask16, __m512i, __m512i, int);</p>
<p>VPSHRDW __m128i _mm_shrdi_epi16(__m128i, __m128i, int);</p>
<p>VPSHRDW __m128i _mm_mask_shrdi_epi16(__m128i, __mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDW __m128i _mm_maskz_shrdi_epi16(__mmask8, __m128i, __m128i, int);</p>
<p>VPSHRDW __m256i _mm256_shrdi_epi16(__m256i, __m256i, int);</p>
<p>VPSHRDW __m256i _mm256_mask_shrdi_epi16(__m256i, __mmask16, __m256i, __m256i, int);</p>
<p>VPSHRDW __m256i _mm256_maskz_shrdi_epi16(__mmask16, __m256i, __m256i, int);</p>
<p>VPSHRDW __m512i _mm512_shrdi_epi16(__m512i, __m512i, int);</p>
<p>VPSHRDW __m512i _mm512_mask_shrdi_epi16(__m512i, __mmask32, __m512i, __m512i, int);</p>
<p>VPSHRDW __m512i _mm512_maskz_shrdi_epi16(__mmask32, __m512i, __m512i, int);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None.</p>
<p><strong>Other Exceptions</strong></p>
<p>See Table 2-49, “Type E4 Class Exception Conditions.”</p></div></body></html>