# system info systemfinal on 2023.05.19.23:27:44
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1684564029
#
#
# Files generated for systemfinal on 2023.05.19.23:27:44
files:
filepath,kind,attributes,module,is_top
simulation/systemfinal.v,VERILOG,,systemfinal,true
simulation/submodules/systemfinal_ARM_A9_HPS.v,VERILOG,,systemfinal_ARM_A9_HPS,false
simulation/submodules/systemfinal_Onship_SRAM.v,VERILOG,,systemfinal_Onship_SRAM,false
simulation/submodules/systemfinal_System_PLL.v,VERILOG,,systemfinal_System_PLL,false
simulation/submodules/systemfinal_control_to_FPGA.v,VERILOG,,systemfinal_control_to_FPGA,false
simulation/submodules/systemfinal_control_to_HPS.v,VERILOG,,systemfinal_control_to_HPS,false
simulation/submodules/systemfinal_mm_interconnect_0.v,VERILOG,,systemfinal_mm_interconnect_0,false
simulation/submodules/systemfinal_mm_interconnect_1.v,VERILOG,,systemfinal_mm_interconnect_1,false
simulation/submodules/systemfinal_irq_mapper.sv,SYSTEM_VERILOG,,systemfinal_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/systemfinal_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/systemfinal_ARM_A9_HPS_hps_io.v,VERILOG,,systemfinal_ARM_A9_HPS_hps_io,false
simulation/submodules/systemfinal_System_PLL_sys_pll.vo,VERILOG,,systemfinal_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/systemfinal_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_router,false
simulation/submodules/systemfinal_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/systemfinal_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_cmd_demux,false
simulation/submodules/systemfinal_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_cmd_mux,false
simulation/submodules/systemfinal_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_rsp_demux,false
simulation/submodules/systemfinal_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/systemfinal_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,systemfinal_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/systemfinal_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_router,false
simulation/submodules/systemfinal_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/systemfinal_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_cmd_demux,false
simulation/submodules/systemfinal_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_cmd_mux,false
simulation/submodules/systemfinal_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_rsp_demux,false
simulation/submodules/systemfinal_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/systemfinal_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/systemfinal_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,systemfinal_ARM_A9_HPS_hps_io_border,false
simulation/submodules/systemfinal_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,systemfinal_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
systemfinal.ARM_A9_HPS,systemfinal_ARM_A9_HPS
systemfinal.ARM_A9_HPS.fpga_interfaces,systemfinal_ARM_A9_HPS_fpga_interfaces
systemfinal.ARM_A9_HPS.hps_io,systemfinal_ARM_A9_HPS_hps_io
systemfinal.ARM_A9_HPS.hps_io.border,systemfinal_ARM_A9_HPS_hps_io_border
systemfinal.Onship_SRAM,systemfinal_Onship_SRAM
systemfinal.System_PLL,systemfinal_System_PLL
systemfinal.System_PLL.sys_pll,systemfinal_System_PLL_sys_pll
systemfinal.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
systemfinal.control_to_FPGA,systemfinal_control_to_FPGA
systemfinal.control_to_HPS,systemfinal_control_to_HPS
systemfinal.mm_interconnect_0,systemfinal_mm_interconnect_0
systemfinal.mm_interconnect_0.Onship_SRAM_s2_translator,altera_merlin_slave_translator
systemfinal.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
systemfinal.mm_interconnect_0.Onship_SRAM_s2_agent,altera_merlin_slave_agent
systemfinal.mm_interconnect_0.Onship_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_0.Onship_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_0.router,systemfinal_mm_interconnect_0_router
systemfinal.mm_interconnect_0.router_001,systemfinal_mm_interconnect_0_router
systemfinal.mm_interconnect_0.router_002,systemfinal_mm_interconnect_0_router_002
systemfinal.mm_interconnect_0.Onship_SRAM_s2_burst_adapter,altera_merlin_burst_adapter
systemfinal.mm_interconnect_0.cmd_demux,systemfinal_mm_interconnect_0_cmd_demux
systemfinal.mm_interconnect_0.cmd_demux_001,systemfinal_mm_interconnect_0_cmd_demux
systemfinal.mm_interconnect_0.cmd_mux,systemfinal_mm_interconnect_0_cmd_mux
systemfinal.mm_interconnect_0.rsp_demux,systemfinal_mm_interconnect_0_rsp_demux
systemfinal.mm_interconnect_0.rsp_mux,systemfinal_mm_interconnect_0_rsp_mux
systemfinal.mm_interconnect_0.rsp_mux_001,systemfinal_mm_interconnect_0_rsp_mux
systemfinal.mm_interconnect_0.Onship_SRAM_s2_rsp_width_adapter,altera_merlin_width_adapter
systemfinal.mm_interconnect_0.Onship_SRAM_s2_cmd_width_adapter,altera_merlin_width_adapter
systemfinal.mm_interconnect_0.avalon_st_adapter,systemfinal_mm_interconnect_0_avalon_st_adapter
systemfinal.mm_interconnect_0.avalon_st_adapter.error_adapter_0,systemfinal_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systemfinal.mm_interconnect_1,systemfinal_mm_interconnect_1
systemfinal.mm_interconnect_1.control_to_HPS_s1_translator,altera_merlin_slave_translator
systemfinal.mm_interconnect_1.control_to_FPGA_s1_translator,altera_merlin_slave_translator
systemfinal.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
systemfinal.mm_interconnect_1.control_to_HPS_s1_agent,altera_merlin_slave_agent
systemfinal.mm_interconnect_1.control_to_FPGA_s1_agent,altera_merlin_slave_agent
systemfinal.mm_interconnect_1.control_to_HPS_s1_agent_rsp_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_1.control_to_HPS_s1_agent_rdata_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_1.control_to_FPGA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_1.control_to_FPGA_s1_agent_rdata_fifo,altera_avalon_sc_fifo
systemfinal.mm_interconnect_1.router,systemfinal_mm_interconnect_1_router
systemfinal.mm_interconnect_1.router_001,systemfinal_mm_interconnect_1_router
systemfinal.mm_interconnect_1.router_002,systemfinal_mm_interconnect_1_router_002
systemfinal.mm_interconnect_1.router_003,systemfinal_mm_interconnect_1_router_002
systemfinal.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
systemfinal.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
systemfinal.mm_interconnect_1.control_to_HPS_s1_burst_adapter,altera_merlin_burst_adapter
systemfinal.mm_interconnect_1.control_to_FPGA_s1_burst_adapter,altera_merlin_burst_adapter
systemfinal.mm_interconnect_1.cmd_demux,systemfinal_mm_interconnect_1_cmd_demux
systemfinal.mm_interconnect_1.cmd_demux_001,systemfinal_mm_interconnect_1_cmd_demux
systemfinal.mm_interconnect_1.cmd_mux,systemfinal_mm_interconnect_1_cmd_mux
systemfinal.mm_interconnect_1.cmd_mux_001,systemfinal_mm_interconnect_1_cmd_mux
systemfinal.mm_interconnect_1.rsp_demux,systemfinal_mm_interconnect_1_rsp_demux
systemfinal.mm_interconnect_1.rsp_demux_001,systemfinal_mm_interconnect_1_rsp_demux
systemfinal.mm_interconnect_1.rsp_mux,systemfinal_mm_interconnect_1_rsp_mux
systemfinal.mm_interconnect_1.rsp_mux_001,systemfinal_mm_interconnect_1_rsp_mux
systemfinal.mm_interconnect_1.avalon_st_adapter,systemfinal_mm_interconnect_0_avalon_st_adapter
systemfinal.mm_interconnect_1.avalon_st_adapter.error_adapter_0,systemfinal_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systemfinal.mm_interconnect_1.avalon_st_adapter_001,systemfinal_mm_interconnect_0_avalon_st_adapter
systemfinal.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,systemfinal_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systemfinal.irq_mapper,systemfinal_irq_mapper
systemfinal.irq_mapper_001,systemfinal_irq_mapper
systemfinal.rst_controller,altera_reset_controller
systemfinal.rst_controller_001,altera_reset_controller
