verilog work "CLK_GEN.v"
verilog work "SRAM_DATA_GEN.v"
verilog work "SRAM_DATA_CMPR.v"
verilog work "RO_FREQ_COUNTER.v"
verilog work "RO_DATA_OUTPUT.v"
verilog work "LS_CNT.v"
verilog work "DFF_DATA_OUTPUT.v"
verilog work "DATA_GEN.v"
verilog work "CLK_GEN_TOP.v"
verilog work "DFF_TEST_NEW_TOP.v"
