ENOMEM	,	V_22
parent	,	V_31
"cpufreq-tegra124"	,	L_8
platform_device_register_full	,	F_18
platform_device_info	,	V_18
tegra124_cpu_switch_to_pllx	,	F_7
"vdd-cpu"	,	L_1
out_switch_to_pllx	,	V_33
tegra124_cpufreq_probe	,	F_10
platform_driver_unregister	,	F_30
pdev	,	V_13
dev	,	V_20
platform_device_register_simple	,	F_29
clk_put	,	F_20
tegra_cpufreq_init	,	F_26
priv	,	V_2
vdd_cpu_reg	,	V_10
"nvidia,tegra124"	,	L_7
ret	,	V_5
clk	,	V_3
pllp_clk	,	V_8
cpufreq_dt_pdev	,	V_32
platform_driver_register	,	F_28
clk_get_parent	,	F_4
out_put_cpu_clk	,	V_26
out_put_pllx_clk	,	V_28
"pll_x"	,	L_4
regulator_sync_voltage	,	F_9
PTR_ERR	,	F_16
clk_set_parent	,	F_5
platform_device_unregister	,	F_25
clk_get_rate	,	F_3
get_cpu_device	,	F_12
out_put_pllp_clk	,	V_29
regulator_put	,	F_21
name	,	V_30
cpu_dev	,	V_17
GFP_KERNEL	,	V_21
of_machine_is_compatible	,	F_27
device	,	V_16
clk_set_rate	,	F_2
platform_set_drvdata	,	F_19
devm_kzalloc	,	F_11
ENODEV	,	V_23
np	,	V_15
of_clk_get_by_name	,	F_17
platform_get_drvdata	,	F_24
orig_parent	,	V_4
"dfll"	,	L_3
device_node	,	V_14
out_put_dfll_clk	,	V_27
cpu_clk	,	V_7
tegra124_cpufreq_priv	,	V_1
out	,	V_9
"cpu_g"	,	L_2
"pll_p"	,	L_5
"cpufreq-dt"	,	L_6
of_cpu_device_node_get	,	F_13
cpufreq_dt_devinfo	,	V_19
pllx_clk	,	V_11
clk_prepare_enable	,	F_6
tegra124_cpufreq_remove	,	F_23
out_put_np	,	V_24
clk_disable_unprepare	,	F_8
out_put_vdd_cpu_reg	,	V_25
tegra124_cpu_switch_to_dfll	,	F_1
__init	,	T_1
regulator_get	,	F_14
tegra124_cpufreq_platdrv	,	V_34
platform_device	,	V_12
of_node_put	,	F_22
dfll_clk	,	V_6
IS_ERR	,	F_15
