---
name: Table 2-20
full_name: Table 2-20. MSRs Supported by Intel® Processors based on Intel® microarchitecture code name Sandy Bridge
supported_cpu:
- 06_2DH
- 06_3EH
- 06_45H
- 06_3FH
- See Table 2-20
- 06_2AH
- 06_3AH
- 06_3CH
- 06_46H
msr:
- value: 0H
  name: IA32_P5_MC_ADDR
  scope: Thread
  description: See Section 2.23
  see_section:
  - '2.23'
- value: 1H
  name: IA32_P5_MC_TYPE
  scope: Thread
  description: See Section 2.23
  see_section:
  - '2.23'
- value: 6H
  name: |-
    IA32_MONITOR_FILTER_
    SIZE
  scope: Thread
  description: See Section 8.10.5
  long_description: See Section 8.10.5, “Monitor/Mwait Address Range Determination” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 8.10.5
- value: 10H
  name: IA32_TIME_STAMP_COUNTER
  scope: Thread
  description: See Section 17.17
  long_description: See Section 17.17, “Time-Stamp Counter” and see Table 2-2.
  see_table:
  - 2-2
  see_section:
  - '17.17'
- value: 17H
  name: IA32_PLATFORM_ID
  scope: Package
  access: R
  description: Platform ID
  long_description: Platform ID See Table 2-2.
  see_table:
  - 2-2
- value: 1BH
  name: IA32_APIC_BASE
  scope: Thread
  description: See Section 10.4.4
  long_description: See Section 10.4.4, “Local APIC Status and Location” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 10.4.4
- value: 34H
  name: MSR_SMI_COUNT
  bitfields:
  - bit: '31:0'
    access: R/O
    long_description: SMI Count Count SMIs.
    description: SMI Count
  - bit: '63:32'
    description: Reserved
  scope: Thread
  access: R/O
  description: SMI Counter
- value: 3AH
  name: IA32_FEATURE_CONTROL
  bitfields:
  - bit: '0'
    access: R/WL
    description: Lock
  - bit: '1'
    access: R/WL
    description: Enable VMX Inside SMX Operation
  - bit: '2'
    access: R/WL
    description: Enable VMX Outside SMX Operation
  - bit: '14:8'
    access: R/WL
    description: SENTER Local Functions Enables
  - bit: '15'
    access: R/WL
    description: SENTER Global Functions Enable
  scope: Thread
  access: R/W
  description: Control Features in Intel 64 Processor
  long_description: Control Features in Intel 64 Processor See Table 2-2.
  see_table:
  - 2-2
- value: 79H
  name: IA32_BIOS_UPDT_TRIG
  scope: Core
  access: W
  description: BIOS Update Trigger Register
  long_description: BIOS Update Trigger Register See Table 2-2.
  see_table:
  - 2-2
- value: 8BH
  name: IA32_BIOS_SIGN_ID
  scope: Thread
  access: RO
  description: BIOS Update Signature ID
  long_description: BIOS Update Signature ID See Table 2-2.
  see_table:
  - 2-2
- value: C1H
  name: IA32_PMC0
  scope: Thread
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: C2H
  name: IA32_PMC1
  scope: Thread
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: C3H
  name: IA32_PMC2
  scope: Thread
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: C4H
  name: IA32_PMC3
  scope: Thread
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: C5H
  name: IA32_PMC4
  scope: Core
  description: Performance Counter Register
  long_description: Performance Counter Register (if core not shared by threads)
- value: C6H
  name: IA32_PMC5
  scope: Core
  description: Performance Counter Register
  long_description: Performance Counter Register (if core not shared by threads)
- value: C7H
  name: IA32_PMC6
  scope: Core
  description: Performance Counter Register
  long_description: Performance Counter Register (if core not shared by threads)
- value: C8H
  name: IA32_PMC7
  scope: Core
  description: Performance Counter Register
  long_description: Performance Counter Register (if core not shared by threads)
- value: CEH
  name: MSR_PLATFORM_INFO
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '15:8'
    access: R/O
    long_description: Maximum Non-Turbo Ratio This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
    description: Maximum Non-Turbo Ratio
  - bit: '27:16'
    description: Reserved
  - bit: '28'
    access: R/O
    long_description: Programmable Ratio Limit for Turbo Mode When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.
    description: Programmable Ratio Limit for Turbo Mode
  - bit: '29'
    access: R/O
    long_description: Programmable TDP Limit for Turbo Mode When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.
    description: Programmable TDP Limit for Turbo Mode
  - bit: '39:30'
    description: Reserved
  - bit: '47:40'
    access: R/O
    long_description: Maximum Efficiency Ratio This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.
    description: Maximum Efficiency Ratio
  - bit: '63:48'
    description: Reserved
  scope: Package
  description: Platform Information
  long_description: Platform Information Contains power management and other model specific features enumeration. See http://biosbits.org.
- value: E2H
  name: MSR_PKG_CST_CONFIG_CONTROL
  bitfields:
  - bit: '2:0'
    access: R/W
    long_description: 'Package C-State Limit Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit Note: This field cannot be used to limit package C-state to C3.'
    description: Package C-State Limit
  - bit: '9:3'
    description: Reserved
  - bit: '10'
    access: R/W
    long_description: I/O MWAIT Redirection Enable When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.
    description: I/O MWAIT Redirection Enable
  - bit: '14:11'
    description: Reserved
  - bit: '15'
    access: R/WO
    long_description: CFG Lock When set, locks bits 15:0 of this register until next reset.
    description: CFG Lock
  - bit: '24:16'
    description: Reserved
  - bit: '25'
    access: R/W
    long_description: C3 State Auto Demotion Enable When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.
    description: C3 State Auto Demotion Enable
  - bit: '26'
    access: R/W
    long_description: C1 State Auto Demotion Enable When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.
    description: C1 State Auto Demotion Enable
  - bit: '27'
    access: R/W
    long_description: Enable C3 Undemotion When set, enables undemotion from demoted C3.
    description: Enable C3 Undemotion
  - bit: '28'
    access: R/W
    long_description: Enable C1 Undemotion When set, enables undemotion from demoted C1.
    description: Enable C1 Undemotion
  - bit: '63:29'
    description: Reserved
  scope: Core
  access: R/W
  description: C-State Configuration Control
  long_description: 'C-State Configuration Control Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See http://biosbits.org.'
- value: E4H
  name: MSR_PMG_IO_CAPTURE_BASE
  bitfields:
  - bit: '15:0'
    access: R/W
    long_description: LVL_2 Base Address Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.
    description: LVL_2 Base Address
  - bit: '18:16'
    access: R/W
    long_description: 'C-State Range Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 000b - C3 is the max C-State to include. 001b - C6 is the max C-State to include. 010b - C7 is the max C-State to include.'
    description: C-State Range
  - bit: '63:19'
    description: Reserved
  scope: Core
  access: R/W
  description: Power Management IO Redirection in C-state
  long_description: Power Management IO Redirection in C-state See http://biosbits.org.
- value: E7H
  name: IA32_MPERF
  scope: Thread
  access: RW
  description: Maximum Performance Frequency Clock Count
  long_description: Maximum Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: E8H
  name: IA32_APERF
  scope: Thread
  access: RW
  description: Actual Performance Frequency Clock Count
  long_description: Actual Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: FEH
  name: IA32_MTRRCAP
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 13CH
  name: MSR_FEATURE_CONFIG
  bitfields:
  - bit: '1:0'
    access: RW-L
    long_description: 'AES Configuration Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. Otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.'
    description: AES Configuration
  - bit: '63:2'
    description: Reserved
  scope: Core
  access: RW-L
  description: AES Configuration
  long_description: 'AES Configuration Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.'
- value: 174H
  name: IA32_SYSENTER_CS
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 175H
  name: IA32_SYSENTER_ESP
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 176H
  name: IA32_SYSENTER_EIP
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 179H
  name: IA32_MCG_CAP
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 17AH
  name: IA32_MCG_STATUS
  bitfields:
  - bit: '0'
    long_description: RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
    description: RIPV
  - bit: '1'
    long_description: EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
    description: EIPV
  - bit: '2'
    long_description: MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
    description: MCIP
  - bit: '63:3'
    description: Reserved
  scope: Thread
  description: Global Machine Check Status
- value: 186H
  name: IA32_PERFEVTSEL0
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 187H
  name: IA32_PERFEVTSEL1
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 188H
  name: IA32_PERFEVTSEL2
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 189H
  name: IA32_PERFEVTSEL3
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 18AH
  name: IA32_PERFEVTSEL4
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 18BH
  name: IA32_PERFEVTSEL5
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 18CH
  name: IA32_PERFEVTSEL6
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 18DH
  name: IA32_PERFEVTSEL7
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 198H
  name: IA32_PERF_STATUS
  bitfields:
  - bit: '15:0'
    description: Current Performance State Value
  - bit: '63:16'
    description: Reserved
  scope: Package
  description: See Table 2-2
  see_table:
  - 2-2
- value: 198H
  name: MSR_PERF_STATUS
  bitfields:
  - bit: '47:32'
    access: R/O
    long_description: Core Voltage P-state core voltage can be computed by MSR_PERF_STATUS[37:32] * (float) 1/(2^13).
    description: Core Voltage
  scope: Package
  description: Performance Status
- value: 199H
  name: IA32_PERF_CTL
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 19AH
  name: IA32_CLOCK_MODULATION
  bitfields:
  - bit: '3:0'
    access: R/W
    long_description: On demand Clock Modulation Duty Cycle In 6.25% increment.
    description: On demand Clock Modulation Duty Cycle
  - bit: '4'
    access: R/W
    description: On demand Clock Modulation Enable
  - bit: '63:5'
    description: Reserved
  scope: Thread
  access: R/W
  description: Clock Modulation
  long_description: Clock Modulation See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
  see_table:
  - 2-2
- value: 19BH
  name: IA32_THERM_INTERRUPT
  scope: Core
  access: R/W
  description: Thermal Interrupt Control
  long_description: Thermal Interrupt Control See Table 2-2.
  see_table:
  - 2-2
- value: 19CH
  name: IA32_THERM_STATUS
  bitfields:
  - bit: '0'
    access: RO
    long_description: Thermal Status See Table 2-2.
    description: Thermal Status
    see_table:
    - 2-2
  - bit: '1'
    access: R/WC0
    long_description: Thermal Status Log See Table 2-2.
    description: Thermal Status Log
    see_table:
    - 2-2
  - bit: '2'
    access: RO
    long_description: 'PROTCHOT # or FORCEPR# Status See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Status'
    see_table:
    - 2-2
  - bit: '3'
    access: R/WC0
    long_description: 'PROTCHOT # or FORCEPR# Log See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Log'
    see_table:
    - 2-2
  - bit: '4'
    access: RO
    long_description: Critical Temperature Status See Table 2-2.
    description: Critical Temperature Status
    see_table:
    - 2-2
  - bit: '5'
    access: R/WC0
    long_description: Critical Temperature Status Log See Table 2-2.
    description: Critical Temperature Status Log
    see_table:
    - 2-2
  - bit: '6'
    access: RO
    long_description: 'Thermal Threshold #1 Status See Table 2-2.'
    description: 'Thermal Threshold #1 Status'
    see_table:
    - 2-2
  - bit: '7'
    access: R/WC0
    long_description: 'Thermal Threshold #1 Log See Table 2-2.'
    description: 'Thermal Threshold #1 Log'
    see_table:
    - 2-2
  - bit: '8'
    access: RO
    long_description: 'Thermal Threshold #2 Status See Table 2-2.'
    description: 'Thermal Threshold #2 Status'
    see_table:
    - 2-2
  - bit: '9'
    access: R/WC0
    long_description: 'Thermal Threshold #2 Log See Table 2-2.'
    description: 'Thermal Threshold #2 Log'
    see_table:
    - 2-2
  - bit: '10'
    access: RO
    long_description: Power Limitation Status See Table 2-2.
    description: Power Limitation Status
    see_table:
    - 2-2
  - bit: '11'
    access: R/WC0
    long_description: Power Limitation Log See Table 2-2.
    description: Power Limitation Log
    see_table:
    - 2-2
  - bit: '15:12'
    description: Reserved
  - bit: '22:16'
    access: RO
    long_description: Digital Readout See Table 2-2.
    description: Digital Readout
    see_table:
    - 2-2
  - bit: '26:23'
    description: Reserved
  - bit: '30:27'
    access: RO
    long_description: Resolution in Degrees Celsius See Table 2-2.
    description: Resolution in Degrees Celsius
    see_table:
    - 2-2
  - bit: '31'
    access: RO
    long_description: Reading Valid See Table 2-2.
    description: Reading Valid
    see_table:
    - 2-2
  - bit: '63:32'
    description: Reserved
  scope: Core
  access: R/W
  description: Thermal Monitor Status
  long_description: Thermal Monitor Status See Table 2-2.
  see_table:
  - 2-2
- value: 1A0H
  name: IA32_MISC_ENABLE
  bitfields:
  - bit: '0'
    long_description: Fast-Strings Enable See Table 2-2
    description: Fast-Strings Enable
    see_table:
    - 2-2
  - bit: '6:1'
    description: Reserved
  - bit: '7'
    access: R
    long_description: Performance Monitoring Available See Table 2-2.
    description: Performance Monitoring Available
    see_table:
    - 2-2
  - bit: '10:8'
    description: Reserved
  - bit: '11'
    access: RO
    long_description: Branch Trace Storage Unavailable See Table 2-2.
    description: Branch Trace Storage Unavailable
    see_table:
    - 2-2
  - bit: '12'
    access: RO
    long_description: Processor Event Based Sampling Unavailable See Table 2-2.
    description: Processor Event Based Sampling Unavailable
    see_table:
    - 2-2
  - bit: '15:13'
    description: Reserved
  - bit: '16'
    access: R/W
    long_description: Enhanced Intel SpeedStep Technology Enable See Table 2-2.
    description: Enhanced Intel SpeedStep Technology Enable
    see_table:
    - 2-2
  - bit: '18'
    access: R/W
    long_description: ENABLE MONITOR FSM See Table 2-2.
    description: ENABLE MONITOR FSM
    see_table:
    - 2-2
  - bit: '21:19'
    description: Reserved
  - bit: '22'
    access: R/W
    long_description: Limit CPUID Maxval See Table 2-2.
    description: Limit CPUID Maxval
    see_table:
    - 2-2
  - bit: '23'
    access: R/W
    long_description: xTPR Message Disable See Table 2-2.
    description: xTPR Message Disable
    see_table:
    - 2-2
  - bit: '33:24'
    description: Reserved
  - bit: '34'
    access: R/W
    long_description: XD Bit Disable See Table 2-2.
    description: XD Bit Disable
    see_table:
    - 2-2
  - bit: '37:35'
    description: Reserved
  - bit: '38'
    access: R/W
    long_description: 'Turbo Mode Disable When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor’s support of turbo mode is enabled. Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power- on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.'
    description: Turbo Mode Disable
  - bit: '63:39'
    description: Reserved
  access: R/W
  description: Enable Misc
  long_description: Enable Misc. Processor Features Allows a variety of processor functions to be enabled and disabled.
- value: 1A2H
  name: MSR_TEMPERATURE_TARGET
  bitfields:
  - bit: '15:0'
    description: Reserved
  - bit: '23:16'
    access: R
    long_description: Temperature Target The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.
    description: Temperature Target
  - bit: '63:24'
    description: Reserved
  scope: Unique
  description: Temperature Target
- value: 1A4H
  name: MSR_MISC_FEATURE_CONTROL
  bitfields:
  - bit: '0'
    access: R/W
    long_description: L2 Hardware Prefetcher Disable If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
    description: L2 Hardware Prefetcher Disable
  - bit: '1'
    access: R/W
    long_description: L2 Adjacent Cache Line Prefetcher Disable If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).
    description: L2 Adjacent Cache Line Prefetcher Disable
  - bit: '2'
    access: R/W
    long_description: DCU Hardware Prefetcher Disable If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
    description: DCU Hardware Prefetcher Disable
  - bit: '3'
    access: R/W
    long_description: DCU IP Prefetcher Disable If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.
    description: DCU IP Prefetcher Disable
  - bit: '63:4'
    description: Reserved
  access: R/W
  description: Miscellaneous Feature Control
- value: 1A6H
  name: MSR_OFFCORE_RSP_0
  scope: Thread
  access: R/W
  description: Offcore Response Event Select Register
- value: 1A7H
  name: MSR_OFFCORE_RSP_1
  scope: Thread
  access: R/W
  description: Offcore Response Event Select Register
- value: 1AAH
  name: MSR_MISC_PWR_MGMT
  description: Miscellaneous Power Management Control
  long_description: Miscellaneous Power Management Control Various model specific features enumeration. See http://biosbits.org.
- value: 1B0H
  name: IA32_ENERGY_PERF_BIAS
  scope: Package
  description: See Table 2-2
  see_table:
  - 2-2
- value: 1B1H
  name: IA32_PACKAGE_THERM_STATUS
  scope: Package
  description: See Table 2-2
  see_table:
  - 2-2
- value: 1B2H
  name: IA32_PACKAGE_THERM_INTERRUPT
  scope: Package
  description: See Table 2-2
  see_table:
  - 2-2
- value: 1C8H
  name: MSR_LBR_SELECT
  bitfields:
  - bit: '0'
    description: CPL_EQ_0
  - bit: '1'
    description: CPL_NEQ_0
  - bit: '2'
    description: JCC
  - bit: '3'
    description: NEAR_REL_CALL
  - bit: '4'
    description: NEAR_IND_CALL
  - bit: '5'
    description: NEAR_RET
  - bit: '6'
    description: NEAR_IND_JMP
  - bit: '7'
    description: NEAR_REL_JMP
  - bit: '8'
    description: FAR_BRANCH
  - bit: '63:9'
    description: Reserved
  scope: Thread
  access: R/W
  description: Last Branch Record Filtering Select Register
  long_description: Last Branch Record Filtering Select Register See Section 17.9.2, “Filtering of Last Branch Records.”
  see_section:
  - 17.9.2
- value: 1C9H
  name: MSR_LASTBRANCH_TOS
  scope: Thread
  access: R/W
  description: Last Branch Record Stack TOS
  long_description: Last Branch Record Stack TOS Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 680H).
- value: 1D9H
  name: IA32_DEBUGCTL
  bitfields:
  - bit: '0'
    description: LBR
  - bit: '1'
    description: BTF
  - bit: '5:2'
    description: Reserved
  - bit: '6'
    description: TR
  - bit: '7'
    description: BTS
  - bit: '8'
    description: BTINT
  - bit: '9'
    description: BTS_OFF_OS
  - bit: '10'
    description: BTS_OFF_USER
  - bit: '11'
    description: FREEZE_LBR_ON_PMI
  - bit: '12'
    description: FREEZE_PERFMON_ON_PMI
  - bit: '13'
    description: ENABLE_UNCORE_PMI
  - bit: '14'
    description: FREEZE_WHILE_SMM
  - bit: '63:15'
    description: Reserved
  scope: Thread
  access: R/W
  description: Debug Control
  long_description: Debug Control See Table 2-2.
  see_table:
  - 2-2
- value: 1DDH
  name: MSR_LER_FROM_LIP
  scope: Thread
  access: R/W
  description: Last Exception Record From Linear IP
  long_description: Last Exception Record From Linear IP Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 1DEH
  name: MSR_LER_TO_LIP
  scope: Thread
  access: R/W
  description: Last Exception Record To Linear IP
  long_description: Last Exception Record To Linear IP This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 1F2H
  name: IA32_SMRR_PHYSBASE
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 1F3H
  name: IA32_SMRR_PHYSMASK
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 1FCH
  name: MSR_POWER_CTL
  scope: Core
  description: See http
- value: 200H
  name: IA32_MTRR_PHYSBASE0
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 201H
  name: IA32_MTRR_PHYSMASK0
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 202H
  name: IA32_MTRR_PHYSBASE1
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 203H
  name: IA32_MTRR_PHYSMASK1
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 204H
  name: IA32_MTRR_PHYSBASE2
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 205H
  name: IA32_MTRR_PHYSMASK2
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 206H
  name: IA32_MTRR_PHYSBASE3
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 207H
  name: IA32_MTRR_PHYSMASK3
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 208H
  name: IA32_MTRR_PHYSBASE4
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 209H
  name: IA32_MTRR_PHYSMASK4
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20AH
  name: IA32_MTRR_PHYSBASE5
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20BH
  name: IA32_MTRR_PHYSMASK5
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20CH
  name: IA32_MTRR_PHYSBASE6
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20DH
  name: IA32_MTRR_PHYSMASK6
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20EH
  name: IA32_MTRR_PHYSBASE7
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20FH
  name: IA32_MTRR_PHYSMASK7
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 210H
  name: IA32_MTRR_PHYSBASE8
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 211H
  name: IA32_MTRR_PHYSMASK8
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 212H
  name: IA32_MTRR_PHYSBASE9
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 213H
  name: IA32_MTRR_PHYSMASK9
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 250H
  name: IA32_MTRR_FIX64K_00000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 258H
  name: IA32_MTRR_FIX16K_80000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 259H
  name: IA32_MTRR_FIX16K_A0000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 268H
  name: IA32_MTRR_FIX4K_C0000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 269H
  name: IA32_MTRR_FIX4K_C8000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26AH
  name: IA32_MTRR_FIX4K_D0000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26BH
  name: IA32_MTRR_FIX4K_D8000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26CH
  name: IA32_MTRR_FIX4K_E0000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26DH
  name: IA32_MTRR_FIX4K_E8000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26EH
  name: IA32_MTRR_FIX4K_F0000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26FH
  name: IA32_MTRR_FIX4K_F8000
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 277H
  name: IA32_PAT
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 280H
  name: IA32_MC0_CTL2
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 281H
  name: IA32_MC1_CTL2
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 282H
  name: IA32_MC2_CTL2
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 283H
  name: IA32_MC3_CTL2
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 284H
  name: IA32_MC4_CTL2
  scope: Package
  description: Always 0
- value: 2FFH
  name: IA32_MTRR_DEF_TYPE
  scope: Thread
  access: R/W
  description: Default Memory Types
  long_description: Default Memory Types See Table 2-2.
  see_table:
  - 2-2
- value: 309H
  name: IA32_FIXED_CTR0
  scope: Thread
  access: R/W
  description: Fixed-Function Performance Counter Register 0
  long_description: Fixed-Function Performance Counter Register 0 See Table 2-2.
  see_table:
  - 2-2
- value: 30AH
  name: IA32_FIXED_CTR1
  scope: Thread
  access: R/W
  description: Fixed-Function Performance Counter Register 1
  long_description: Fixed-Function Performance Counter Register 1 See Table 2-2.
  see_table:
  - 2-2
- value: 30BH
  name: IA32_FIXED_CTR2
  scope: Thread
  access: R/W
  description: Fixed-Function Performance Counter Register 2
  long_description: Fixed-Function Performance Counter Register 2 See Table 2-2.
  see_table:
  - 2-2
- value: 345H
  name: IA32_PERF_CAPABILITIES
  bitfields:
  - bit: '5:0'
    long_description: LBR Format See Table 2-2.
    description: LBR Format
    see_table:
    - 2-2
  - bit: '6'
    description: PEBS Record Format
  - bit: '7'
    long_description: PEBSSaveArchRegs See Table 2-2.
    description: PEBSSaveArchRegs
    see_table:
    - 2-2
  - bit: '11:8'
    long_description: PEBS_REC_FORMAT See Table 2-2.
    description: PEBS_REC_FORMAT
    see_table:
    - 2-2
  - bit: '12'
    long_description: SMM_FREEZE See Table 2-2.
    description: SMM_FREEZE
    see_table:
    - 2-2
  - bit: '63:13'
    description: Reserved
  scope: Thread
  description: See Table 2-2. See Section 17.4.1
  long_description: See Table 2-2. See Section 17.4.1, “IA32_DEBUGCTL MSR.”
  see_table:
  - 2-2
  see_section:
  - 17.4.1
- value: 38DH
  name: IA32_FIXED_CTR_CTRL
  scope: Thread
  access: R/W
  description: Fixed-Function-Counter Control Register
  long_description: Fixed-Function-Counter Control Register See Table 2-2.
  see_table:
  - 2-2
- value: 38EH
  name: IA32_PERF_GLOBAL_STATUS
  bitfields:
  - bit: '0'
    description: Ovf_PMC0
  - bit: '1'
    description: Ovf_PMC1
  - bit: '2'
    description: Ovf_PMC2
  - bit: '3'
    description: Ovf_PMC3
  - bit: '4'
    description: Ovf_PMC4
  - bit: '5'
    description: Ovf_PMC5
  - bit: '6'
    description: Ovf_PMC6
  - bit: '7'
    description: Ovf_PMC7
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Ovf_FixedCtr0
  - bit: '33'
    description: Ovf_FixedCtr1
  - bit: '34'
    description: Ovf_FixedCtr2
  - bit: '60:35'
    description: Reserved
  - bit: '61'
    description: Ovf_Uncore
  - bit: '62'
    description: Ovf_BufDSSAVE
  - bit: '63'
    description: CondChgd
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 38FH
  name: IA32_PERF_GLOBAL_CTRL
  bitfields:
  - bit: '0'
    description: Set 1 to enable PMC0 to count
  - bit: '1'
    description: Set 1 to enable PMC1 to count
  - bit: '2'
    description: Set 1 to enable PMC2 to count
  - bit: '3'
    description: Set 1 to enable PMC3 to count
  - bit: '4'
    long_description: Set 1 to enable PMC4 to count (if CPUID.0AH:EAX[15:8] > 4).
    description: Set 1 to enable PMC4 to count
  - bit: '5'
    long_description: Set 1 to enable PMC5 to count (if CPUID.0AH:EAX[15:8] > 5).
    description: Set 1 to enable PMC5 to count
  - bit: '6'
    long_description: Set 1 to enable PMC6 to count (if CPUID.0AH:EAX[15:8] > 6).
    description: Set 1 to enable PMC6 to count
  - bit: '7'
    long_description: Set 1 to enable PMC7 to count (if CPUID.0AH:EAX[15:8] > 7).
    description: Set 1 to enable PMC7 to count
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Set 1 to enable FixedCtr0 to count
  - bit: '33'
    description: Set 1 to enable FixedCtr1 to count
  - bit: '34'
    description: Set 1 to enable FixedCtr2 to count
  - bit: '63:35'
    description: Reserved
  scope: Thread
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 390H
  name: IA32_PERF_GLOBAL_OVF_CTRL
  bitfields:
  - bit: '0'
    description: Set 1 to clear Ovf_PMC0
  - bit: '1'
    description: Set 1 to clear Ovf_PMC1
  - bit: '2'
    description: Set 1 to clear Ovf_PMC2
  - bit: '3'
    description: Set 1 to clear Ovf_PMC3
  - bit: '4'
    description: Set 1 to clear Ovf_PMC4
  - bit: '5'
    description: Set 1 to clear Ovf_PMC5
  - bit: '6'
    description: Set 1 to clear Ovf_PMC6
  - bit: '7'
    description: Set 1 to clear Ovf_PMC7
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Set 1 to clear Ovf_FixedCtr0
  - bit: '33'
    description: Set 1 to clear Ovf_FixedCtr1
  - bit: '34'
    description: Set 1 to clear Ovf_FixedCtr2
  - bit: '60:35'
    description: Reserved
  - bit: '61'
    description: Set 1 to clear Ovf_Uncore
  - bit: '62'
    description: Set 1 to clear Ovf_BufDSSAVE
  - bit: '63'
    description: Set 1 to clear CondChgd
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 3F1H
  name: MSR_PEBS_ENABLE
  bitfields:
  - bit: '0'
    access: R/W
    description: Enable PEBS on IA32_PMC0
  - bit: '1'
    access: R/W
    description: Enable PEBS on IA32_PMC1
  - bit: '2'
    access: R/W
    description: Enable PEBS on IA32_PMC2
  - bit: '3'
    access: R/W
    description: Enable PEBS on IA32_PMC3
  - bit: '31:4'
    description: Reserved
  - bit: '32'
    access: R/W
    description: Enable Load Latency on IA32_PMC0
  - bit: '33'
    access: R/W
    description: Enable Load Latency on IA32_PMC1
  - bit: '34'
    access: R/W
    description: Enable Load Latency on IA32_PMC2
  - bit: '35'
    access: R/W
    description: Enable Load Latency on IA32_PMC3
  - bit: '62:36'
    description: Reserved
  - bit: '63'
    access: R/W
    description: Enable Precise Store
  scope: Thread
  description: See Section 18.3.1.1.1
  long_description: See Section 18.3.1.1.1, “Processor Event Based Sampling (PEBS).”
  see_section:
  - 18.3.1.1.1
- value: 3F6H
  name: MSR_PEBS_LD_LAT
  bitfields:
  - bit: '15:0'
    access: R/W
    long_description: Minimum threshold latency value of tagged load operation that will be counted.
    description: Minimum threshold latency value of tagged load
  - bit: '63:36'
    description: Reserved
  scope: Thread
  description: See Section 18.3.1.1.2
  long_description: See Section 18.3.1.1.2, “Load Latency Performance Monitoring Facility.”
  see_section:
  - 18.3.1.1.2
- value: 3F8H
  name: MSR_PKG_C3_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Package C3 Residency Counter Value since last reset that this package is in processor- specific C3 states. Count at the same frequency as the TSC.
    description: Package C3 Residency Counter
  scope: Package
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 3F9H
  name: MSR_PKG_C6_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Package C6 Residency Counter. Value since last reset that this package is in processor- specific C6 states. Count at the same frequency as the TSC.
    description: Package C6 Residency Counter
  scope: Package
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 3FAH
  name: MSR_PKG_C7_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Package C7 Residency Counter Value since last reset that this package is in processor- specific C7 states. Count at the same frequency as the TSC.
    description: Package C7 Residency Counter
  scope: Package
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 3FCH
  name: MSR_CORE_C3_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: CORE C3 Residency Counter Value since last reset that this core is in processor- specific C3 states. Count at the same frequency as the TSC.
    description: CORE C3 Residency Counter
  scope: Core
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 3FDH
  name: MSR_CORE_C6_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: CORE C6 Residency Counter Value since last reset that this core is in processor- specific C6 states. Count at the same frequency as the TSC.
    description: CORE C6 Residency Counter
  scope: Core
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 3FEH
  name: MSR_CORE_C7_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: CORE C7 Residency Counter Value since last reset that this core is in processor- specific C7 states. Count at the same frequency as the TSC.
    description: CORE C7 Residency Counter
  scope: Core
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 400H
  name: IA32_MC0_CTL
  scope: Core
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 401H
  name: IA32_MC0_STATUS
  scope: Core
  description: See Section 15.3.2.2
  long_description: See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 16.
  see_section:
  - 15.3.2.2
- value: 402H
  name: IA32_MC0_ADDR
  scope: Core
  description: See Section 15.3.2.3
  see_section:
  - 15.3.2.3
- value: 403H
  name: IA32_MC0_MISC
  scope: Core
  description: See Section 15.3.2.4
  see_section:
  - 15.3.2.4
- value: 404H
  name: IA32_MC1_CTL
  scope: Core
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 405H
  name: IA32_MC1_STATUS
  scope: Core
  description: See Section 15.3.2.2
  long_description: See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 16.
  see_section:
  - 15.3.2.2
- value: 406H
  name: IA32_MC1_ADDR
  scope: Core
  description: See Section 15.3.2.3
  see_section:
  - 15.3.2.3
- value: 407H
  name: IA32_MC1_MISC
  scope: Core
  description: See Section 15.3.2.4
  see_section:
  - 15.3.2.4
- value: 408H
  name: IA32_MC2_CTL
  scope: Core
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 409H
  name: IA32_MC2_STATUS
  scope: Core
  description: See Section 15.3.2.2
  long_description: See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 16.
  see_section:
  - 15.3.2.2
- value: 40AH
  name: IA32_MC2_ADDR
  scope: Core
  description: See Section 15.3.2.3
  see_section:
  - 15.3.2.3
- value: 40BH
  name: IA32_MC2_MISC
  scope: Core
  description: See Section 15.3.2.4
  see_section:
  - 15.3.2.4
- value: 40CH
  name: IA32_MC3_CTL
  scope: Core
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 40DH
  name: IA32_MC3_STATUS
  scope: Core
  description: See Section 15.3.2.2
  long_description: See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 16.
  see_section:
  - 15.3.2.2
- value: 40EH
  name: IA32_MC3_ADDR
  scope: Core
  description: See Section 15.3.2.3
  see_section:
  - 15.3.2.3
- value: 40FH
  name: IA32_MC3_MISC
  scope: Core
  description: See Section 15.3.2.4
  see_section:
  - 15.3.2.4
- value: 410H
  name: IA32_MC4_CTL
  bitfields:
  - bit: '0'
    access: R/W
    long_description: PCU Hardware Error When set, enables signaling of PCU hardware detected errors.
    description: PCU Hardware Error
  - bit: '1'
    access: R/W
    long_description: PCU Controller Error When set, enables signaling of PCU controller detected errors.
    description: PCU Controller Error
  - bit: '2'
    access: R/W
    long_description: PCU Firmware Error When set, enables signaling of PCU firmware detected errors.
    description: PCU Firmware Error
  - bit: '63:2'
    description: Reserved
  scope: Core
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 411H
  name: IA32_MC4_STATUS
  scope: Core
  description: See Section 15.3.2.2
  long_description: See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 16.
  see_section:
  - 15.3.2.2
- value: 480H
  name: IA32_VMX_BASIC
  scope: Thread
  access: R/O
  description: Reporting Register of Basic VMX Capabilities
  long_description: Reporting Register of Basic VMX Capabilities See Table 2-2. See Appendix A.1, “Basic VMX Information.”
  see_table:
  - 2-2
  see_appendix:
  - A.1
- value: 481H
  name: IA32_VMX_PINBASED_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of Pin-Based
  long_description: Capability Reporting Register of Pin-Based VM-Execution Controls See Table 2-2. See Appendix A.3, “VM-Execution Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.3
- value: 482H
  name: IA32_VMX_PROCBASED_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of Primary Processor-
  long_description: Capability Reporting Register of Primary Processor- Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 483H
  name: IA32_VMX_EXIT_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of VM-Exit Controls
  long_description: Capability Reporting Register of VM-Exit Controls See Table 2-2. See Appendix A.4, “VM-Exit Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.4
- value: 484H
  name: IA32_VMX_ENTRY_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of VM-Entry Controls
  long_description: Capability Reporting Register of VM-Entry Controls See Table 2-2. See Appendix A.5, “VM-Entry Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.5
- value: 485H
  name: IA32_VMX_MISC
  scope: Thread
  access: R/O
  description: Reporting Register of Miscellaneous VMX Capabilities
  long_description: Reporting Register of Miscellaneous VMX Capabilities See Table 2-2. See Appendix A.6, “Miscellaneous Data.”
  see_table:
  - 2-2
  see_appendix:
  - A.6
- value: 486H
  name: IA32_VMX_CR0_FIXED0
  scope: Thread
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 0
  long_description: Capability Reporting Register of CR0 Bits Fixed to 0 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 487H
  name: IA32_VMX_CR0_FIXED1
  scope: Thread
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 1
  long_description: Capability Reporting Register of CR0 Bits Fixed to 1 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 488H
  name: IA32_VMX_CR4_FIXED0
  scope: Thread
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 0
  long_description: Capability Reporting Register of CR4 Bits Fixed to 0 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 489H
  name: IA32_VMX_CR4_FIXED1
  scope: Thread
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 1
  long_description: Capability Reporting Register of CR4 Bits Fixed to 1 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 48AH
  name: IA32_VMX_VMCS_ENUM
  scope: Thread
  access: R/O
  description: Capability Reporting Register of VMCS Field
  long_description: Capability Reporting Register of VMCS Field Enumeration See Table 2-2. See Appendix A.9, “VMCS Enumeration.”
  see_table:
  - 2-2
  see_appendix:
  - A.9
- value: 48BH
  name: IA32_VMX_PROCBASED_CTLS2
  scope: Thread
  access: R/O
  description: Capability Reporting Register of Secondary Processor-
  long_description: Capability Reporting Register of Secondary Processor- Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 48CH
  name: IA32_VMX_EPT_VPID_ENUM
  scope: Thread
  access: R/O
  description: Capability Reporting Register of EPT and VPID
  long_description: Capability Reporting Register of EPT and VPID See Table 2-2
  see_table:
  - 2-2
- value: 48DH
  name: IA32_VMX_TRUE_PINBASED_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of Pin-Based
  long_description: Capability Reporting Register of Pin-Based VM-Execution Flex Controls See Table 2-2
  see_table:
  - 2-2
- value: 48EH
  name: IA32_VMX_TRUE_PROCBASED_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of Primary Processor-
  long_description: Capability Reporting Register of Primary Processor- Based VM-Execution Flex Controls See Table 2-2
  see_table:
  - 2-2
- value: 48FH
  name: IA32_VMX_TRUE_EXIT_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of VM-Exit Flex Controls
  long_description: Capability Reporting Register of VM-Exit Flex Controls See Table 2-2
  see_table:
  - 2-2
- value: 490H
  name: IA32_VMX_TRUE_ENTRY_CTLS
  scope: Thread
  access: R/O
  description: Capability Reporting Register of VM-Entry Flex Controls
  long_description: Capability Reporting Register of VM-Entry Flex Controls See Table 2-2
  see_table:
  - 2-2
- value: 4C1H
  name: IA32_A_PMC0
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C2H
  name: IA32_A_PMC1
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C3H
  name: IA32_A_PMC2
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C4H
  name: IA32_A_PMC3
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C5H
  name: IA32_A_PMC4
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C6H
  name: IA32_A_PMC5
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C7H
  name: IA32_A_PMC6
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C8H
  name: IA32_A_PMC7
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 600H
  name: IA32_DS_AREA
  scope: Thread
  access: R/W
  description: DS Save Area
  long_description: DS Save Area See Table 2-2. See Section 18.6.3.4, “Debug Store (DS) Mechanism.”
  see_table:
  - 2-2
  see_section:
  - 18.6.3.4
- value: 606H
  name: MSR_RAPL_POWER_UNIT
  scope: Package
  access: R/O
  description: Unit Multipliers used in RAPL Interfaces
  long_description: Unit Multipliers used in RAPL Interfaces See Section 14.9.1, “RAPL Interfaces.”
  see_section:
  - 14.9.1
- value: 60AH
  name: MSR_PKGC3_IRTL
  bitfields:
  - bit: '9:0'
    access: R/W
    long_description: Interrupt Response Time Limit Specifies the limit that should be used to decide if the package should be put into a package C3 state.
    description: Interrupt Response Time Limit
  - bit: '12:10'
    access: R/W
    long_description: 'Time Unit Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns'
    description: Time Unit
  - bit: '14:13'
    description: Reserved
  - bit: '15'
    access: R/W
    long_description: Valid Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.
    description: Valid
  - bit: '63:16'
    description: Reserved
  scope: Package
  access: R/W
  description: Package C3 Interrupt Response Limit
  long_description: 'Package C3 Interrupt Response Limit Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 60BH
  name: MSR_PKGC6_IRTL
  bitfields:
  - bit: '9:0'
    access: R/W
    long_description: Interrupt Response Time Limit Specifies the limit that should be used to decide if the package should be put into a package C6 state.
    description: Interrupt Response Time Limit
  - bit: '12:10'
    access: R/W
    long_description: 'Time Unit Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns'
    description: Time Unit
  - bit: '14:13'
    description: Reserved
  - bit: '15'
    access: R/W
    long_description: Valid Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.
    description: Valid
  - bit: '63:16'
    description: Reserved
  scope: Package
  access: R/W
  description: Package C6 Interrupt Response Limit
  long_description: 'Package C6 Interrupt Response Limit This MSR defines the budget allocated for the package to exit from a C6 to a C0 state, where an interrupt request can be delivered to the core and serviced. Additional core-exit latency may be applicable depending on the actual C-state the core is in. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.'
- value: 60DH
  name: MSR_PKG_C2_RESIDENCY
  bitfields:
  - bit: '63:0'
    access: R/O
    long_description: Package C2 Residency Counter Value since last reset that this package is in processor- specific C2 states. Count at the same frequency as the TSC.
    description: Package C2 Residency Counter
  scope: Package
  description: Note
  long_description: 'Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 610H
  name: MSR_PKG_POWER_LIMIT
  scope: Package
  access: R/W
  description: PKG RAPL Power Limit Control
  long_description: PKG RAPL Power Limit Control See Section 14.9.3, “Package RAPL Domain.”
  see_section:
  - 14.9.3
- value: 611H
  name: MSR_PKG_ENERGY_STATUS
  scope: Package
  access: R/O
  description: PKG Energy Status
  long_description: PKG Energy Status See Section 14.9.3, “Package RAPL Domain.”
  see_section:
  - 14.9.3
- value: 614H
  name: MSR_PKG_POWER_INFO
  scope: Package
  access: R/W
  description: PKG RAPL Parameters See Section 14.9.3
  long_description: PKG RAPL Parameters See Section 14.9.3, “Package RAPL Domain.”
  see_section:
  - 14.9.3
- value: 638H
  name: MSR_PP0_POWER_LIMIT
  scope: Package
  access: R/W
  description: PP0 RAPL Power Limit Control
  long_description: PP0 RAPL Power Limit Control See Section 14.9.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.9.4
- value: 680H
  name: MSR_LASTBRANCH_0_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 0 From IP
  long_description: 'Last Branch Record 0 From IP One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.9.1 and record format in Section 17.4.8.1.'
  see_section:
  - 17.9.1
  - 17.4.8.1.
- value: 681H
  name: MSR_LASTBRANCH_1_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 1 From IP
  long_description: Last Branch Record 1 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 682H
  name: MSR_LASTBRANCH_2_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 2 From IP
  long_description: Last Branch Record 2 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 683H
  name: MSR_LASTBRANCH_3_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 3 From IP
  long_description: Last Branch Record 3 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 684H
  name: MSR_LASTBRANCH_4_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 4 From IP
  long_description: Last Branch Record 4 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 685H
  name: MSR_LASTBRANCH_5_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 5 From IP
  long_description: Last Branch Record 5 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 686H
  name: MSR_LASTBRANCH_6_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 6 From IP
  long_description: Last Branch Record 6 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 687H
  name: MSR_LASTBRANCH_7_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 7 From IP
  long_description: Last Branch Record 7 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 688H
  name: MSR_LASTBRANCH_8_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 8 From IP
  long_description: Last Branch Record 8 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 689H
  name: MSR_LASTBRANCH_9_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 9 From IP
  long_description: Last Branch Record 9 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68AH
  name: MSR_LASTBRANCH_10_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 10 From IP
  long_description: Last Branch Record 10 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68BH
  name: MSR_LASTBRANCH_11_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 11 From IP
  long_description: Last Branch Record 11 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68CH
  name: MSR_LASTBRANCH_12_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 12 From IP
  long_description: Last Branch Record 12 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68DH
  name: MSR_LASTBRANCH_13_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 13 From IP
  long_description: Last Branch Record 13 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68EH
  name: MSR_LASTBRANCH_14_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 14 From IP
  long_description: Last Branch Record 14 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 68FH
  name: MSR_LASTBRANCH_15_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 15 From IP
  long_description: Last Branch Record 15 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 6C0H
  name: MSR_LASTBRANCH_0_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 0 To IP
  long_description: Last Branch Record 0 To IP One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.
- value: 6C1H
  name: MSR_LASTBRANCH_1_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 1 To IP
  long_description: Last Branch Record 1 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C2H
  name: MSR_LASTBRANCH_2_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 2 To IP
  long_description: Last Branch Record 2 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C3H
  name: MSR_LASTBRANCH_3_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 3 To IP
  long_description: Last Branch Record 3 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C4H
  name: MSR_LASTBRANCH_4_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 4 To IP
  long_description: Last Branch Record 4 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C5H
  name: MSR_LASTBRANCH_5_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 5 To IP
  long_description: Last Branch Record 5 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C6H
  name: MSR_LASTBRANCH_6_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 6 To IP
  long_description: Last Branch Record 6 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C7H
  name: MSR_LASTBRANCH_7_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 7 To IP
  long_description: Last Branch Record 7 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C8H
  name: MSR_LASTBRANCH_8_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 8 To IP
  long_description: Last Branch Record 8 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6C9H
  name: MSR_LASTBRANCH_9_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 9 To IP
  long_description: Last Branch Record 9 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CAH
  name: MSR_LASTBRANCH_10_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 10 To IP
  long_description: Last Branch Record 10 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CBH
  name: MSR_LASTBRANCH_11_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 11 To IP
  long_description: Last Branch Record 11 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CCH
  name: MSR_LASTBRANCH_12_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 12 To IP
  long_description: Last Branch Record 12 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CDH
  name: MSR_LASTBRANCH_13_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 13 To IP
  long_description: Last Branch Record 13 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CEH
  name: MSR_LASTBRANCH_14_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 14 To IP
  long_description: Last Branch Record 14 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6CFH
  name: MSR_LASTBRANCH_15_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 15 To IP
  long_description: Last Branch Record 15 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6E0H
  name: IA32_TSC_DEADLINE
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 802H-83FH
  name: X2APIC MSRs
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: C000_0080H
  name: IA32_EFER
  scope: Thread
  description: Extended Feature Enables
  long_description: Extended Feature Enables See Table 2-2.
  see_table:
  - 2-2
- value: C000_0081H
  name: IA32_STAR
  scope: Thread
  access: R/W
  description: System Call Target Address
  long_description: System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0082H
  name: IA32_LSTAR
  scope: Thread
  access: R/W
  description: IA-32e Mode System Call Target Address
  long_description: IA-32e Mode System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0084H
  name: IA32_FMASK
  scope: Thread
  access: R/W
  description: System Call Flag Mask
  long_description: System Call Flag Mask See Table 2-2.
  see_table:
  - 2-2
- value: C000_0100H
  name: IA32_FS_BASE
  scope: Thread
  access: R/W
  description: Map of BASE Address of FS
  long_description: Map of BASE Address of FS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0101H
  name: IA32_GS_BASE
  scope: Thread
  access: R/W
  description: Map of BASE Address of GS
  long_description: Map of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0102H
  name: IA32_KERNEL_GS_BASE
  scope: Thread
  access: R/W
  description: Swap Target of BASE Address of GS
  long_description: Swap Target of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0103H
  name: IA32_TSC_AUX
  scope: Thread
  access: R/W
  description: AUXILIARY TSC Signature
  long_description: AUXILIARY TSC Signature See Table 2-2 and Section 17.17.2, “IA32_TSC_AUX Register and RDTSCP Support.”
  see_table:
  - 2-2
  see_section:
  - 17.17.2
