library ieee;
use ieee.std_logic_1164.all;

entity shiftby1 is
   port( 
          A  : in std_logic_vector ( 7 downto 0);
			 S : in std_logic;
			 Y : out std_logic_vector ( 7 downto 0) );
end entity shiftby1;
 
architecture struct of shiftby1 is
component x21mux is
   port( 
          I  : in std_logic_vector ( 1 downto 0);
			 S : in std_logic;
			 Y : out std_logic );
   end component;
 
begin
n1_bit : for i in 0 to 7 generate

        lsb: if i < 7 generate
            b2: x21mux port map(I(0) => A(i), I(1) => A(i+1), S => S, Y => Y(i));
        end generate lsb;

        msb: if i > 6 generate
            b2: x21mux port map(I(0) => A(i), I(1) => '0', S => S, Y => Y(i));
        end generate msb;

    end generate ;

end struct;