// Seed: 2206657395
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2
);
  wire id_4;
  ;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_5 = 32'd98
) (
    output wor id_0,
    input wand id_1,
    input tri _id_2,
    output supply1 id_3,
    input supply0 id_4,
    input uwire _id_5,
    input tri id_6,
    input wire id_7,
    input wire id_8,
    output supply0 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    output wand id_13
);
  wire id_15;
  wire [~  id_5 : -1  ==  id_2] id_16;
  wire id_17;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3
  );
  logic id_18;
  parameter id_19 = 1;
  assign id_3 = -1'b0;
endmodule
