// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Apr 10 16:51:41 2024
// Host        : G-P-SHAHAMZ-LW running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top system_rx_0 -prefix
//               system_rx_0_ system_rx_0_sim_netlist.v
// Design      : system_rx_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_rx_0_align_mux
   (D,
    Q,
    \in_data_d1_reg[31]_0 ,
    \in_dly_reg[1] ,
    \in_dly_reg[0] ,
    \in_dly_reg[0]_0 ,
    \in_data_d1_reg[31]_1 ,
    \in_charisk_d1_reg[3]_0 ,
    clk);
  output [25:0]D;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31]_0 ;
  input \in_dly_reg[1] ;
  input \in_dly_reg[0] ;
  input \in_dly_reg[0]_0 ;
  input [31:0]\in_data_d1_reg[31]_1 ;
  input [3:0]\in_charisk_d1_reg[3]_0 ;
  input clk;

  wire [25:0]D;
  wire [1:0]Q;
  wire [1:0]charisk;
  wire clk;
  wire [23:0]data;
  wire [3:0]\in_charisk_d1_reg[3]_0 ;
  wire [7:0]\in_data_d1_reg[31]_0 ;
  wire [31:0]\in_data_d1_reg[31]_1 ;
  wire \in_dly_reg[0] ;
  wire \in_dly_reg[0]_0 ;
  wire \in_dly_reg[1] ;

  FDRE \in_charisk_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [0]),
        .Q(charisk[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [1]),
        .Q(charisk[1]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [0]),
        .Q(data[0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [10]),
        .Q(data[10]),
        .R(1'b0));
  FDRE \in_data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [11]),
        .Q(data[11]),
        .R(1'b0));
  FDRE \in_data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [12]),
        .Q(data[12]),
        .R(1'b0));
  FDRE \in_data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [13]),
        .Q(data[13]),
        .R(1'b0));
  FDRE \in_data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [14]),
        .Q(data[14]),
        .R(1'b0));
  FDRE \in_data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [15]),
        .Q(data[15]),
        .R(1'b0));
  FDRE \in_data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [16]),
        .Q(data[16]),
        .R(1'b0));
  FDRE \in_data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [17]),
        .Q(data[17]),
        .R(1'b0));
  FDRE \in_data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [18]),
        .Q(data[18]),
        .R(1'b0));
  FDRE \in_data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [19]),
        .Q(data[19]),
        .R(1'b0));
  FDRE \in_data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [1]),
        .Q(data[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [20]),
        .Q(data[20]),
        .R(1'b0));
  FDRE \in_data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [21]),
        .Q(data[21]),
        .R(1'b0));
  FDRE \in_data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [22]),
        .Q(data[22]),
        .R(1'b0));
  FDRE \in_data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [23]),
        .Q(data[23]),
        .R(1'b0));
  FDRE \in_data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [24]),
        .Q(\in_data_d1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [25]),
        .Q(\in_data_d1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [26]),
        .Q(\in_data_d1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [27]),
        .Q(\in_data_d1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [28]),
        .Q(\in_data_d1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [29]),
        .Q(\in_data_d1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [2]),
        .Q(data[2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [30]),
        .Q(\in_data_d1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [31]),
        .Q(\in_data_d1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [3]),
        .Q(data[3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [4]),
        .Q(data[4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [5]),
        .Q(data[5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [6]),
        .Q(data[6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [7]),
        .Q(data[7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [8]),
        .Q(data[8]),
        .R(1'b0));
  FDRE \in_data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [9]),
        .Q(data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \in_dly[0]_i_1__2 
       (.I0(charisk[0]),
        .I1(charisk[1]),
        .I2(Q[1]),
        .I3(\in_dly_reg[0] ),
        .I4(\in_dly_reg[0]_0 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[10]_i_1__2 
       (.I0(data[22]),
        .I1(\in_data_d1_reg[31]_0 [6]),
        .I2(data[6]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[14]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[11]_i_1__2 
       (.I0(data[23]),
        .I1(\in_data_d1_reg[31]_0 [7]),
        .I2(data[7]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[15]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[12]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [0]),
        .I1(\in_data_d1_reg[31]_1 [0]),
        .I2(data[8]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[16]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[13]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [1]),
        .I1(\in_data_d1_reg[31]_1 [1]),
        .I2(data[9]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[17]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[14]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [2]),
        .I1(\in_data_d1_reg[31]_1 [2]),
        .I2(data[10]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[18]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[15]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [3]),
        .I1(\in_data_d1_reg[31]_1 [3]),
        .I2(data[11]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[19]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[16]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [4]),
        .I1(\in_data_d1_reg[31]_1 [4]),
        .I2(data[12]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[20]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[17]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [5]),
        .I1(\in_data_d1_reg[31]_1 [5]),
        .I2(data[13]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[21]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[18]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [6]),
        .I1(\in_data_d1_reg[31]_1 [6]),
        .I2(data[14]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[22]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[19]_i_1__2 
       (.I0(\in_data_d1_reg[31]_0 [7]),
        .I1(\in_data_d1_reg[31]_1 [7]),
        .I2(data[15]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[23]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_dly[1]_i_1__2 
       (.I0(\in_dly_reg[1] ),
        .I1(\in_dly_reg[0] ),
        .I2(Q[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(charisk[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[20]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [0]),
        .I1(\in_data_d1_reg[31]_1 [8]),
        .I2(data[16]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [0]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[21]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [1]),
        .I1(\in_data_d1_reg[31]_1 [9]),
        .I2(data[17]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [1]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[22]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [2]),
        .I1(\in_data_d1_reg[31]_1 [10]),
        .I2(data[18]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [2]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[23]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [3]),
        .I1(\in_data_d1_reg[31]_1 [11]),
        .I2(data[19]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [3]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[24]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [4]),
        .I1(\in_data_d1_reg[31]_1 [12]),
        .I2(data[20]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [4]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[25]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [5]),
        .I1(\in_data_d1_reg[31]_1 [13]),
        .I2(data[21]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [5]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[26]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [6]),
        .I1(\in_data_d1_reg[31]_1 [14]),
        .I2(data[22]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [6]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[27]_i_1__2 
       (.I0(\in_data_d1_reg[31]_1 [7]),
        .I1(\in_data_d1_reg[31]_1 [15]),
        .I2(data[23]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [7]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[4]_i_1__2 
       (.I0(data[16]),
        .I1(\in_data_d1_reg[31]_0 [0]),
        .I2(data[0]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[5]_i_1__2 
       (.I0(data[17]),
        .I1(\in_data_d1_reg[31]_0 [1]),
        .I2(data[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[9]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[6]_i_1__2 
       (.I0(data[18]),
        .I1(\in_data_d1_reg[31]_0 [2]),
        .I2(data[2]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[10]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[7]_i_1__2 
       (.I0(data[19]),
        .I1(\in_data_d1_reg[31]_0 [3]),
        .I2(data[3]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[11]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[8]_i_1__2 
       (.I0(data[20]),
        .I1(\in_data_d1_reg[31]_0 [4]),
        .I2(data[4]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[12]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[9]_i_1__2 
       (.I0(data[21]),
        .I1(\in_data_d1_reg[31]_0 [5]),
        .I2(data[5]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[13]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "align_mux" *) 
module system_rx_0_align_mux_13
   (D,
    Q,
    \in_data_d1_reg[31]_0 ,
    \in_dly_reg[1] ,
    \in_dly_reg[0] ,
    \in_dly_reg[0]_0 ,
    \in_data_d1_reg[31]_1 ,
    \in_charisk_d1_reg[3]_0 ,
    clk);
  output [25:0]D;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31]_0 ;
  input \in_dly_reg[1] ;
  input \in_dly_reg[0] ;
  input \in_dly_reg[0]_0 ;
  input [31:0]\in_data_d1_reg[31]_1 ;
  input [3:0]\in_charisk_d1_reg[3]_0 ;
  input clk;

  wire [25:0]D;
  wire [1:0]Q;
  wire [1:0]charisk;
  wire clk;
  wire [23:0]data;
  wire [3:0]\in_charisk_d1_reg[3]_0 ;
  wire [7:0]\in_data_d1_reg[31]_0 ;
  wire [31:0]\in_data_d1_reg[31]_1 ;
  wire \in_dly_reg[0] ;
  wire \in_dly_reg[0]_0 ;
  wire \in_dly_reg[1] ;

  FDRE \in_charisk_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [0]),
        .Q(charisk[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [1]),
        .Q(charisk[1]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [0]),
        .Q(data[0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [10]),
        .Q(data[10]),
        .R(1'b0));
  FDRE \in_data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [11]),
        .Q(data[11]),
        .R(1'b0));
  FDRE \in_data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [12]),
        .Q(data[12]),
        .R(1'b0));
  FDRE \in_data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [13]),
        .Q(data[13]),
        .R(1'b0));
  FDRE \in_data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [14]),
        .Q(data[14]),
        .R(1'b0));
  FDRE \in_data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [15]),
        .Q(data[15]),
        .R(1'b0));
  FDRE \in_data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [16]),
        .Q(data[16]),
        .R(1'b0));
  FDRE \in_data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [17]),
        .Q(data[17]),
        .R(1'b0));
  FDRE \in_data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [18]),
        .Q(data[18]),
        .R(1'b0));
  FDRE \in_data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [19]),
        .Q(data[19]),
        .R(1'b0));
  FDRE \in_data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [1]),
        .Q(data[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [20]),
        .Q(data[20]),
        .R(1'b0));
  FDRE \in_data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [21]),
        .Q(data[21]),
        .R(1'b0));
  FDRE \in_data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [22]),
        .Q(data[22]),
        .R(1'b0));
  FDRE \in_data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [23]),
        .Q(data[23]),
        .R(1'b0));
  FDRE \in_data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [24]),
        .Q(\in_data_d1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [25]),
        .Q(\in_data_d1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [26]),
        .Q(\in_data_d1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [27]),
        .Q(\in_data_d1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [28]),
        .Q(\in_data_d1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [29]),
        .Q(\in_data_d1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [2]),
        .Q(data[2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [30]),
        .Q(\in_data_d1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [31]),
        .Q(\in_data_d1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [3]),
        .Q(data[3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [4]),
        .Q(data[4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [5]),
        .Q(data[5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [6]),
        .Q(data[6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [7]),
        .Q(data[7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [8]),
        .Q(data[8]),
        .R(1'b0));
  FDRE \in_data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [9]),
        .Q(data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \in_dly[0]_i_1__0 
       (.I0(charisk[0]),
        .I1(charisk[1]),
        .I2(Q[1]),
        .I3(\in_dly_reg[0] ),
        .I4(\in_dly_reg[0]_0 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[10]_i_1__0 
       (.I0(data[22]),
        .I1(\in_data_d1_reg[31]_0 [6]),
        .I2(data[6]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[14]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[11]_i_1__0 
       (.I0(data[23]),
        .I1(\in_data_d1_reg[31]_0 [7]),
        .I2(data[7]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[15]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[12]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [0]),
        .I1(\in_data_d1_reg[31]_1 [0]),
        .I2(data[8]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[16]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[13]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [1]),
        .I1(\in_data_d1_reg[31]_1 [1]),
        .I2(data[9]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[17]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[14]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [2]),
        .I1(\in_data_d1_reg[31]_1 [2]),
        .I2(data[10]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[18]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[15]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [3]),
        .I1(\in_data_d1_reg[31]_1 [3]),
        .I2(data[11]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[19]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[16]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [4]),
        .I1(\in_data_d1_reg[31]_1 [4]),
        .I2(data[12]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[20]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[17]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [5]),
        .I1(\in_data_d1_reg[31]_1 [5]),
        .I2(data[13]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[21]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[18]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [6]),
        .I1(\in_data_d1_reg[31]_1 [6]),
        .I2(data[14]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[22]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[19]_i_1__0 
       (.I0(\in_data_d1_reg[31]_0 [7]),
        .I1(\in_data_d1_reg[31]_1 [7]),
        .I2(data[15]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[23]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_dly[1]_i_1__0 
       (.I0(\in_dly_reg[1] ),
        .I1(\in_dly_reg[0] ),
        .I2(Q[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(charisk[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[20]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [0]),
        .I1(\in_data_d1_reg[31]_1 [8]),
        .I2(data[16]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [0]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[21]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [1]),
        .I1(\in_data_d1_reg[31]_1 [9]),
        .I2(data[17]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [1]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[22]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [2]),
        .I1(\in_data_d1_reg[31]_1 [10]),
        .I2(data[18]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [2]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[23]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [3]),
        .I1(\in_data_d1_reg[31]_1 [11]),
        .I2(data[19]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [3]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[24]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [4]),
        .I1(\in_data_d1_reg[31]_1 [12]),
        .I2(data[20]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [4]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[25]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [5]),
        .I1(\in_data_d1_reg[31]_1 [13]),
        .I2(data[21]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [5]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[26]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [6]),
        .I1(\in_data_d1_reg[31]_1 [14]),
        .I2(data[22]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [6]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[27]_i_1__0 
       (.I0(\in_data_d1_reg[31]_1 [7]),
        .I1(\in_data_d1_reg[31]_1 [15]),
        .I2(data[23]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [7]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[4]_i_1__0 
       (.I0(data[16]),
        .I1(\in_data_d1_reg[31]_0 [0]),
        .I2(data[0]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[5]_i_1__0 
       (.I0(data[17]),
        .I1(\in_data_d1_reg[31]_0 [1]),
        .I2(data[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[9]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[6]_i_1__0 
       (.I0(data[18]),
        .I1(\in_data_d1_reg[31]_0 [2]),
        .I2(data[2]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[10]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[7]_i_1__0 
       (.I0(data[19]),
        .I1(\in_data_d1_reg[31]_0 [3]),
        .I2(data[3]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[11]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[8]_i_1__0 
       (.I0(data[20]),
        .I1(\in_data_d1_reg[31]_0 [4]),
        .I2(data[4]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[12]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[9]_i_1__0 
       (.I0(data[21]),
        .I1(\in_data_d1_reg[31]_0 [5]),
        .I2(data[5]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[13]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "align_mux" *) 
module system_rx_0_align_mux_21
   (D,
    Q,
    \in_data_d1_reg[31]_0 ,
    \in_dly_reg[1] ,
    \in_dly_reg[0] ,
    \in_dly_reg[0]_0 ,
    \in_data_d1_reg[31]_1 ,
    \in_charisk_d1_reg[3]_0 ,
    clk);
  output [25:0]D;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31]_0 ;
  input \in_dly_reg[1] ;
  input \in_dly_reg[0] ;
  input \in_dly_reg[0]_0 ;
  input [31:0]\in_data_d1_reg[31]_1 ;
  input [3:0]\in_charisk_d1_reg[3]_0 ;
  input clk;

  wire [25:0]D;
  wire [1:0]Q;
  wire [1:0]charisk;
  wire clk;
  wire [23:0]data;
  wire [3:0]\in_charisk_d1_reg[3]_0 ;
  wire [7:0]\in_data_d1_reg[31]_0 ;
  wire [31:0]\in_data_d1_reg[31]_1 ;
  wire \in_dly_reg[0] ;
  wire \in_dly_reg[0]_0 ;
  wire \in_dly_reg[1] ;

  FDRE \in_charisk_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [0]),
        .Q(charisk[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [1]),
        .Q(charisk[1]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [0]),
        .Q(data[0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [10]),
        .Q(data[10]),
        .R(1'b0));
  FDRE \in_data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [11]),
        .Q(data[11]),
        .R(1'b0));
  FDRE \in_data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [12]),
        .Q(data[12]),
        .R(1'b0));
  FDRE \in_data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [13]),
        .Q(data[13]),
        .R(1'b0));
  FDRE \in_data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [14]),
        .Q(data[14]),
        .R(1'b0));
  FDRE \in_data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [15]),
        .Q(data[15]),
        .R(1'b0));
  FDRE \in_data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [16]),
        .Q(data[16]),
        .R(1'b0));
  FDRE \in_data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [17]),
        .Q(data[17]),
        .R(1'b0));
  FDRE \in_data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [18]),
        .Q(data[18]),
        .R(1'b0));
  FDRE \in_data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [19]),
        .Q(data[19]),
        .R(1'b0));
  FDRE \in_data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [1]),
        .Q(data[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [20]),
        .Q(data[20]),
        .R(1'b0));
  FDRE \in_data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [21]),
        .Q(data[21]),
        .R(1'b0));
  FDRE \in_data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [22]),
        .Q(data[22]),
        .R(1'b0));
  FDRE \in_data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [23]),
        .Q(data[23]),
        .R(1'b0));
  FDRE \in_data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [24]),
        .Q(\in_data_d1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [25]),
        .Q(\in_data_d1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [26]),
        .Q(\in_data_d1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [27]),
        .Q(\in_data_d1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [28]),
        .Q(\in_data_d1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [29]),
        .Q(\in_data_d1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [2]),
        .Q(data[2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [30]),
        .Q(\in_data_d1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [31]),
        .Q(\in_data_d1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [3]),
        .Q(data[3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [4]),
        .Q(data[4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [5]),
        .Q(data[5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [6]),
        .Q(data[6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [7]),
        .Q(data[7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [8]),
        .Q(data[8]),
        .R(1'b0));
  FDRE \in_data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [9]),
        .Q(data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \in_dly[0]_i_1 
       (.I0(charisk[0]),
        .I1(charisk[1]),
        .I2(Q[1]),
        .I3(\in_dly_reg[0] ),
        .I4(\in_dly_reg[0]_0 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[10]_i_1 
       (.I0(data[22]),
        .I1(\in_data_d1_reg[31]_0 [6]),
        .I2(data[6]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[14]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[11]_i_1 
       (.I0(data[23]),
        .I1(\in_data_d1_reg[31]_0 [7]),
        .I2(data[7]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[15]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[12]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [0]),
        .I1(\in_data_d1_reg[31]_1 [0]),
        .I2(data[8]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[16]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[13]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [1]),
        .I1(\in_data_d1_reg[31]_1 [1]),
        .I2(data[9]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[17]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[14]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [2]),
        .I1(\in_data_d1_reg[31]_1 [2]),
        .I2(data[10]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[18]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[15]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [3]),
        .I1(\in_data_d1_reg[31]_1 [3]),
        .I2(data[11]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[19]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[16]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [4]),
        .I1(\in_data_d1_reg[31]_1 [4]),
        .I2(data[12]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[20]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[17]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [5]),
        .I1(\in_data_d1_reg[31]_1 [5]),
        .I2(data[13]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[21]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[18]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [6]),
        .I1(\in_data_d1_reg[31]_1 [6]),
        .I2(data[14]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[22]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[19]_i_1 
       (.I0(\in_data_d1_reg[31]_0 [7]),
        .I1(\in_data_d1_reg[31]_1 [7]),
        .I2(data[15]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[23]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_dly[1]_i_1 
       (.I0(\in_dly_reg[1] ),
        .I1(\in_dly_reg[0] ),
        .I2(Q[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(charisk[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[20]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [0]),
        .I1(\in_data_d1_reg[31]_1 [8]),
        .I2(data[16]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [0]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[21]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [1]),
        .I1(\in_data_d1_reg[31]_1 [9]),
        .I2(data[17]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [1]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[22]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [2]),
        .I1(\in_data_d1_reg[31]_1 [10]),
        .I2(data[18]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [2]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[23]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [3]),
        .I1(\in_data_d1_reg[31]_1 [11]),
        .I2(data[19]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [3]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[24]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [4]),
        .I1(\in_data_d1_reg[31]_1 [12]),
        .I2(data[20]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [4]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[25]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [5]),
        .I1(\in_data_d1_reg[31]_1 [13]),
        .I2(data[21]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [5]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[26]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [6]),
        .I1(\in_data_d1_reg[31]_1 [14]),
        .I2(data[22]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [6]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[27]_i_1 
       (.I0(\in_data_d1_reg[31]_1 [7]),
        .I1(\in_data_d1_reg[31]_1 [15]),
        .I2(data[23]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [7]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[4]_i_1 
       (.I0(data[16]),
        .I1(\in_data_d1_reg[31]_0 [0]),
        .I2(data[0]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[5]_i_1 
       (.I0(data[17]),
        .I1(\in_data_d1_reg[31]_0 [1]),
        .I2(data[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[9]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[6]_i_1 
       (.I0(data[18]),
        .I1(\in_data_d1_reg[31]_0 [2]),
        .I2(data[2]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[10]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[7]_i_1 
       (.I0(data[19]),
        .I1(\in_data_d1_reg[31]_0 [3]),
        .I2(data[3]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[11]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[8]_i_1 
       (.I0(data[20]),
        .I1(\in_data_d1_reg[31]_0 [4]),
        .I2(data[4]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[12]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[9]_i_1 
       (.I0(data[21]),
        .I1(\in_data_d1_reg[31]_0 [5]),
        .I2(data[5]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[13]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "align_mux" *) 
module system_rx_0_align_mux_5
   (D,
    Q,
    \in_data_d1_reg[31]_0 ,
    \in_dly_reg[1] ,
    \in_dly_reg[0] ,
    \in_dly_reg[0]_0 ,
    \in_data_d1_reg[31]_1 ,
    \in_charisk_d1_reg[3]_0 ,
    clk);
  output [25:0]D;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31]_0 ;
  input \in_dly_reg[1] ;
  input \in_dly_reg[0] ;
  input \in_dly_reg[0]_0 ;
  input [31:0]\in_data_d1_reg[31]_1 ;
  input [3:0]\in_charisk_d1_reg[3]_0 ;
  input clk;

  wire [25:0]D;
  wire [1:0]Q;
  wire [1:0]charisk;
  wire clk;
  wire [23:0]data;
  wire [3:0]\in_charisk_d1_reg[3]_0 ;
  wire [7:0]\in_data_d1_reg[31]_0 ;
  wire [31:0]\in_data_d1_reg[31]_1 ;
  wire \in_dly_reg[0] ;
  wire \in_dly_reg[0]_0 ;
  wire \in_dly_reg[1] ;

  FDRE \in_charisk_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [0]),
        .Q(charisk[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [1]),
        .Q(charisk[1]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \in_charisk_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_charisk_d1_reg[3]_0 [3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [0]),
        .Q(data[0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [10]),
        .Q(data[10]),
        .R(1'b0));
  FDRE \in_data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [11]),
        .Q(data[11]),
        .R(1'b0));
  FDRE \in_data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [12]),
        .Q(data[12]),
        .R(1'b0));
  FDRE \in_data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [13]),
        .Q(data[13]),
        .R(1'b0));
  FDRE \in_data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [14]),
        .Q(data[14]),
        .R(1'b0));
  FDRE \in_data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [15]),
        .Q(data[15]),
        .R(1'b0));
  FDRE \in_data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [16]),
        .Q(data[16]),
        .R(1'b0));
  FDRE \in_data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [17]),
        .Q(data[17]),
        .R(1'b0));
  FDRE \in_data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [18]),
        .Q(data[18]),
        .R(1'b0));
  FDRE \in_data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [19]),
        .Q(data[19]),
        .R(1'b0));
  FDRE \in_data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [1]),
        .Q(data[1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [20]),
        .Q(data[20]),
        .R(1'b0));
  FDRE \in_data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [21]),
        .Q(data[21]),
        .R(1'b0));
  FDRE \in_data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [22]),
        .Q(data[22]),
        .R(1'b0));
  FDRE \in_data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [23]),
        .Q(data[23]),
        .R(1'b0));
  FDRE \in_data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [24]),
        .Q(\in_data_d1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \in_data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [25]),
        .Q(\in_data_d1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \in_data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [26]),
        .Q(\in_data_d1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [27]),
        .Q(\in_data_d1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [28]),
        .Q(\in_data_d1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [29]),
        .Q(\in_data_d1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [2]),
        .Q(data[2]),
        .R(1'b0));
  FDRE \in_data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [30]),
        .Q(\in_data_d1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [31]),
        .Q(\in_data_d1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [3]),
        .Q(data[3]),
        .R(1'b0));
  FDRE \in_data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [4]),
        .Q(data[4]),
        .R(1'b0));
  FDRE \in_data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [5]),
        .Q(data[5]),
        .R(1'b0));
  FDRE \in_data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [6]),
        .Q(data[6]),
        .R(1'b0));
  FDRE \in_data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [7]),
        .Q(data[7]),
        .R(1'b0));
  FDRE \in_data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [8]),
        .Q(data[8]),
        .R(1'b0));
  FDRE \in_data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_data_d1_reg[31]_1 [9]),
        .Q(data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \in_dly[0]_i_1__1 
       (.I0(charisk[0]),
        .I1(charisk[1]),
        .I2(Q[1]),
        .I3(\in_dly_reg[0] ),
        .I4(\in_dly_reg[0]_0 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[10]_i_1__1 
       (.I0(data[22]),
        .I1(\in_data_d1_reg[31]_0 [6]),
        .I2(data[6]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[14]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[11]_i_1__1 
       (.I0(data[23]),
        .I1(\in_data_d1_reg[31]_0 [7]),
        .I2(data[7]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[15]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[12]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [0]),
        .I1(\in_data_d1_reg[31]_1 [0]),
        .I2(data[8]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[16]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[13]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [1]),
        .I1(\in_data_d1_reg[31]_1 [1]),
        .I2(data[9]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[17]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[14]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [2]),
        .I1(\in_data_d1_reg[31]_1 [2]),
        .I2(data[10]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[18]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[15]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [3]),
        .I1(\in_data_d1_reg[31]_1 [3]),
        .I2(data[11]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[19]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[16]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [4]),
        .I1(\in_data_d1_reg[31]_1 [4]),
        .I2(data[12]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[20]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[17]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [5]),
        .I1(\in_data_d1_reg[31]_1 [5]),
        .I2(data[13]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[21]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[18]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [6]),
        .I1(\in_data_d1_reg[31]_1 [6]),
        .I2(data[14]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[22]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[19]_i_1__1 
       (.I0(\in_data_d1_reg[31]_0 [7]),
        .I1(\in_data_d1_reg[31]_1 [7]),
        .I2(data[15]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[23]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \in_dly[1]_i_1__1 
       (.I0(\in_dly_reg[1] ),
        .I1(\in_dly_reg[0] ),
        .I2(Q[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(charisk[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[20]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [0]),
        .I1(\in_data_d1_reg[31]_1 [8]),
        .I2(data[16]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [0]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[21]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [1]),
        .I1(\in_data_d1_reg[31]_1 [9]),
        .I2(data[17]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [1]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[22]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [2]),
        .I1(\in_data_d1_reg[31]_1 [10]),
        .I2(data[18]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [2]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[23]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [3]),
        .I1(\in_data_d1_reg[31]_1 [11]),
        .I2(data[19]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [3]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[24]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [4]),
        .I1(\in_data_d1_reg[31]_1 [12]),
        .I2(data[20]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [4]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[25]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [5]),
        .I1(\in_data_d1_reg[31]_1 [13]),
        .I2(data[21]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [5]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[26]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [6]),
        .I1(\in_data_d1_reg[31]_1 [14]),
        .I2(data[22]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [6]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[27]_i_1__1 
       (.I0(\in_data_d1_reg[31]_1 [7]),
        .I1(\in_data_d1_reg[31]_1 [15]),
        .I2(data[23]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(\in_data_d1_reg[31]_0 [7]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[4]_i_1__1 
       (.I0(data[16]),
        .I1(\in_data_d1_reg[31]_0 [0]),
        .I2(data[0]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[5]_i_1__1 
       (.I0(data[17]),
        .I1(\in_data_d1_reg[31]_0 [1]),
        .I2(data[1]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[9]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[6]_i_1__1 
       (.I0(data[18]),
        .I1(\in_data_d1_reg[31]_0 [2]),
        .I2(data[2]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[10]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[7]_i_1__1 
       (.I0(data[19]),
        .I1(\in_data_d1_reg[31]_0 [3]),
        .I2(data[3]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[11]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[8]_i_1__1 
       (.I0(data[20]),
        .I1(\in_data_d1_reg[31]_0 [4]),
        .I2(data[4]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[12]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[9]_i_1__1 
       (.I0(data[21]),
        .I1(\in_data_d1_reg[31]_0 [5]),
        .I2(data[5]),
        .I3(\in_dly_reg[0]_0 ),
        .I4(\in_dly_reg[0] ),
        .I5(data[13]),
        .O(D[7]));
endmodule

module system_rx_0_elastic_buffer
   (Q,
    E,
    \mem_rd_data_reg[31]_0 ,
    clk,
    swizzle_out,
    \mem_rd_data_reg[30]_0 ,
    \mem_rd_data_reg[27]_0 ,
    \mem_rd_data_reg[27]_1 ,
    \mem_rd_data_reg[30]_1 ,
    \rd_addr_reg[7]_0 ,
    device_clk,
    SR);
  output [1:0]Q;
  output [0:0]E;
  output [31:0]\mem_rd_data_reg[31]_0 ;
  input clk;
  input [31:0]swizzle_out;
  input \mem_rd_data_reg[30]_0 ;
  input \mem_rd_data_reg[27]_0 ;
  input \mem_rd_data_reg[27]_1 ;
  input \mem_rd_data_reg[30]_1 ;
  input [0:0]\rd_addr_reg[7]_0 ;
  input device_clk;
  input [0:0]SR;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire clk;
  wire device_clk;
  wire [31:0]mem_rd_data0;
  wire \mem_rd_data_reg[27]_0 ;
  wire \mem_rd_data_reg[27]_1 ;
  wire \mem_rd_data_reg[30]_0 ;
  wire \mem_rd_data_reg[30]_1 ;
  wire [31:0]\mem_rd_data_reg[31]_0 ;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_17_n_0;
  wire mem_reg_0_63_15_17_n_1;
  wire mem_reg_0_63_15_17_n_2;
  wire mem_reg_0_63_18_20_n_0;
  wire mem_reg_0_63_18_20_n_1;
  wire mem_reg_0_63_18_20_n_2;
  wire mem_reg_0_63_21_23_n_0;
  wire mem_reg_0_63_21_23_n_1;
  wire mem_reg_0_63_21_23_n_2;
  wire mem_reg_0_63_24_26_n_0;
  wire mem_reg_0_63_24_26_n_1;
  wire mem_reg_0_63_24_26_n_2;
  wire mem_reg_0_63_27_29_n_0;
  wire mem_reg_0_63_27_29_n_1;
  wire mem_reg_0_63_27_29_n_2;
  wire mem_reg_0_63_30_31_n_0;
  wire mem_reg_0_63_30_31_n_1;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_17_n_0;
  wire mem_reg_128_191_15_17_n_1;
  wire mem_reg_128_191_15_17_n_2;
  wire mem_reg_128_191_18_20_n_0;
  wire mem_reg_128_191_18_20_n_1;
  wire mem_reg_128_191_18_20_n_2;
  wire mem_reg_128_191_21_23_n_0;
  wire mem_reg_128_191_21_23_n_1;
  wire mem_reg_128_191_21_23_n_2;
  wire mem_reg_128_191_24_26_n_0;
  wire mem_reg_128_191_24_26_n_1;
  wire mem_reg_128_191_24_26_n_2;
  wire mem_reg_128_191_27_29_n_0;
  wire mem_reg_128_191_27_29_n_1;
  wire mem_reg_128_191_27_29_n_2;
  wire mem_reg_128_191_30_31_n_0;
  wire mem_reg_128_191_30_31_n_1;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_17_n_0;
  wire mem_reg_192_255_15_17_n_1;
  wire mem_reg_192_255_15_17_n_2;
  wire mem_reg_192_255_18_20_n_0;
  wire mem_reg_192_255_18_20_n_1;
  wire mem_reg_192_255_18_20_n_2;
  wire mem_reg_192_255_21_23_n_0;
  wire mem_reg_192_255_21_23_n_1;
  wire mem_reg_192_255_21_23_n_2;
  wire mem_reg_192_255_24_26_n_0;
  wire mem_reg_192_255_24_26_n_1;
  wire mem_reg_192_255_24_26_n_2;
  wire mem_reg_192_255_27_29_n_0;
  wire mem_reg_192_255_27_29_n_1;
  wire mem_reg_192_255_27_29_n_2;
  wire mem_reg_192_255_30_31_n_0;
  wire mem_reg_192_255_30_31_n_1;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_17_n_0;
  wire mem_reg_64_127_15_17_n_1;
  wire mem_reg_64_127_15_17_n_2;
  wire mem_reg_64_127_18_20_n_0;
  wire mem_reg_64_127_18_20_n_1;
  wire mem_reg_64_127_18_20_n_2;
  wire mem_reg_64_127_21_23_n_0;
  wire mem_reg_64_127_21_23_n_1;
  wire mem_reg_64_127_21_23_n_2;
  wire mem_reg_64_127_24_26_n_0;
  wire mem_reg_64_127_24_26_n_1;
  wire mem_reg_64_127_24_26_n_2;
  wire mem_reg_64_127_27_29_n_0;
  wire mem_reg_64_127_27_29_n_1;
  wire mem_reg_64_127_27_29_n_2;
  wire mem_reg_64_127_30_31_n_0;
  wire mem_reg_64_127_30_31_n_1;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire \rd_addr[7]_i_2__2_n_0 ;
  wire [7:0]rd_addr_reg;
  wire [0:0]\rd_addr_reg[7]_0 ;
  wire [31:0]swizzle_out;
  wire \wr_addr[7]_i_2__2_n_0 ;
  wire [5:0]wr_addr_reg;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    buffer_release_d1_i_1
       (.I0(\rd_addr_reg[7]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[0]_i_1__2 
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(mem_rd_data0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[10]_i_1__2 
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(mem_rd_data0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[11]_i_1__2 
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(mem_rd_data0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[12]_i_1__2 
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(mem_rd_data0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[13]_i_1__2 
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(mem_rd_data0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[14]_i_1__2 
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(mem_rd_data0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[15]_i_1__2 
       (.I0(mem_reg_192_255_15_17_n_0),
        .I1(mem_reg_128_191_15_17_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_0),
        .O(mem_rd_data0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[16]_i_1__2 
       (.I0(mem_reg_192_255_15_17_n_1),
        .I1(mem_reg_128_191_15_17_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_1),
        .O(mem_rd_data0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[17]_i_1__2 
       (.I0(mem_reg_192_255_15_17_n_2),
        .I1(mem_reg_128_191_15_17_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_2),
        .O(mem_rd_data0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[18]_i_1__2 
       (.I0(mem_reg_192_255_18_20_n_0),
        .I1(mem_reg_128_191_18_20_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_0),
        .O(mem_rd_data0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[19]_i_1__2 
       (.I0(mem_reg_192_255_18_20_n_1),
        .I1(mem_reg_128_191_18_20_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_1),
        .O(mem_rd_data0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[1]_i_1__2 
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(mem_rd_data0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[20]_i_1__2 
       (.I0(mem_reg_192_255_18_20_n_2),
        .I1(mem_reg_128_191_18_20_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_2),
        .O(mem_rd_data0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[21]_i_1__2 
       (.I0(mem_reg_192_255_21_23_n_0),
        .I1(mem_reg_128_191_21_23_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_0),
        .O(mem_rd_data0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[22]_i_1__2 
       (.I0(mem_reg_192_255_21_23_n_1),
        .I1(mem_reg_128_191_21_23_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_1),
        .O(mem_rd_data0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[23]_i_1__2 
       (.I0(mem_reg_192_255_21_23_n_2),
        .I1(mem_reg_128_191_21_23_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_2),
        .O(mem_rd_data0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[24]_i_1__2 
       (.I0(mem_reg_192_255_24_26_n_0),
        .I1(mem_reg_128_191_24_26_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_0),
        .O(mem_rd_data0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[25]_i_1__2 
       (.I0(mem_reg_192_255_24_26_n_1),
        .I1(mem_reg_128_191_24_26_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_1),
        .O(mem_rd_data0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[26]_i_1__2 
       (.I0(mem_reg_192_255_24_26_n_2),
        .I1(mem_reg_128_191_24_26_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_2),
        .O(mem_rd_data0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[27]_i_1__2 
       (.I0(mem_reg_192_255_27_29_n_0),
        .I1(mem_reg_128_191_27_29_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_0),
        .O(mem_rd_data0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[28]_i_1__2 
       (.I0(mem_reg_192_255_27_29_n_1),
        .I1(mem_reg_128_191_27_29_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_1),
        .O(mem_rd_data0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[29]_i_1__2 
       (.I0(mem_reg_192_255_27_29_n_2),
        .I1(mem_reg_128_191_27_29_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_2),
        .O(mem_rd_data0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[2]_i_1__2 
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(mem_rd_data0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[30]_i_1__2 
       (.I0(mem_reg_192_255_30_31_n_0),
        .I1(mem_reg_128_191_30_31_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_0),
        .O(mem_rd_data0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[31]_i_1__2 
       (.I0(mem_reg_192_255_30_31_n_1),
        .I1(mem_reg_128_191_30_31_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_1),
        .O(mem_rd_data0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[3]_i_1__2 
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(mem_rd_data0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[4]_i_1__2 
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(mem_rd_data0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[5]_i_1__2 
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(mem_rd_data0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[6]_i_1__2 
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(mem_rd_data0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[7]_i_1__2 
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(mem_rd_data0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[8]_i_1__2 
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(mem_rd_data0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[9]_i_1__2 
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(mem_rd_data0[9]));
  FDRE \mem_rd_data_reg[0] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[0]),
        .Q(\mem_rd_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[10] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[10]),
        .Q(\mem_rd_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[11] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[11]),
        .Q(\mem_rd_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[12] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[12]),
        .Q(\mem_rd_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[13] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[13]),
        .Q(\mem_rd_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[14] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[14]),
        .Q(\mem_rd_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[15] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[15]),
        .Q(\mem_rd_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[16] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[16]),
        .Q(\mem_rd_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[17] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[17]),
        .Q(\mem_rd_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[18] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[18]),
        .Q(\mem_rd_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[19] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[19]),
        .Q(\mem_rd_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[1] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[1]),
        .Q(\mem_rd_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[20] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[20]),
        .Q(\mem_rd_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[21] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[21]),
        .Q(\mem_rd_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[22] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[22]),
        .Q(\mem_rd_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[23] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[23]),
        .Q(\mem_rd_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[24] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[24]),
        .Q(\mem_rd_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[25] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[25]),
        .Q(\mem_rd_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[26] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[26]),
        .Q(\mem_rd_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[27] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[27]),
        .Q(\mem_rd_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[28] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[28]),
        .Q(\mem_rd_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[29] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[29]),
        .Q(\mem_rd_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[2] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[2]),
        .Q(\mem_rd_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[30] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[30]),
        .Q(\mem_rd_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[31] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[31]),
        .Q(\mem_rd_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[3] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[3]),
        .Q(\mem_rd_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[4] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[4]),
        .Q(\mem_rd_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[5] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[5]),
        .Q(\mem_rd_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[6] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[6]),
        .Q(\mem_rd_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[7] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[7]),
        .Q(\mem_rd_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[8] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[8]),
        .Q(\mem_rd_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[9] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[9]),
        .Q(\mem_rd_data_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_0_63_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_0_63_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_15_17_n_0),
        .DOB(mem_reg_0_63_15_17_n_1),
        .DOC(mem_reg_0_63_15_17_n_2),
        .DOD(NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_0_63_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_18_20_n_0),
        .DOB(mem_reg_0_63_18_20_n_1),
        .DOC(mem_reg_0_63_18_20_n_2),
        .DOD(NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_0_63_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_21_23_n_0),
        .DOB(mem_reg_0_63_21_23_n_1),
        .DOC(mem_reg_0_63_21_23_n_2),
        .DOD(NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_0_63_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_24_26_n_0),
        .DOB(mem_reg_0_63_24_26_n_1),
        .DOC(mem_reg_0_63_24_26_n_2),
        .DOD(NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_0_63_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_27_29_n_0),
        .DOB(mem_reg_0_63_27_29_n_1),
        .DOC(mem_reg_0_63_27_29_n_2),
        .DOD(NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_0_63_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_0_63_30_31_n_0),
        .DOB(mem_reg_0_63_30_31_n_1),
        .DOC(NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_0_63_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_128_191_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_128_191_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_128_191_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_15_17_n_0),
        .DOB(mem_reg_128_191_15_17_n_1),
        .DOC(mem_reg_128_191_15_17_n_2),
        .DOD(NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_128_191_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_18_20_n_0),
        .DOB(mem_reg_128_191_18_20_n_1),
        .DOC(mem_reg_128_191_18_20_n_2),
        .DOD(NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_128_191_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_21_23_n_0),
        .DOB(mem_reg_128_191_21_23_n_1),
        .DOC(mem_reg_128_191_21_23_n_2),
        .DOD(NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_128_191_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_24_26_n_0),
        .DOB(mem_reg_128_191_24_26_n_1),
        .DOC(mem_reg_128_191_24_26_n_2),
        .DOD(NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_128_191_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_27_29_n_0),
        .DOB(mem_reg_128_191_27_29_n_1),
        .DOC(mem_reg_128_191_27_29_n_2),
        .DOD(NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_128_191_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_128_191_30_31_n_0),
        .DOB(mem_reg_128_191_30_31_n_1),
        .DOC(NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_128_191_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_128_191_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_128_191_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_128_191_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_192_255_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_192_255_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_192_255_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_15_17_n_0),
        .DOB(mem_reg_192_255_15_17_n_1),
        .DOC(mem_reg_192_255_15_17_n_2),
        .DOD(NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_192_255_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_18_20_n_0),
        .DOB(mem_reg_192_255_18_20_n_1),
        .DOC(mem_reg_192_255_18_20_n_2),
        .DOD(NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_192_255_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_21_23_n_0),
        .DOB(mem_reg_192_255_21_23_n_1),
        .DOC(mem_reg_192_255_21_23_n_2),
        .DOD(NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_192_255_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_24_26_n_0),
        .DOB(mem_reg_192_255_24_26_n_1),
        .DOC(mem_reg_192_255_24_26_n_2),
        .DOD(NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_192_255_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_27_29_n_0),
        .DOB(mem_reg_192_255_27_29_n_1),
        .DOC(mem_reg_192_255_27_29_n_2),
        .DOD(NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_192_255_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_192_255_30_31_n_0),
        .DOB(mem_reg_192_255_30_31_n_1),
        .DOC(NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_192_255_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_192_255_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_192_255_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_192_255_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_64_127_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_64_127_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_64_127_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_15_17_n_0),
        .DOB(mem_reg_64_127_15_17_n_1),
        .DOC(mem_reg_64_127_15_17_n_2),
        .DOD(NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_64_127_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_18_20_n_0),
        .DOB(mem_reg_64_127_18_20_n_1),
        .DOC(mem_reg_64_127_18_20_n_2),
        .DOD(NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_64_127_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_21_23_n_0),
        .DOB(mem_reg_64_127_21_23_n_1),
        .DOC(mem_reg_64_127_21_23_n_2),
        .DOD(NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_64_127_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_24_26_n_0),
        .DOB(mem_reg_64_127_24_26_n_1),
        .DOC(mem_reg_64_127_24_26_n_2),
        .DOD(NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_64_127_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_27_29_n_0),
        .DOB(mem_reg_64_127_27_29_n_1),
        .DOC(mem_reg_64_127_27_29_n_2),
        .DOD(NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_64_127_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_64_127_30_31_n_0),
        .DOB(mem_reg_64_127_30_31_n_1),
        .DOC(NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_64_127_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_64_127_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg_64_127_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_64_127_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__2 
       (.I0(rd_addr_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__2 
       (.I0(rd_addr_reg[0]),
        .I1(rd_addr_reg[1]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[2]_i_1__2 
       (.I0(rd_addr_reg[2]),
        .I1(rd_addr_reg[1]),
        .I2(rd_addr_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_addr[3]_i_1__2 
       (.I0(rd_addr_reg[3]),
        .I1(rd_addr_reg[0]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_addr[4]_i_1__2 
       (.I0(rd_addr_reg[4]),
        .I1(rd_addr_reg[2]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[0]),
        .I4(rd_addr_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_addr[5]_i_1__2 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(p_0_in__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__2 
       (.I0(rd_addr_reg[6]),
        .I1(\rd_addr[7]_i_2__2_n_0 ),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[7]_i_1__2 
       (.I0(rd_addr_reg[7]),
        .I1(\rd_addr[7]_i_2__2_n_0 ),
        .I2(rd_addr_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_2__2 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(\rd_addr[7]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr_reg[0]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr_reg[1]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr_reg[2]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr_reg[3]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr_reg[4]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr_reg[5]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr_reg[6]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr_reg[7]),
        .R(\rd_addr_reg[7]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__2 
       (.I0(wr_addr_reg[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__2 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__2 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__2 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__2 
       (.I0(wr_addr_reg[3]),
        .I1(wr_addr_reg[0]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[2]),
        .I4(wr_addr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__2 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .I4(wr_addr_reg[4]),
        .I5(wr_addr_reg[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_addr[6]_i_1__2 
       (.I0(\wr_addr[7]_i_2__2_n_0 ),
        .I1(Q[0]),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_addr[7]_i_1__2 
       (.I0(Q[0]),
        .I1(\wr_addr[7]_i_2__2_n_0 ),
        .I2(Q[1]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_addr[7]_i_2__2 
       (.I0(wr_addr_reg[5]),
        .I1(wr_addr_reg[2]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[0]),
        .I4(wr_addr_reg[3]),
        .I5(wr_addr_reg[4]),
        .O(\wr_addr[7]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(wr_addr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(wr_addr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(wr_addr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(wr_addr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(wr_addr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(wr_addr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "elastic_buffer" *) 
module system_rx_0_elastic_buffer_16
   (Q,
    \mem_rd_data_reg[31]_0 ,
    clk,
    swizzle_out,
    \mem_rd_data_reg[30]_0 ,
    \mem_rd_data_reg[27]_0 ,
    \mem_rd_data_reg[27]_1 ,
    \mem_rd_data_reg[30]_1 ,
    E,
    device_clk,
    SR,
    \rd_addr_reg[0]_0 );
  output [1:0]Q;
  output [31:0]\mem_rd_data_reg[31]_0 ;
  input clk;
  input [31:0]swizzle_out;
  input \mem_rd_data_reg[30]_0 ;
  input \mem_rd_data_reg[27]_0 ;
  input \mem_rd_data_reg[27]_1 ;
  input \mem_rd_data_reg[30]_1 ;
  input [0:0]E;
  input device_clk;
  input [0:0]SR;
  input [0:0]\rd_addr_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire clk;
  wire device_clk;
  wire [31:0]mem_rd_data0;
  wire \mem_rd_data_reg[27]_0 ;
  wire \mem_rd_data_reg[27]_1 ;
  wire \mem_rd_data_reg[30]_0 ;
  wire \mem_rd_data_reg[30]_1 ;
  wire [31:0]\mem_rd_data_reg[31]_0 ;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_17_n_0;
  wire mem_reg_0_63_15_17_n_1;
  wire mem_reg_0_63_15_17_n_2;
  wire mem_reg_0_63_18_20_n_0;
  wire mem_reg_0_63_18_20_n_1;
  wire mem_reg_0_63_18_20_n_2;
  wire mem_reg_0_63_21_23_n_0;
  wire mem_reg_0_63_21_23_n_1;
  wire mem_reg_0_63_21_23_n_2;
  wire mem_reg_0_63_24_26_n_0;
  wire mem_reg_0_63_24_26_n_1;
  wire mem_reg_0_63_24_26_n_2;
  wire mem_reg_0_63_27_29_n_0;
  wire mem_reg_0_63_27_29_n_1;
  wire mem_reg_0_63_27_29_n_2;
  wire mem_reg_0_63_30_31_n_0;
  wire mem_reg_0_63_30_31_n_1;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_17_n_0;
  wire mem_reg_128_191_15_17_n_1;
  wire mem_reg_128_191_15_17_n_2;
  wire mem_reg_128_191_18_20_n_0;
  wire mem_reg_128_191_18_20_n_1;
  wire mem_reg_128_191_18_20_n_2;
  wire mem_reg_128_191_21_23_n_0;
  wire mem_reg_128_191_21_23_n_1;
  wire mem_reg_128_191_21_23_n_2;
  wire mem_reg_128_191_24_26_n_0;
  wire mem_reg_128_191_24_26_n_1;
  wire mem_reg_128_191_24_26_n_2;
  wire mem_reg_128_191_27_29_n_0;
  wire mem_reg_128_191_27_29_n_1;
  wire mem_reg_128_191_27_29_n_2;
  wire mem_reg_128_191_30_31_n_0;
  wire mem_reg_128_191_30_31_n_1;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_17_n_0;
  wire mem_reg_192_255_15_17_n_1;
  wire mem_reg_192_255_15_17_n_2;
  wire mem_reg_192_255_18_20_n_0;
  wire mem_reg_192_255_18_20_n_1;
  wire mem_reg_192_255_18_20_n_2;
  wire mem_reg_192_255_21_23_n_0;
  wire mem_reg_192_255_21_23_n_1;
  wire mem_reg_192_255_21_23_n_2;
  wire mem_reg_192_255_24_26_n_0;
  wire mem_reg_192_255_24_26_n_1;
  wire mem_reg_192_255_24_26_n_2;
  wire mem_reg_192_255_27_29_n_0;
  wire mem_reg_192_255_27_29_n_1;
  wire mem_reg_192_255_27_29_n_2;
  wire mem_reg_192_255_30_31_n_0;
  wire mem_reg_192_255_30_31_n_1;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_17_n_0;
  wire mem_reg_64_127_15_17_n_1;
  wire mem_reg_64_127_15_17_n_2;
  wire mem_reg_64_127_18_20_n_0;
  wire mem_reg_64_127_18_20_n_1;
  wire mem_reg_64_127_18_20_n_2;
  wire mem_reg_64_127_21_23_n_0;
  wire mem_reg_64_127_21_23_n_1;
  wire mem_reg_64_127_21_23_n_2;
  wire mem_reg_64_127_24_26_n_0;
  wire mem_reg_64_127_24_26_n_1;
  wire mem_reg_64_127_24_26_n_2;
  wire mem_reg_64_127_27_29_n_0;
  wire mem_reg_64_127_27_29_n_1;
  wire mem_reg_64_127_27_29_n_2;
  wire mem_reg_64_127_30_31_n_0;
  wire mem_reg_64_127_30_31_n_1;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire \rd_addr[7]_i_2__0_n_0 ;
  wire [7:0]rd_addr_reg;
  wire [0:0]\rd_addr_reg[0]_0 ;
  wire [31:0]swizzle_out;
  wire \wr_addr[7]_i_2__0_n_0 ;
  wire [5:0]wr_addr_reg;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[0]_i_1__0 
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(mem_rd_data0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[10]_i_1__0 
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(mem_rd_data0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[11]_i_1__0 
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(mem_rd_data0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[12]_i_1__0 
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(mem_rd_data0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[13]_i_1__0 
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(mem_rd_data0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[14]_i_1__0 
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(mem_rd_data0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[15]_i_1__0 
       (.I0(mem_reg_192_255_15_17_n_0),
        .I1(mem_reg_128_191_15_17_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_0),
        .O(mem_rd_data0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[16]_i_1__0 
       (.I0(mem_reg_192_255_15_17_n_1),
        .I1(mem_reg_128_191_15_17_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_1),
        .O(mem_rd_data0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[17]_i_1__0 
       (.I0(mem_reg_192_255_15_17_n_2),
        .I1(mem_reg_128_191_15_17_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_2),
        .O(mem_rd_data0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[18]_i_1__0 
       (.I0(mem_reg_192_255_18_20_n_0),
        .I1(mem_reg_128_191_18_20_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_0),
        .O(mem_rd_data0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[19]_i_1__0 
       (.I0(mem_reg_192_255_18_20_n_1),
        .I1(mem_reg_128_191_18_20_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_1),
        .O(mem_rd_data0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[1]_i_1__0 
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(mem_rd_data0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[20]_i_1__0 
       (.I0(mem_reg_192_255_18_20_n_2),
        .I1(mem_reg_128_191_18_20_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_2),
        .O(mem_rd_data0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[21]_i_1__0 
       (.I0(mem_reg_192_255_21_23_n_0),
        .I1(mem_reg_128_191_21_23_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_0),
        .O(mem_rd_data0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[22]_i_1__0 
       (.I0(mem_reg_192_255_21_23_n_1),
        .I1(mem_reg_128_191_21_23_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_1),
        .O(mem_rd_data0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[23]_i_1__0 
       (.I0(mem_reg_192_255_21_23_n_2),
        .I1(mem_reg_128_191_21_23_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_2),
        .O(mem_rd_data0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[24]_i_1__0 
       (.I0(mem_reg_192_255_24_26_n_0),
        .I1(mem_reg_128_191_24_26_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_0),
        .O(mem_rd_data0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[25]_i_1__0 
       (.I0(mem_reg_192_255_24_26_n_1),
        .I1(mem_reg_128_191_24_26_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_1),
        .O(mem_rd_data0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[26]_i_1__0 
       (.I0(mem_reg_192_255_24_26_n_2),
        .I1(mem_reg_128_191_24_26_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_2),
        .O(mem_rd_data0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[27]_i_1__0 
       (.I0(mem_reg_192_255_27_29_n_0),
        .I1(mem_reg_128_191_27_29_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_0),
        .O(mem_rd_data0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[28]_i_1__0 
       (.I0(mem_reg_192_255_27_29_n_1),
        .I1(mem_reg_128_191_27_29_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_1),
        .O(mem_rd_data0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[29]_i_1__0 
       (.I0(mem_reg_192_255_27_29_n_2),
        .I1(mem_reg_128_191_27_29_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_2),
        .O(mem_rd_data0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[2]_i_1__0 
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(mem_rd_data0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[30]_i_1__0 
       (.I0(mem_reg_192_255_30_31_n_0),
        .I1(mem_reg_128_191_30_31_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_0),
        .O(mem_rd_data0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[31]_i_1__0 
       (.I0(mem_reg_192_255_30_31_n_1),
        .I1(mem_reg_128_191_30_31_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_1),
        .O(mem_rd_data0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[3]_i_1__0 
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(mem_rd_data0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[4]_i_1__0 
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(mem_rd_data0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[5]_i_1__0 
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(mem_rd_data0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[6]_i_1__0 
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(mem_rd_data0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[7]_i_1__0 
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(mem_rd_data0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[8]_i_1__0 
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(mem_rd_data0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[9]_i_1__0 
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(mem_rd_data0[9]));
  FDRE \mem_rd_data_reg[0] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[0]),
        .Q(\mem_rd_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[10] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[10]),
        .Q(\mem_rd_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[11] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[11]),
        .Q(\mem_rd_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[12] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[12]),
        .Q(\mem_rd_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[13] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[13]),
        .Q(\mem_rd_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[14] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[14]),
        .Q(\mem_rd_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[15] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[15]),
        .Q(\mem_rd_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[16] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[16]),
        .Q(\mem_rd_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[17] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[17]),
        .Q(\mem_rd_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[18] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[18]),
        .Q(\mem_rd_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[19] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[19]),
        .Q(\mem_rd_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[1] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[1]),
        .Q(\mem_rd_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[20] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[20]),
        .Q(\mem_rd_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[21] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[21]),
        .Q(\mem_rd_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[22] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[22]),
        .Q(\mem_rd_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[23] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[23]),
        .Q(\mem_rd_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[24] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[24]),
        .Q(\mem_rd_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[25] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[25]),
        .Q(\mem_rd_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[26] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[26]),
        .Q(\mem_rd_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[27] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[27]),
        .Q(\mem_rd_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[28] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[28]),
        .Q(\mem_rd_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[29] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[29]),
        .Q(\mem_rd_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[2] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[2]),
        .Q(\mem_rd_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[30] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[30]),
        .Q(\mem_rd_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[31] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[31]),
        .Q(\mem_rd_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[3] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[3]),
        .Q(\mem_rd_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[4] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[4]),
        .Q(\mem_rd_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[5] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[5]),
        .Q(\mem_rd_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[6] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[6]),
        .Q(\mem_rd_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[7] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[7]),
        .Q(\mem_rd_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[8] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[8]),
        .Q(\mem_rd_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[9] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[9]),
        .Q(\mem_rd_data_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_0_63_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_0_63_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_15_17_n_0),
        .DOB(mem_reg_0_63_15_17_n_1),
        .DOC(mem_reg_0_63_15_17_n_2),
        .DOD(NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_0_63_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_18_20_n_0),
        .DOB(mem_reg_0_63_18_20_n_1),
        .DOC(mem_reg_0_63_18_20_n_2),
        .DOD(NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_0_63_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_21_23_n_0),
        .DOB(mem_reg_0_63_21_23_n_1),
        .DOC(mem_reg_0_63_21_23_n_2),
        .DOD(NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_0_63_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_24_26_n_0),
        .DOB(mem_reg_0_63_24_26_n_1),
        .DOC(mem_reg_0_63_24_26_n_2),
        .DOD(NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_0_63_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_27_29_n_0),
        .DOB(mem_reg_0_63_27_29_n_1),
        .DOC(mem_reg_0_63_27_29_n_2),
        .DOD(NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_0_63_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_0_63_30_31_n_0),
        .DOB(mem_reg_0_63_30_31_n_1),
        .DOC(NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_0_63_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_128_191_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_128_191_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_128_191_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_15_17_n_0),
        .DOB(mem_reg_128_191_15_17_n_1),
        .DOC(mem_reg_128_191_15_17_n_2),
        .DOD(NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_128_191_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_18_20_n_0),
        .DOB(mem_reg_128_191_18_20_n_1),
        .DOC(mem_reg_128_191_18_20_n_2),
        .DOD(NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_128_191_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_21_23_n_0),
        .DOB(mem_reg_128_191_21_23_n_1),
        .DOC(mem_reg_128_191_21_23_n_2),
        .DOD(NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_128_191_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_24_26_n_0),
        .DOB(mem_reg_128_191_24_26_n_1),
        .DOC(mem_reg_128_191_24_26_n_2),
        .DOD(NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_128_191_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_27_29_n_0),
        .DOB(mem_reg_128_191_27_29_n_1),
        .DOC(mem_reg_128_191_27_29_n_2),
        .DOD(NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_128_191_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_128_191_30_31_n_0),
        .DOB(mem_reg_128_191_30_31_n_1),
        .DOC(NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_128_191_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_128_191_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_128_191_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_128_191_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_192_255_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_192_255_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_192_255_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_15_17_n_0),
        .DOB(mem_reg_192_255_15_17_n_1),
        .DOC(mem_reg_192_255_15_17_n_2),
        .DOD(NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_192_255_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_18_20_n_0),
        .DOB(mem_reg_192_255_18_20_n_1),
        .DOC(mem_reg_192_255_18_20_n_2),
        .DOD(NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_192_255_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_21_23_n_0),
        .DOB(mem_reg_192_255_21_23_n_1),
        .DOC(mem_reg_192_255_21_23_n_2),
        .DOD(NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_192_255_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_24_26_n_0),
        .DOB(mem_reg_192_255_24_26_n_1),
        .DOC(mem_reg_192_255_24_26_n_2),
        .DOD(NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_192_255_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_27_29_n_0),
        .DOB(mem_reg_192_255_27_29_n_1),
        .DOC(mem_reg_192_255_27_29_n_2),
        .DOD(NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_192_255_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_192_255_30_31_n_0),
        .DOB(mem_reg_192_255_30_31_n_1),
        .DOC(NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_192_255_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_192_255_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_192_255_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_192_255_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_64_127_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_64_127_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_64_127_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_15_17_n_0),
        .DOB(mem_reg_64_127_15_17_n_1),
        .DOC(mem_reg_64_127_15_17_n_2),
        .DOD(NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_64_127_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_18_20_n_0),
        .DOB(mem_reg_64_127_18_20_n_1),
        .DOC(mem_reg_64_127_18_20_n_2),
        .DOD(NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_64_127_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_21_23_n_0),
        .DOB(mem_reg_64_127_21_23_n_1),
        .DOC(mem_reg_64_127_21_23_n_2),
        .DOD(NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_64_127_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_24_26_n_0),
        .DOB(mem_reg_64_127_24_26_n_1),
        .DOC(mem_reg_64_127_24_26_n_2),
        .DOD(NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_64_127_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_27_29_n_0),
        .DOB(mem_reg_64_127_27_29_n_1),
        .DOC(mem_reg_64_127_27_29_n_2),
        .DOD(NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_64_127_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_64_127_30_31_n_0),
        .DOB(mem_reg_64_127_30_31_n_1),
        .DOC(NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_64_127_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_64_127_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg_64_127_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_64_127_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__0 
       (.I0(rd_addr_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__0 
       (.I0(rd_addr_reg[0]),
        .I1(rd_addr_reg[1]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[2]_i_1__0 
       (.I0(rd_addr_reg[2]),
        .I1(rd_addr_reg[1]),
        .I2(rd_addr_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_addr[3]_i_1__0 
       (.I0(rd_addr_reg[3]),
        .I1(rd_addr_reg[0]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_addr[4]_i_1__0 
       (.I0(rd_addr_reg[4]),
        .I1(rd_addr_reg[2]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[0]),
        .I4(rd_addr_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_addr[5]_i_1__0 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(p_0_in__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__0 
       (.I0(rd_addr_reg[6]),
        .I1(\rd_addr[7]_i_2__0_n_0 ),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[7]_i_1__0 
       (.I0(rd_addr_reg[7]),
        .I1(\rd_addr[7]_i_2__0_n_0 ),
        .I2(rd_addr_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_2__0 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(\rd_addr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr_reg[0]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr_reg[1]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr_reg[2]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr_reg[3]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr_reg[4]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr_reg[5]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr_reg[6]),
        .R(\rd_addr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr_reg[7]),
        .R(\rd_addr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__0 
       (.I0(wr_addr_reg[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__0 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__0 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__0 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__0 
       (.I0(wr_addr_reg[3]),
        .I1(wr_addr_reg[0]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[2]),
        .I4(wr_addr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__0 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .I4(wr_addr_reg[4]),
        .I5(wr_addr_reg[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_addr[6]_i_1__0 
       (.I0(\wr_addr[7]_i_2__0_n_0 ),
        .I1(Q[0]),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_addr[7]_i_1__0 
       (.I0(Q[0]),
        .I1(\wr_addr[7]_i_2__0_n_0 ),
        .I2(Q[1]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_addr[7]_i_2__0 
       (.I0(wr_addr_reg[5]),
        .I1(wr_addr_reg[2]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[0]),
        .I4(wr_addr_reg[3]),
        .I5(wr_addr_reg[4]),
        .O(\wr_addr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(wr_addr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(wr_addr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(wr_addr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(wr_addr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(wr_addr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(wr_addr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "elastic_buffer" *) 
module system_rx_0_elastic_buffer_24
   (Q,
    \mem_rd_data_reg[31]_0 ,
    clk,
    swizzle_out,
    \mem_rd_data_reg[30]_0 ,
    \mem_rd_data_reg[27]_0 ,
    \mem_rd_data_reg[27]_1 ,
    \mem_rd_data_reg[30]_1 ,
    E,
    device_clk,
    SR,
    \rd_addr_reg[7]_0 );
  output [1:0]Q;
  output [31:0]\mem_rd_data_reg[31]_0 ;
  input clk;
  input [31:0]swizzle_out;
  input \mem_rd_data_reg[30]_0 ;
  input \mem_rd_data_reg[27]_0 ;
  input \mem_rd_data_reg[27]_1 ;
  input \mem_rd_data_reg[30]_1 ;
  input [0:0]E;
  input device_clk;
  input [0:0]SR;
  input [0:0]\rd_addr_reg[7]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire clk;
  wire device_clk;
  wire [31:0]mem_rd_data0;
  wire \mem_rd_data_reg[27]_0 ;
  wire \mem_rd_data_reg[27]_1 ;
  wire \mem_rd_data_reg[30]_0 ;
  wire \mem_rd_data_reg[30]_1 ;
  wire [31:0]\mem_rd_data_reg[31]_0 ;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_17_n_0;
  wire mem_reg_0_63_15_17_n_1;
  wire mem_reg_0_63_15_17_n_2;
  wire mem_reg_0_63_18_20_n_0;
  wire mem_reg_0_63_18_20_n_1;
  wire mem_reg_0_63_18_20_n_2;
  wire mem_reg_0_63_21_23_n_0;
  wire mem_reg_0_63_21_23_n_1;
  wire mem_reg_0_63_21_23_n_2;
  wire mem_reg_0_63_24_26_n_0;
  wire mem_reg_0_63_24_26_n_1;
  wire mem_reg_0_63_24_26_n_2;
  wire mem_reg_0_63_27_29_n_0;
  wire mem_reg_0_63_27_29_n_1;
  wire mem_reg_0_63_27_29_n_2;
  wire mem_reg_0_63_30_31_n_0;
  wire mem_reg_0_63_30_31_n_1;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_17_n_0;
  wire mem_reg_128_191_15_17_n_1;
  wire mem_reg_128_191_15_17_n_2;
  wire mem_reg_128_191_18_20_n_0;
  wire mem_reg_128_191_18_20_n_1;
  wire mem_reg_128_191_18_20_n_2;
  wire mem_reg_128_191_21_23_n_0;
  wire mem_reg_128_191_21_23_n_1;
  wire mem_reg_128_191_21_23_n_2;
  wire mem_reg_128_191_24_26_n_0;
  wire mem_reg_128_191_24_26_n_1;
  wire mem_reg_128_191_24_26_n_2;
  wire mem_reg_128_191_27_29_n_0;
  wire mem_reg_128_191_27_29_n_1;
  wire mem_reg_128_191_27_29_n_2;
  wire mem_reg_128_191_30_31_n_0;
  wire mem_reg_128_191_30_31_n_1;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_17_n_0;
  wire mem_reg_192_255_15_17_n_1;
  wire mem_reg_192_255_15_17_n_2;
  wire mem_reg_192_255_18_20_n_0;
  wire mem_reg_192_255_18_20_n_1;
  wire mem_reg_192_255_18_20_n_2;
  wire mem_reg_192_255_21_23_n_0;
  wire mem_reg_192_255_21_23_n_1;
  wire mem_reg_192_255_21_23_n_2;
  wire mem_reg_192_255_24_26_n_0;
  wire mem_reg_192_255_24_26_n_1;
  wire mem_reg_192_255_24_26_n_2;
  wire mem_reg_192_255_27_29_n_0;
  wire mem_reg_192_255_27_29_n_1;
  wire mem_reg_192_255_27_29_n_2;
  wire mem_reg_192_255_30_31_n_0;
  wire mem_reg_192_255_30_31_n_1;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_17_n_0;
  wire mem_reg_64_127_15_17_n_1;
  wire mem_reg_64_127_15_17_n_2;
  wire mem_reg_64_127_18_20_n_0;
  wire mem_reg_64_127_18_20_n_1;
  wire mem_reg_64_127_18_20_n_2;
  wire mem_reg_64_127_21_23_n_0;
  wire mem_reg_64_127_21_23_n_1;
  wire mem_reg_64_127_21_23_n_2;
  wire mem_reg_64_127_24_26_n_0;
  wire mem_reg_64_127_24_26_n_1;
  wire mem_reg_64_127_24_26_n_2;
  wire mem_reg_64_127_27_29_n_0;
  wire mem_reg_64_127_27_29_n_1;
  wire mem_reg_64_127_27_29_n_2;
  wire mem_reg_64_127_30_31_n_0;
  wire mem_reg_64_127_30_31_n_1;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire \rd_addr[7]_i_2_n_0 ;
  wire [7:0]rd_addr_reg;
  wire [0:0]\rd_addr_reg[7]_0 ;
  wire [31:0]swizzle_out;
  wire \wr_addr[7]_i_2_n_0 ;
  wire [5:0]wr_addr_reg;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[0]_i_1 
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(mem_rd_data0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[10]_i_1 
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(mem_rd_data0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[11]_i_1 
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(mem_rd_data0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[12]_i_1 
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(mem_rd_data0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[13]_i_1 
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(mem_rd_data0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[14]_i_1 
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(mem_rd_data0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[15]_i_1 
       (.I0(mem_reg_192_255_15_17_n_0),
        .I1(mem_reg_128_191_15_17_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_0),
        .O(mem_rd_data0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[16]_i_1 
       (.I0(mem_reg_192_255_15_17_n_1),
        .I1(mem_reg_128_191_15_17_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_1),
        .O(mem_rd_data0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[17]_i_1 
       (.I0(mem_reg_192_255_15_17_n_2),
        .I1(mem_reg_128_191_15_17_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_2),
        .O(mem_rd_data0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[18]_i_1 
       (.I0(mem_reg_192_255_18_20_n_0),
        .I1(mem_reg_128_191_18_20_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_0),
        .O(mem_rd_data0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[19]_i_1 
       (.I0(mem_reg_192_255_18_20_n_1),
        .I1(mem_reg_128_191_18_20_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_1),
        .O(mem_rd_data0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[1]_i_1 
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(mem_rd_data0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[20]_i_1 
       (.I0(mem_reg_192_255_18_20_n_2),
        .I1(mem_reg_128_191_18_20_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_2),
        .O(mem_rd_data0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[21]_i_1 
       (.I0(mem_reg_192_255_21_23_n_0),
        .I1(mem_reg_128_191_21_23_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_0),
        .O(mem_rd_data0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[22]_i_1 
       (.I0(mem_reg_192_255_21_23_n_1),
        .I1(mem_reg_128_191_21_23_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_1),
        .O(mem_rd_data0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[23]_i_1 
       (.I0(mem_reg_192_255_21_23_n_2),
        .I1(mem_reg_128_191_21_23_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_2),
        .O(mem_rd_data0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[24]_i_1 
       (.I0(mem_reg_192_255_24_26_n_0),
        .I1(mem_reg_128_191_24_26_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_0),
        .O(mem_rd_data0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[25]_i_1 
       (.I0(mem_reg_192_255_24_26_n_1),
        .I1(mem_reg_128_191_24_26_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_1),
        .O(mem_rd_data0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[26]_i_1 
       (.I0(mem_reg_192_255_24_26_n_2),
        .I1(mem_reg_128_191_24_26_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_2),
        .O(mem_rd_data0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[27]_i_1 
       (.I0(mem_reg_192_255_27_29_n_0),
        .I1(mem_reg_128_191_27_29_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_0),
        .O(mem_rd_data0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[28]_i_1 
       (.I0(mem_reg_192_255_27_29_n_1),
        .I1(mem_reg_128_191_27_29_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_1),
        .O(mem_rd_data0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[29]_i_1 
       (.I0(mem_reg_192_255_27_29_n_2),
        .I1(mem_reg_128_191_27_29_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_2),
        .O(mem_rd_data0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[2]_i_1 
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(mem_rd_data0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[30]_i_1 
       (.I0(mem_reg_192_255_30_31_n_0),
        .I1(mem_reg_128_191_30_31_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_0),
        .O(mem_rd_data0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[31]_i_1 
       (.I0(mem_reg_192_255_30_31_n_1),
        .I1(mem_reg_128_191_30_31_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_1),
        .O(mem_rd_data0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[3]_i_1 
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(mem_rd_data0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[4]_i_1 
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(mem_rd_data0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[5]_i_1 
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(mem_rd_data0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[6]_i_1 
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(mem_rd_data0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[7]_i_1 
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(mem_rd_data0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[8]_i_1 
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(mem_rd_data0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[9]_i_1 
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(mem_rd_data0[9]));
  FDRE \mem_rd_data_reg[0] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[0]),
        .Q(\mem_rd_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[10] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[10]),
        .Q(\mem_rd_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[11] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[11]),
        .Q(\mem_rd_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[12] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[12]),
        .Q(\mem_rd_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[13] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[13]),
        .Q(\mem_rd_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[14] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[14]),
        .Q(\mem_rd_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[15] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[15]),
        .Q(\mem_rd_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[16] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[16]),
        .Q(\mem_rd_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[17] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[17]),
        .Q(\mem_rd_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[18] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[18]),
        .Q(\mem_rd_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[19] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[19]),
        .Q(\mem_rd_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[1] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[1]),
        .Q(\mem_rd_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[20] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[20]),
        .Q(\mem_rd_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[21] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[21]),
        .Q(\mem_rd_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[22] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[22]),
        .Q(\mem_rd_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[23] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[23]),
        .Q(\mem_rd_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[24] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[24]),
        .Q(\mem_rd_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[25] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[25]),
        .Q(\mem_rd_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[26] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[26]),
        .Q(\mem_rd_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[27] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[27]),
        .Q(\mem_rd_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[28] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[28]),
        .Q(\mem_rd_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[29] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[29]),
        .Q(\mem_rd_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[2] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[2]),
        .Q(\mem_rd_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[30] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[30]),
        .Q(\mem_rd_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[31] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[31]),
        .Q(\mem_rd_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[3] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[3]),
        .Q(\mem_rd_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[4] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[4]),
        .Q(\mem_rd_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[5] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[5]),
        .Q(\mem_rd_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[6] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[6]),
        .Q(\mem_rd_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[7] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[7]),
        .Q(\mem_rd_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[8] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[8]),
        .Q(\mem_rd_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[9] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[9]),
        .Q(\mem_rd_data_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_0_63_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_0_63_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_15_17_n_0),
        .DOB(mem_reg_0_63_15_17_n_1),
        .DOC(mem_reg_0_63_15_17_n_2),
        .DOD(NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_0_63_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_18_20_n_0),
        .DOB(mem_reg_0_63_18_20_n_1),
        .DOC(mem_reg_0_63_18_20_n_2),
        .DOD(NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_0_63_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_21_23_n_0),
        .DOB(mem_reg_0_63_21_23_n_1),
        .DOC(mem_reg_0_63_21_23_n_2),
        .DOD(NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_0_63_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_24_26_n_0),
        .DOB(mem_reg_0_63_24_26_n_1),
        .DOC(mem_reg_0_63_24_26_n_2),
        .DOD(NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_0_63_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_27_29_n_0),
        .DOB(mem_reg_0_63_27_29_n_1),
        .DOC(mem_reg_0_63_27_29_n_2),
        .DOD(NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_0_63_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_0_63_30_31_n_0),
        .DOB(mem_reg_0_63_30_31_n_1),
        .DOC(NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_0_63_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_128_191_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_128_191_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_128_191_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_15_17_n_0),
        .DOB(mem_reg_128_191_15_17_n_1),
        .DOC(mem_reg_128_191_15_17_n_2),
        .DOD(NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_128_191_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_18_20_n_0),
        .DOB(mem_reg_128_191_18_20_n_1),
        .DOC(mem_reg_128_191_18_20_n_2),
        .DOD(NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_128_191_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_21_23_n_0),
        .DOB(mem_reg_128_191_21_23_n_1),
        .DOC(mem_reg_128_191_21_23_n_2),
        .DOD(NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_128_191_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_24_26_n_0),
        .DOB(mem_reg_128_191_24_26_n_1),
        .DOC(mem_reg_128_191_24_26_n_2),
        .DOD(NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_128_191_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_27_29_n_0),
        .DOB(mem_reg_128_191_27_29_n_1),
        .DOC(mem_reg_128_191_27_29_n_2),
        .DOD(NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_128_191_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_128_191_30_31_n_0),
        .DOB(mem_reg_128_191_30_31_n_1),
        .DOC(NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_128_191_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_128_191_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_128_191_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_128_191_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_192_255_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_192_255_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_192_255_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_15_17_n_0),
        .DOB(mem_reg_192_255_15_17_n_1),
        .DOC(mem_reg_192_255_15_17_n_2),
        .DOD(NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_192_255_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_18_20_n_0),
        .DOB(mem_reg_192_255_18_20_n_1),
        .DOC(mem_reg_192_255_18_20_n_2),
        .DOD(NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_192_255_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_21_23_n_0),
        .DOB(mem_reg_192_255_21_23_n_1),
        .DOC(mem_reg_192_255_21_23_n_2),
        .DOD(NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_192_255_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_24_26_n_0),
        .DOB(mem_reg_192_255_24_26_n_1),
        .DOC(mem_reg_192_255_24_26_n_2),
        .DOD(NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_192_255_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_27_29_n_0),
        .DOB(mem_reg_192_255_27_29_n_1),
        .DOC(mem_reg_192_255_27_29_n_2),
        .DOD(NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_192_255_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_192_255_30_31_n_0),
        .DOB(mem_reg_192_255_30_31_n_1),
        .DOC(NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_192_255_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_192_255_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_192_255_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_192_255_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_64_127_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_64_127_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_64_127_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_15_17_n_0),
        .DOB(mem_reg_64_127_15_17_n_1),
        .DOC(mem_reg_64_127_15_17_n_2),
        .DOD(NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_64_127_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_18_20_n_0),
        .DOB(mem_reg_64_127_18_20_n_1),
        .DOC(mem_reg_64_127_18_20_n_2),
        .DOD(NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_64_127_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_21_23_n_0),
        .DOB(mem_reg_64_127_21_23_n_1),
        .DOC(mem_reg_64_127_21_23_n_2),
        .DOD(NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_64_127_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_24_26_n_0),
        .DOB(mem_reg_64_127_24_26_n_1),
        .DOC(mem_reg_64_127_24_26_n_2),
        .DOD(NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_64_127_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_27_29_n_0),
        .DOB(mem_reg_64_127_27_29_n_1),
        .DOC(mem_reg_64_127_27_29_n_2),
        .DOD(NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_64_127_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_64_127_30_31_n_0),
        .DOB(mem_reg_64_127_30_31_n_1),
        .DOC(NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_64_127_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_64_127_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg_64_127_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_64_127_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(rd_addr_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(rd_addr_reg[0]),
        .I1(rd_addr_reg[1]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[2]_i_1 
       (.I0(rd_addr_reg[2]),
        .I1(rd_addr_reg[1]),
        .I2(rd_addr_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_addr[3]_i_1 
       (.I0(rd_addr_reg[3]),
        .I1(rd_addr_reg[0]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_addr[4]_i_1 
       (.I0(rd_addr_reg[4]),
        .I1(rd_addr_reg[2]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[0]),
        .I4(rd_addr_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_addr[5]_i_1 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(p_0_in__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1 
       (.I0(rd_addr_reg[6]),
        .I1(\rd_addr[7]_i_2_n_0 ),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[7]_i_1 
       (.I0(rd_addr_reg[7]),
        .I1(\rd_addr[7]_i_2_n_0 ),
        .I2(rd_addr_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_2 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(\rd_addr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr_reg[0]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr_reg[1]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr_reg[2]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr_reg[3]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr_reg[4]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr_reg[5]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr_reg[6]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr_reg[7]),
        .R(\rd_addr_reg[7]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(wr_addr_reg[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1 
       (.I0(wr_addr_reg[3]),
        .I1(wr_addr_reg[0]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[2]),
        .I4(wr_addr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .I4(wr_addr_reg[4]),
        .I5(wr_addr_reg[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_addr[6]_i_1 
       (.I0(\wr_addr[7]_i_2_n_0 ),
        .I1(Q[0]),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_addr[7]_i_1 
       (.I0(Q[0]),
        .I1(\wr_addr[7]_i_2_n_0 ),
        .I2(Q[1]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_addr[7]_i_2 
       (.I0(wr_addr_reg[5]),
        .I1(wr_addr_reg[2]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[0]),
        .I4(wr_addr_reg[3]),
        .I5(wr_addr_reg[4]),
        .O(\wr_addr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(wr_addr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(wr_addr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(wr_addr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(wr_addr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(wr_addr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(wr_addr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "elastic_buffer" *) 
module system_rx_0_elastic_buffer_8
   (Q,
    \mem_rd_data_reg[31]_0 ,
    clk,
    swizzle_out,
    \mem_rd_data_reg[30]_0 ,
    \mem_rd_data_reg[27]_0 ,
    \mem_rd_data_reg[27]_1 ,
    \mem_rd_data_reg[30]_1 ,
    E,
    device_clk,
    SR,
    \rd_addr_reg[7]_0 );
  output [1:0]Q;
  output [31:0]\mem_rd_data_reg[31]_0 ;
  input clk;
  input [31:0]swizzle_out;
  input \mem_rd_data_reg[30]_0 ;
  input \mem_rd_data_reg[27]_0 ;
  input \mem_rd_data_reg[27]_1 ;
  input \mem_rd_data_reg[30]_1 ;
  input [0:0]E;
  input device_clk;
  input [0:0]SR;
  input [0:0]\rd_addr_reg[7]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire clk;
  wire device_clk;
  wire [31:0]mem_rd_data0;
  wire \mem_rd_data_reg[27]_0 ;
  wire \mem_rd_data_reg[27]_1 ;
  wire \mem_rd_data_reg[30]_0 ;
  wire \mem_rd_data_reg[30]_1 ;
  wire [31:0]\mem_rd_data_reg[31]_0 ;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_17_n_0;
  wire mem_reg_0_63_15_17_n_1;
  wire mem_reg_0_63_15_17_n_2;
  wire mem_reg_0_63_18_20_n_0;
  wire mem_reg_0_63_18_20_n_1;
  wire mem_reg_0_63_18_20_n_2;
  wire mem_reg_0_63_21_23_n_0;
  wire mem_reg_0_63_21_23_n_1;
  wire mem_reg_0_63_21_23_n_2;
  wire mem_reg_0_63_24_26_n_0;
  wire mem_reg_0_63_24_26_n_1;
  wire mem_reg_0_63_24_26_n_2;
  wire mem_reg_0_63_27_29_n_0;
  wire mem_reg_0_63_27_29_n_1;
  wire mem_reg_0_63_27_29_n_2;
  wire mem_reg_0_63_30_31_n_0;
  wire mem_reg_0_63_30_31_n_1;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_17_n_0;
  wire mem_reg_128_191_15_17_n_1;
  wire mem_reg_128_191_15_17_n_2;
  wire mem_reg_128_191_18_20_n_0;
  wire mem_reg_128_191_18_20_n_1;
  wire mem_reg_128_191_18_20_n_2;
  wire mem_reg_128_191_21_23_n_0;
  wire mem_reg_128_191_21_23_n_1;
  wire mem_reg_128_191_21_23_n_2;
  wire mem_reg_128_191_24_26_n_0;
  wire mem_reg_128_191_24_26_n_1;
  wire mem_reg_128_191_24_26_n_2;
  wire mem_reg_128_191_27_29_n_0;
  wire mem_reg_128_191_27_29_n_1;
  wire mem_reg_128_191_27_29_n_2;
  wire mem_reg_128_191_30_31_n_0;
  wire mem_reg_128_191_30_31_n_1;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_17_n_0;
  wire mem_reg_192_255_15_17_n_1;
  wire mem_reg_192_255_15_17_n_2;
  wire mem_reg_192_255_18_20_n_0;
  wire mem_reg_192_255_18_20_n_1;
  wire mem_reg_192_255_18_20_n_2;
  wire mem_reg_192_255_21_23_n_0;
  wire mem_reg_192_255_21_23_n_1;
  wire mem_reg_192_255_21_23_n_2;
  wire mem_reg_192_255_24_26_n_0;
  wire mem_reg_192_255_24_26_n_1;
  wire mem_reg_192_255_24_26_n_2;
  wire mem_reg_192_255_27_29_n_0;
  wire mem_reg_192_255_27_29_n_1;
  wire mem_reg_192_255_27_29_n_2;
  wire mem_reg_192_255_30_31_n_0;
  wire mem_reg_192_255_30_31_n_1;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_17_n_0;
  wire mem_reg_64_127_15_17_n_1;
  wire mem_reg_64_127_15_17_n_2;
  wire mem_reg_64_127_18_20_n_0;
  wire mem_reg_64_127_18_20_n_1;
  wire mem_reg_64_127_18_20_n_2;
  wire mem_reg_64_127_21_23_n_0;
  wire mem_reg_64_127_21_23_n_1;
  wire mem_reg_64_127_21_23_n_2;
  wire mem_reg_64_127_24_26_n_0;
  wire mem_reg_64_127_24_26_n_1;
  wire mem_reg_64_127_24_26_n_2;
  wire mem_reg_64_127_27_29_n_0;
  wire mem_reg_64_127_27_29_n_1;
  wire mem_reg_64_127_27_29_n_2;
  wire mem_reg_64_127_30_31_n_0;
  wire mem_reg_64_127_30_31_n_1;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire \rd_addr[7]_i_2__1_n_0 ;
  wire [7:0]rd_addr_reg;
  wire [0:0]\rd_addr_reg[7]_0 ;
  wire [31:0]swizzle_out;
  wire \wr_addr[7]_i_2__1_n_0 ;
  wire [5:0]wr_addr_reg;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED;
  wire NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[0]_i_1__1 
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(mem_rd_data0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[10]_i_1__1 
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(mem_rd_data0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[11]_i_1__1 
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(mem_rd_data0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[12]_i_1__1 
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(mem_rd_data0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[13]_i_1__1 
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(mem_rd_data0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[14]_i_1__1 
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(mem_rd_data0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[15]_i_1__1 
       (.I0(mem_reg_192_255_15_17_n_0),
        .I1(mem_reg_128_191_15_17_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_0),
        .O(mem_rd_data0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[16]_i_1__1 
       (.I0(mem_reg_192_255_15_17_n_1),
        .I1(mem_reg_128_191_15_17_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_1),
        .O(mem_rd_data0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[17]_i_1__1 
       (.I0(mem_reg_192_255_15_17_n_2),
        .I1(mem_reg_128_191_15_17_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_15_17_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_15_17_n_2),
        .O(mem_rd_data0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[18]_i_1__1 
       (.I0(mem_reg_192_255_18_20_n_0),
        .I1(mem_reg_128_191_18_20_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_0),
        .O(mem_rd_data0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[19]_i_1__1 
       (.I0(mem_reg_192_255_18_20_n_1),
        .I1(mem_reg_128_191_18_20_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_1),
        .O(mem_rd_data0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[1]_i_1__1 
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(mem_rd_data0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[20]_i_1__1 
       (.I0(mem_reg_192_255_18_20_n_2),
        .I1(mem_reg_128_191_18_20_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_18_20_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_18_20_n_2),
        .O(mem_rd_data0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[21]_i_1__1 
       (.I0(mem_reg_192_255_21_23_n_0),
        .I1(mem_reg_128_191_21_23_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_0),
        .O(mem_rd_data0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[22]_i_1__1 
       (.I0(mem_reg_192_255_21_23_n_1),
        .I1(mem_reg_128_191_21_23_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_1),
        .O(mem_rd_data0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[23]_i_1__1 
       (.I0(mem_reg_192_255_21_23_n_2),
        .I1(mem_reg_128_191_21_23_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_21_23_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_21_23_n_2),
        .O(mem_rd_data0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[24]_i_1__1 
       (.I0(mem_reg_192_255_24_26_n_0),
        .I1(mem_reg_128_191_24_26_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_0),
        .O(mem_rd_data0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[25]_i_1__1 
       (.I0(mem_reg_192_255_24_26_n_1),
        .I1(mem_reg_128_191_24_26_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_1),
        .O(mem_rd_data0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[26]_i_1__1 
       (.I0(mem_reg_192_255_24_26_n_2),
        .I1(mem_reg_128_191_24_26_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_24_26_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_24_26_n_2),
        .O(mem_rd_data0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[27]_i_1__1 
       (.I0(mem_reg_192_255_27_29_n_0),
        .I1(mem_reg_128_191_27_29_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_0),
        .O(mem_rd_data0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[28]_i_1__1 
       (.I0(mem_reg_192_255_27_29_n_1),
        .I1(mem_reg_128_191_27_29_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_1),
        .O(mem_rd_data0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[29]_i_1__1 
       (.I0(mem_reg_192_255_27_29_n_2),
        .I1(mem_reg_128_191_27_29_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_27_29_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_27_29_n_2),
        .O(mem_rd_data0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[2]_i_1__1 
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(mem_rd_data0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[30]_i_1__1 
       (.I0(mem_reg_192_255_30_31_n_0),
        .I1(mem_reg_128_191_30_31_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_0),
        .O(mem_rd_data0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[31]_i_1__1 
       (.I0(mem_reg_192_255_30_31_n_1),
        .I1(mem_reg_128_191_30_31_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_30_31_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_30_31_n_1),
        .O(mem_rd_data0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[3]_i_1__1 
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(mem_rd_data0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[4]_i_1__1 
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(mem_rd_data0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[5]_i_1__1 
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(mem_rd_data0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[6]_i_1__1 
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(mem_rd_data0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[7]_i_1__1 
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(mem_rd_data0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[8]_i_1__1 
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(mem_rd_data0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_rd_data[9]_i_1__1 
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rd_addr_reg[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rd_addr_reg[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(mem_rd_data0[9]));
  FDRE \mem_rd_data_reg[0] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[0]),
        .Q(\mem_rd_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[10] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[10]),
        .Q(\mem_rd_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[11] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[11]),
        .Q(\mem_rd_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[12] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[12]),
        .Q(\mem_rd_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[13] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[13]),
        .Q(\mem_rd_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[14] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[14]),
        .Q(\mem_rd_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[15] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[15]),
        .Q(\mem_rd_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[16] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[16]),
        .Q(\mem_rd_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[17] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[17]),
        .Q(\mem_rd_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[18] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[18]),
        .Q(\mem_rd_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[19] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[19]),
        .Q(\mem_rd_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[1] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[1]),
        .Q(\mem_rd_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[20] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[20]),
        .Q(\mem_rd_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[21] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[21]),
        .Q(\mem_rd_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[22] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[22]),
        .Q(\mem_rd_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[23] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[23]),
        .Q(\mem_rd_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[24] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[24]),
        .Q(\mem_rd_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[25] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[25]),
        .Q(\mem_rd_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[26] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[26]),
        .Q(\mem_rd_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[27] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[27]),
        .Q(\mem_rd_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[28] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[28]),
        .Q(\mem_rd_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[29] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[29]),
        .Q(\mem_rd_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[2] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[2]),
        .Q(\mem_rd_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[30] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[30]),
        .Q(\mem_rd_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[31] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[31]),
        .Q(\mem_rd_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[3] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[3]),
        .Q(\mem_rd_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[4] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[4]),
        .Q(\mem_rd_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[5] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[5]),
        .Q(\mem_rd_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[6] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[6]),
        .Q(\mem_rd_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[7] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[7]),
        .Q(\mem_rd_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[8] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[8]),
        .Q(\mem_rd_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mem_rd_data_reg[9] 
       (.C(device_clk),
        .CE(E),
        .D(mem_rd_data0[9]),
        .Q(\mem_rd_data_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_0_63_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_0_63_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_15_17_n_0),
        .DOB(mem_reg_0_63_15_17_n_1),
        .DOC(mem_reg_0_63_15_17_n_2),
        .DOD(NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_0_63_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_18_20_n_0),
        .DOB(mem_reg_0_63_18_20_n_1),
        .DOC(mem_reg_0_63_18_20_n_2),
        .DOD(NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_0_63_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_21_23_n_0),
        .DOB(mem_reg_0_63_21_23_n_1),
        .DOC(mem_reg_0_63_21_23_n_2),
        .DOD(NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_0_63_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_24_26_n_0),
        .DOB(mem_reg_0_63_24_26_n_1),
        .DOC(mem_reg_0_63_24_26_n_2),
        .DOD(NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_0_63_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_27_29_n_0),
        .DOB(mem_reg_0_63_27_29_n_1),
        .DOC(mem_reg_0_63_27_29_n_2),
        .DOD(NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_0_63_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_0_63_30_31_n_0),
        .DOB(mem_reg_0_63_30_31_n_1),
        .DOC(NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_0_63_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_128_191_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_128_191_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_128_191_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_15_17_n_0),
        .DOB(mem_reg_128_191_15_17_n_1),
        .DOC(mem_reg_128_191_15_17_n_2),
        .DOD(NLW_mem_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_128_191_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_18_20_n_0),
        .DOB(mem_reg_128_191_18_20_n_1),
        .DOC(mem_reg_128_191_18_20_n_2),
        .DOD(NLW_mem_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_128_191_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_21_23_n_0),
        .DOB(mem_reg_128_191_21_23_n_1),
        .DOC(mem_reg_128_191_21_23_n_2),
        .DOD(NLW_mem_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_128_191_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_24_26_n_0),
        .DOB(mem_reg_128_191_24_26_n_1),
        .DOC(mem_reg_128_191_24_26_n_2),
        .DOD(NLW_mem_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_128_191_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_27_29_n_0),
        .DOB(mem_reg_128_191_27_29_n_1),
        .DOC(mem_reg_128_191_27_29_n_2),
        .DOD(NLW_mem_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_128_191_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_128_191_30_31_n_0),
        .DOB(mem_reg_128_191_30_31_n_1),
        .DOC(NLW_mem_reg_128_191_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_128_191_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_128_191_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_128_191_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_128_191_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_128_191_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_192_255_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_192_255_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_192_255_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_15_17_n_0),
        .DOB(mem_reg_192_255_15_17_n_1),
        .DOC(mem_reg_192_255_15_17_n_2),
        .DOD(NLW_mem_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_192_255_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_18_20_n_0),
        .DOB(mem_reg_192_255_18_20_n_1),
        .DOC(mem_reg_192_255_18_20_n_2),
        .DOD(NLW_mem_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_192_255_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_21_23_n_0),
        .DOB(mem_reg_192_255_21_23_n_1),
        .DOC(mem_reg_192_255_21_23_n_2),
        .DOD(NLW_mem_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_192_255_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_24_26_n_0),
        .DOB(mem_reg_192_255_24_26_n_1),
        .DOC(mem_reg_192_255_24_26_n_2),
        .DOD(NLW_mem_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_192_255_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_27_29_n_0),
        .DOB(mem_reg_192_255_27_29_n_1),
        .DOC(mem_reg_192_255_27_29_n_2),
        .DOD(NLW_mem_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_192_255_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_192_255_30_31_n_0),
        .DOB(mem_reg_192_255_30_31_n_1),
        .DOC(NLW_mem_reg_192_255_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_192_255_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_192_255_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_192_255_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_192_255_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_192_255_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[30]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M mem_reg_64_127_0_2
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[24]),
        .DIB(swizzle_out[25]),
        .DIC(swizzle_out[26]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M mem_reg_64_127_12_14
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[20]),
        .DIB(swizzle_out[21]),
        .DIC(swizzle_out[22]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M mem_reg_64_127_15_17
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[23]),
        .DIB(swizzle_out[8]),
        .DIC(swizzle_out[9]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_15_17_n_0),
        .DOB(mem_reg_64_127_15_17_n_1),
        .DOC(mem_reg_64_127_15_17_n_2),
        .DOD(NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M mem_reg_64_127_18_20
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[10]),
        .DIB(swizzle_out[11]),
        .DIC(swizzle_out[12]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_18_20_n_0),
        .DOB(mem_reg_64_127_18_20_n_1),
        .DOC(mem_reg_64_127_18_20_n_2),
        .DOD(NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M mem_reg_64_127_21_23
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[13]),
        .DIB(swizzle_out[14]),
        .DIC(swizzle_out[15]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_21_23_n_0),
        .DOB(mem_reg_64_127_21_23_n_1),
        .DOC(mem_reg_64_127_21_23_n_2),
        .DOD(NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M mem_reg_64_127_24_26
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[0]),
        .DIB(swizzle_out[1]),
        .DIC(swizzle_out[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_24_26_n_0),
        .DOB(mem_reg_64_127_24_26_n_1),
        .DOC(mem_reg_64_127_24_26_n_2),
        .DOD(NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M mem_reg_64_127_27_29
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[3]),
        .DIB(swizzle_out[4]),
        .DIC(swizzle_out[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_27_29_n_0),
        .DOB(mem_reg_64_127_27_29_n_1),
        .DOC(mem_reg_64_127_27_29_n_2),
        .DOD(NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M mem_reg_64_127_30_31
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[6]),
        .DIB(swizzle_out[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(mem_reg_64_127_30_31_n_0),
        .DOB(mem_reg_64_127_30_31_n_1),
        .DOC(NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M mem_reg_64_127_3_5
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[27]),
        .DIB(swizzle_out[28]),
        .DIC(swizzle_out[29]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M mem_reg_64_127_6_8
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[30]),
        .DIB(swizzle_out[31]),
        .DIC(swizzle_out[16]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg_64_127_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M mem_reg_64_127_9_11
       (.ADDRA(rd_addr_reg[5:0]),
        .ADDRB(rd_addr_reg[5:0]),
        .ADDRC(rd_addr_reg[5:0]),
        .ADDRD(wr_addr_reg),
        .DIA(swizzle_out[17]),
        .DIB(swizzle_out[18]),
        .DIC(swizzle_out[19]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(\mem_rd_data_reg[27]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__1 
       (.I0(rd_addr_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__1 
       (.I0(rd_addr_reg[0]),
        .I1(rd_addr_reg[1]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[2]_i_1__1 
       (.I0(rd_addr_reg[2]),
        .I1(rd_addr_reg[1]),
        .I2(rd_addr_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_addr[3]_i_1__1 
       (.I0(rd_addr_reg[3]),
        .I1(rd_addr_reg[0]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_addr[4]_i_1__1 
       (.I0(rd_addr_reg[4]),
        .I1(rd_addr_reg[2]),
        .I2(rd_addr_reg[1]),
        .I3(rd_addr_reg[0]),
        .I4(rd_addr_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_addr[5]_i_1__1 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(p_0_in__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__1 
       (.I0(rd_addr_reg[6]),
        .I1(\rd_addr[7]_i_2__1_n_0 ),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[7]_i_1__1 
       (.I0(rd_addr_reg[7]),
        .I1(\rd_addr[7]_i_2__1_n_0 ),
        .I2(rd_addr_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_2__1 
       (.I0(rd_addr_reg[5]),
        .I1(rd_addr_reg[3]),
        .I2(rd_addr_reg[0]),
        .I3(rd_addr_reg[1]),
        .I4(rd_addr_reg[2]),
        .I5(rd_addr_reg[4]),
        .O(\rd_addr[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr_reg[0]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr_reg[1]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr_reg[2]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr_reg[3]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr_reg[4]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr_reg[5]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr_reg[6]),
        .R(\rd_addr_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr_reg[7]),
        .R(\rd_addr_reg[7]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__1 
       (.I0(wr_addr_reg[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__1 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__1 
       (.I0(wr_addr_reg[0]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__1 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__1 
       (.I0(wr_addr_reg[3]),
        .I1(wr_addr_reg[0]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[2]),
        .I4(wr_addr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__1 
       (.I0(wr_addr_reg[2]),
        .I1(wr_addr_reg[1]),
        .I2(wr_addr_reg[0]),
        .I3(wr_addr_reg[3]),
        .I4(wr_addr_reg[4]),
        .I5(wr_addr_reg[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_addr[6]_i_1__1 
       (.I0(\wr_addr[7]_i_2__1_n_0 ),
        .I1(Q[0]),
        .O(p_0_in__0[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_addr[7]_i_1__1 
       (.I0(Q[0]),
        .I1(\wr_addr[7]_i_2__1_n_0 ),
        .I2(Q[1]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_addr[7]_i_2__1 
       (.I0(wr_addr_reg[5]),
        .I1(wr_addr_reg[2]),
        .I2(wr_addr_reg[1]),
        .I3(wr_addr_reg[0]),
        .I4(wr_addr_reg[3]),
        .I5(wr_addr_reg[4]),
        .O(\wr_addr[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(wr_addr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(wr_addr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(wr_addr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(wr_addr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(wr_addr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(wr_addr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(Q[1]),
        .R(SR));
endmodule

module system_rx_0_jesd204_frame_mark
   (rx_sof,
    rx_eof,
    rx_eomf,
    rx_somf,
    rx_sof_0_sp_1,
    device_cfg_octets_per_frame,
    device_cfg_octets_per_multiframe,
    Q,
    device_clk,
    SR);
  output [3:0]rx_sof;
  output [0:0]rx_eof;
  output [0:0]rx_eomf;
  output [0:0]rx_somf;
  input rx_sof_0_sp_1;
  input [7:0]device_cfg_octets_per_frame;
  input [7:0]device_cfg_octets_per_multiframe;
  input [0:0]Q;
  input device_clk;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]beat_cnt_frame;
  wire \beat_cnt_frame[0]_i_1_n_0 ;
  wire \beat_cnt_frame[1]_i_1_n_0 ;
  wire \beat_cnt_frame[2]_i_1_n_0 ;
  wire \beat_cnt_mf[7]_i_3__3_n_0 ;
  wire [7:0]beat_cnt_mf_reg;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3[0]_i_1_n_0 ;
  wire \beat_cnt_mod_3[1]_i_1_n_0 ;
  wire [7:0]device_cfg_octets_per_frame;
  wire [7:0]device_cfg_octets_per_multiframe;
  wire device_clk;
  wire [7:0]p_0_in;
  wire [0:0]rx_eof;
  wire \rx_eof[3]_INST_0_i_1_n_0 ;
  wire \rx_eof[3]_INST_0_i_2_n_0 ;
  wire [0:0]rx_eomf;
  wire \rx_eomf[3]_INST_0_i_1_n_0 ;
  wire \rx_eomf[3]_INST_0_i_2_n_0 ;
  wire [3:0]rx_sof;
  wire \rx_sof[0]_INST_0_i_1_n_0 ;
  wire \rx_sof[0]_INST_0_i_2_n_0 ;
  wire \rx_sof[3]_INST_0_i_2_n_0 ;
  wire rx_sof_0_sn_1;
  wire [0:0]rx_somf;
  wire \rx_somf[0]_INST_0_i_1_n_0 ;

  assign rx_sof_0_sn_1 = rx_sof_0_sp_1;
  LUT3 #(
    .INIT(8'h01)) 
    \beat_cnt_frame[0]_i_1 
       (.I0(beat_cnt_frame[0]),
        .I1(\rx_eof[3]_INST_0_i_2_n_0 ),
        .I2(Q),
        .O(\beat_cnt_frame[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0006)) 
    \beat_cnt_frame[1]_i_1 
       (.I0(beat_cnt_frame[1]),
        .I1(beat_cnt_frame[0]),
        .I2(\rx_eof[3]_INST_0_i_2_n_0 ),
        .I3(Q),
        .O(\beat_cnt_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000078)) 
    \beat_cnt_frame[2]_i_1 
       (.I0(beat_cnt_frame[0]),
        .I1(beat_cnt_frame[1]),
        .I2(beat_cnt_frame[2]),
        .I3(\rx_eof[3]_INST_0_i_2_n_0 ),
        .I4(Q),
        .O(\beat_cnt_frame[2]_i_1_n_0 ));
  FDRE \beat_cnt_frame_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[0]_i_1_n_0 ),
        .Q(beat_cnt_frame[0]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[1]_i_1_n_0 ),
        .Q(beat_cnt_frame[1]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[2]_i_1_n_0 ),
        .Q(beat_cnt_frame[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_cnt_mf[0]_i_1__3 
       (.I0(beat_cnt_mf_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[1]_i_1__3 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_cnt_mf[2]_i_1__3 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \beat_cnt_mf[3]_i_1__3 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \beat_cnt_mf[4]_i_1__3 
       (.I0(beat_cnt_mf_reg[4]),
        .I1(beat_cnt_mf_reg[2]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[0]),
        .I4(beat_cnt_mf_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \beat_cnt_mf[5]_i_1__3 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(beat_cnt_mf_reg[3]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[1]),
        .I4(beat_cnt_mf_reg[2]),
        .I5(beat_cnt_mf_reg[4]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[6]_i_1__3 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(\beat_cnt_mf[7]_i_3__3_n_0 ),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_cnt_mf[7]_i_2__3 
       (.I0(beat_cnt_mf_reg[7]),
        .I1(\beat_cnt_mf[7]_i_3__3_n_0 ),
        .I2(beat_cnt_mf_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \beat_cnt_mf[7]_i_3__3 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(beat_cnt_mf_reg[3]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[1]),
        .I4(beat_cnt_mf_reg[2]),
        .I5(beat_cnt_mf_reg[4]),
        .O(\beat_cnt_mf[7]_i_3__3_n_0 ));
  FDRE \beat_cnt_mf_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(beat_cnt_mf_reg[0]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(beat_cnt_mf_reg[1]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(beat_cnt_mf_reg[2]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(beat_cnt_mf_reg[3]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(beat_cnt_mf_reg[4]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(beat_cnt_mf_reg[5]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(beat_cnt_mf_reg[6]),
        .R(SR));
  FDRE \beat_cnt_mf_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(beat_cnt_mf_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \beat_cnt_mod_3[0]_i_1 
       (.I0(beat_cnt_mod_3[1]),
        .I1(beat_cnt_mod_3[0]),
        .I2(Q),
        .O(\beat_cnt_mod_3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \beat_cnt_mod_3[1]_i_1 
       (.I0(beat_cnt_mod_3[1]),
        .I1(beat_cnt_mod_3[0]),
        .I2(Q),
        .O(\beat_cnt_mod_3[1]_i_1_n_0 ));
  FDRE \beat_cnt_mod_3_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3[0]_i_1_n_0 ),
        .Q(beat_cnt_mod_3[0]),
        .R(1'b0));
  FDRE \beat_cnt_mod_3_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3[1]_i_1_n_0 ),
        .Q(beat_cnt_mod_3[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \rx_eof[3]_INST_0 
       (.I0(\rx_eof[3]_INST_0_i_1_n_0 ),
        .I1(device_cfg_octets_per_frame[7]),
        .I2(device_cfg_octets_per_frame[4]),
        .I3(device_cfg_octets_per_frame[6]),
        .I4(device_cfg_octets_per_frame[5]),
        .I5(\rx_eof[3]_INST_0_i_2_n_0 ),
        .O(rx_eof));
  LUT6 #(
    .INIT(64'hAAAAAACAAAAAFCFF)) 
    \rx_eof[3]_INST_0_i_1 
       (.I0(\rx_eof[3]_INST_0_i_2_n_0 ),
        .I1(beat_cnt_mod_3[1]),
        .I2(device_cfg_octets_per_frame[0]),
        .I3(device_cfg_octets_per_frame[1]),
        .I4(device_cfg_octets_per_frame[3]),
        .I5(device_cfg_octets_per_frame[2]),
        .O(\rx_eof[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rx_eof[3]_INST_0_i_2 
       (.I0(device_cfg_octets_per_frame[4]),
        .I1(beat_cnt_frame[2]),
        .I2(device_cfg_octets_per_frame[2]),
        .I3(beat_cnt_frame[0]),
        .I4(beat_cnt_frame[1]),
        .I5(device_cfg_octets_per_frame[3]),
        .O(\rx_eof[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \rx_eomf[3]_INST_0 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(device_cfg_octets_per_multiframe[6]),
        .I2(beat_cnt_mf_reg[7]),
        .I3(device_cfg_octets_per_multiframe[7]),
        .I4(\rx_eomf[3]_INST_0_i_1_n_0 ),
        .I5(\rx_eomf[3]_INST_0_i_2_n_0 ),
        .O(rx_eomf));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rx_eomf[3]_INST_0_i_1 
       (.I0(device_cfg_octets_per_multiframe[0]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(device_cfg_octets_per_multiframe[2]),
        .I4(beat_cnt_mf_reg[1]),
        .I5(device_cfg_octets_per_multiframe[1]),
        .O(\rx_eomf[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rx_eomf[3]_INST_0_i_2 
       (.I0(device_cfg_octets_per_multiframe[3]),
        .I1(beat_cnt_mf_reg[3]),
        .I2(beat_cnt_mf_reg[4]),
        .I3(device_cfg_octets_per_multiframe[4]),
        .I4(beat_cnt_mf_reg[5]),
        .I5(device_cfg_octets_per_multiframe[5]),
        .O(\rx_eomf[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h8888888B)) 
    \rx_sof[0]_INST_0 
       (.I0(\rx_sof[0]_INST_0_i_1_n_0 ),
        .I1(rx_sof_0_sn_1),
        .I2(beat_cnt_frame[2]),
        .I3(beat_cnt_frame[1]),
        .I4(beat_cnt_frame[0]),
        .O(rx_sof[0]));
  LUT6 #(
    .INIT(64'hCCCFCCAFCCCACCCF)) 
    \rx_sof[0]_INST_0_i_1 
       (.I0(\rx_sof[3]_INST_0_i_2_n_0 ),
        .I1(\rx_sof[0]_INST_0_i_2_n_0 ),
        .I2(device_cfg_octets_per_frame[2]),
        .I3(device_cfg_octets_per_frame[3]),
        .I4(device_cfg_octets_per_frame[1]),
        .I5(device_cfg_octets_per_frame[0]),
        .O(\rx_sof[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rx_sof[0]_INST_0_i_2 
       (.I0(beat_cnt_frame[2]),
        .I1(beat_cnt_frame[1]),
        .I2(beat_cnt_frame[0]),
        .O(\rx_sof[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000080000000A)) 
    \rx_sof[1]_INST_0 
       (.I0(rx_sof_0_sn_1),
        .I1(beat_cnt_mod_3[1]),
        .I2(device_cfg_octets_per_frame[3]),
        .I3(device_cfg_octets_per_frame[0]),
        .I4(device_cfg_octets_per_frame[2]),
        .I5(device_cfg_octets_per_frame[1]),
        .O(rx_sof[1]));
  LUT6 #(
    .INIT(64'h0000080000000A8A)) 
    \rx_sof[2]_INST_0 
       (.I0(rx_sof_0_sn_1),
        .I1(beat_cnt_mod_3[0]),
        .I2(device_cfg_octets_per_frame[1]),
        .I3(device_cfg_octets_per_frame[0]),
        .I4(device_cfg_octets_per_frame[3]),
        .I5(device_cfg_octets_per_frame[2]),
        .O(rx_sof[2]));
  LUT6 #(
    .INIT(64'h000000080000000A)) 
    \rx_sof[3]_INST_0 
       (.I0(rx_sof_0_sn_1),
        .I1(\rx_sof[3]_INST_0_i_2_n_0 ),
        .I2(device_cfg_octets_per_frame[3]),
        .I3(device_cfg_octets_per_frame[0]),
        .I4(device_cfg_octets_per_frame[2]),
        .I5(device_cfg_octets_per_frame[1]),
        .O(rx_sof[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \rx_sof[3]_INST_0_i_2 
       (.I0(beat_cnt_mod_3[1]),
        .I1(beat_cnt_mod_3[0]),
        .O(\rx_sof[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_somf[0]_INST_0 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[4]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(beat_cnt_mf_reg[5]),
        .I4(\rx_somf[0]_INST_0_i_1_n_0 ),
        .O(rx_somf));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_somf[0]_INST_0_i_1 
       (.I0(beat_cnt_mf_reg[1]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[7]),
        .I3(beat_cnt_mf_reg[6]),
        .O(\rx_somf[0]_INST_0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_frame_mark" *) 
module system_rx_0_jesd204_frame_mark_11
   (cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1]_0 ,
    cfg_octets_per_frame_2_sp_1,
    \beat_cnt_frame_reg[0]_0 ,
    \cfg_octets_per_multiframe[8] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    cfg_octets_per_multiframe,
    \beat_cnt_mod_3_reg[1]_1 ,
    clk,
    \beat_cnt_mod_3_reg[0]_0 ,
    \beat_cnt_frame_reg[2]_0 ,
    \beat_cnt_frame_reg[0]_1 ,
    \beat_cnt_mf_reg[0]_0 );
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1]_0 ;
  output cfg_octets_per_frame_2_sp_1;
  output \beat_cnt_frame_reg[0]_0 ;
  output \cfg_octets_per_multiframe[8] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input [7:0]cfg_octets_per_multiframe;
  input \beat_cnt_mod_3_reg[1]_1 ;
  input clk;
  input \beat_cnt_mod_3_reg[0]_0 ;
  input \beat_cnt_frame_reg[2]_0 ;
  input \beat_cnt_frame_reg[0]_1 ;
  input [0:0]\beat_cnt_mf_reg[0]_0 ;

  wire [2:1]beat_cnt_frame;
  wire \beat_cnt_frame[1]_i_1__1_n_0 ;
  wire \beat_cnt_frame[2]_i_1__1_n_0 ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire \beat_cnt_frame_reg[0]_1 ;
  wire \beat_cnt_frame_reg[2]_0 ;
  wire \beat_cnt_mf[7]_i_3__1_n_0 ;
  wire [7:0]beat_cnt_mf_reg;
  wire [0:0]\beat_cnt_mf_reg[0]_0 ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0]_0 ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire \beat_cnt_mod_3_reg[1]_1 ;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire clk;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eomf_err[3]_i_3__1_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_4__1_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_5__1_n_0 ;
  wire [7:0]p_0_in;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  LUT4 #(
    .INIT(16'h0006)) 
    \beat_cnt_frame[1]_i_1__1 
       (.I0(beat_cnt_frame[1]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(cfg_octets_per_frame_2_sn_1),
        .I3(\beat_cnt_frame_reg[2]_0 ),
        .O(\beat_cnt_frame[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \beat_cnt_frame[2]_i_1__1 
       (.I0(beat_cnt_frame[2]),
        .I1(beat_cnt_frame[1]),
        .I2(\beat_cnt_frame_reg[0]_0 ),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\beat_cnt_frame_reg[2]_0 ),
        .O(\beat_cnt_frame[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \beat_cnt_frame[2]_i_2__1 
       (.I0(cfg_octets_per_frame[2]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(beat_cnt_frame[1]),
        .I3(cfg_octets_per_frame[3]),
        .I4(cfg_octets_per_frame[4]),
        .I5(beat_cnt_frame[2]),
        .O(cfg_octets_per_frame_2_sn_1));
  FDRE \beat_cnt_frame_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame_reg[0]_1 ),
        .Q(\beat_cnt_frame_reg[0]_0 ),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[1]_i_1__1_n_0 ),
        .Q(beat_cnt_frame[1]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[2]_i_1__1_n_0 ),
        .Q(beat_cnt_frame[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_cnt_mf[0]_i_1__1 
       (.I0(beat_cnt_mf_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[1]_i_1__1 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \beat_cnt_mf[2]_i_1__1 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \beat_cnt_mf[3]_i_1__1 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \beat_cnt_mf[4]_i_1__1 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[2]),
        .I4(beat_cnt_mf_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \beat_cnt_mf[5]_i_1__1 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_cnt_mf[6]_i_1__1 
       (.I0(\beat_cnt_mf[7]_i_3__1_n_0 ),
        .I1(beat_cnt_mf_reg[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_cnt_mf[7]_i_2__1 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(\beat_cnt_mf[7]_i_3__1_n_0 ),
        .I2(beat_cnt_mf_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \beat_cnt_mf[7]_i_3__1 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(\beat_cnt_mf[7]_i_3__1_n_0 ));
  FDRE \beat_cnt_mf_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(beat_cnt_mf_reg[0]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(beat_cnt_mf_reg[1]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(beat_cnt_mf_reg[2]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(beat_cnt_mf_reg[3]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(beat_cnt_mf_reg[4]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(beat_cnt_mf_reg[5]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(beat_cnt_mf_reg[6]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(beat_cnt_mf_reg[7]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mod_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[0]_0 ),
        .Q(beat_cnt_mod_3[0]),
        .R(1'b0));
  FDRE \beat_cnt_mod_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[1]_1 ),
        .Q(beat_cnt_mod_3[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD6FFD6FFD60000)) 
    \gen_k_char[2].eof_err[2]_i_2__0 
       (.I0(cfg_octets_per_frame[0]),
        .I1(cfg_octets_per_frame[1]),
        .I2(cfg_octets_per_frame[2]),
        .I3(cfg_octets_per_frame[3]),
        .I4(beat_cnt_mod_3[0]),
        .I5(beat_cnt_mod_3[1]),
        .O(cfg_octets_per_frame_0_sn_1));
  LUT6 #(
    .INIT(64'h45EF04AE00EE11BB)) 
    \gen_k_char[3].eof_err[3]_i_2__1 
       (.I0(\gen_k_char[3].eof_err_reg[3] ),
        .I1(\gen_k_char[3].eof_err_reg[3]_0 ),
        .I2(beat_cnt_mod_3[1]),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\gen_k_char[3].eof_err_reg[3]_1 ),
        .I5(\gen_k_char[3].eof_err_reg[3]_2 ),
        .O(\beat_cnt_mod_3_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_2__1 
       (.I0(cfg_octets_per_multiframe[6]),
        .I1(beat_cnt_mf_reg[6]),
        .I2(cfg_octets_per_multiframe[7]),
        .I3(beat_cnt_mf_reg[7]),
        .I4(\gen_k_char[3].eomf_err[3]_i_3__1_n_0 ),
        .O(\cfg_octets_per_multiframe[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \gen_k_char[3].eomf_err[3]_i_3__1 
       (.I0(\gen_k_char[3].eomf_err[3]_i_4__1_n_0 ),
        .I1(beat_cnt_mf_reg[1]),
        .I2(cfg_octets_per_multiframe[1]),
        .I3(beat_cnt_mf_reg[0]),
        .I4(cfg_octets_per_multiframe[0]),
        .I5(\gen_k_char[3].eomf_err[3]_i_5__1_n_0 ),
        .O(\gen_k_char[3].eomf_err[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_4__1 
       (.I0(beat_cnt_mf_reg[4]),
        .I1(cfg_octets_per_multiframe[4]),
        .I2(beat_cnt_mf_reg[3]),
        .I3(cfg_octets_per_multiframe[3]),
        .O(\gen_k_char[3].eomf_err[3]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_5__1 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(cfg_octets_per_multiframe[5]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(cfg_octets_per_multiframe[2]),
        .O(\gen_k_char[3].eomf_err[3]_i_5__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_frame_mark" *) 
module system_rx_0_jesd204_frame_mark_19
   (cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1]_0 ,
    cfg_octets_per_frame_2_sp_1,
    \beat_cnt_frame_reg[0]_0 ,
    \cfg_octets_per_multiframe[8] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    cfg_octets_per_multiframe,
    \beat_cnt_mod_3_reg[1]_1 ,
    clk,
    \beat_cnt_mod_3_reg[0]_0 ,
    buffer_ready_n,
    \beat_cnt_frame_reg[0]_1 ,
    \beat_cnt_mf_reg[0]_0 );
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1]_0 ;
  output cfg_octets_per_frame_2_sp_1;
  output \beat_cnt_frame_reg[0]_0 ;
  output \cfg_octets_per_multiframe[8] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input [7:0]cfg_octets_per_multiframe;
  input \beat_cnt_mod_3_reg[1]_1 ;
  input clk;
  input \beat_cnt_mod_3_reg[0]_0 ;
  input [0:0]buffer_ready_n;
  input \beat_cnt_frame_reg[0]_1 ;
  input [0:0]\beat_cnt_mf_reg[0]_0 ;

  wire [2:1]beat_cnt_frame;
  wire \beat_cnt_frame[1]_i_1__0_n_0 ;
  wire \beat_cnt_frame[2]_i_1__0_n_0 ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire \beat_cnt_frame_reg[0]_1 ;
  wire \beat_cnt_mf[7]_i_3__0_n_0 ;
  wire [7:0]beat_cnt_mf_reg;
  wire [0:0]\beat_cnt_mf_reg[0]_0 ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0]_0 ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire \beat_cnt_mod_3_reg[1]_1 ;
  wire [0:0]buffer_ready_n;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire clk;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eomf_err[3]_i_3__0_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_4__0_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_5__0_n_0 ;
  wire [7:0]p_0_in;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  LUT4 #(
    .INIT(16'h0006)) 
    \beat_cnt_frame[1]_i_1__0 
       (.I0(beat_cnt_frame[1]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(cfg_octets_per_frame_2_sn_1),
        .I3(buffer_ready_n),
        .O(\beat_cnt_frame[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \beat_cnt_frame[2]_i_1__0 
       (.I0(beat_cnt_frame[2]),
        .I1(beat_cnt_frame[1]),
        .I2(\beat_cnt_frame_reg[0]_0 ),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(buffer_ready_n),
        .O(\beat_cnt_frame[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \beat_cnt_frame[2]_i_2__0 
       (.I0(cfg_octets_per_frame[2]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(beat_cnt_frame[1]),
        .I3(cfg_octets_per_frame[3]),
        .I4(cfg_octets_per_frame[4]),
        .I5(beat_cnt_frame[2]),
        .O(cfg_octets_per_frame_2_sn_1));
  FDRE \beat_cnt_frame_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame_reg[0]_1 ),
        .Q(\beat_cnt_frame_reg[0]_0 ),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[1]_i_1__0_n_0 ),
        .Q(beat_cnt_frame[1]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[2]_i_1__0_n_0 ),
        .Q(beat_cnt_frame[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_cnt_mf[0]_i_1__0 
       (.I0(beat_cnt_mf_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[1]_i_1__0 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \beat_cnt_mf[2]_i_1__0 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \beat_cnt_mf[3]_i_1__0 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \beat_cnt_mf[4]_i_1__0 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[2]),
        .I4(beat_cnt_mf_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \beat_cnt_mf[5]_i_1__0 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_cnt_mf[6]_i_1__0 
       (.I0(\beat_cnt_mf[7]_i_3__0_n_0 ),
        .I1(beat_cnt_mf_reg[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_cnt_mf[7]_i_2__0 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(\beat_cnt_mf[7]_i_3__0_n_0 ),
        .I2(beat_cnt_mf_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \beat_cnt_mf[7]_i_3__0 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(\beat_cnt_mf[7]_i_3__0_n_0 ));
  FDRE \beat_cnt_mf_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(beat_cnt_mf_reg[0]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(beat_cnt_mf_reg[1]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(beat_cnt_mf_reg[2]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(beat_cnt_mf_reg[3]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(beat_cnt_mf_reg[4]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(beat_cnt_mf_reg[5]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(beat_cnt_mf_reg[6]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(beat_cnt_mf_reg[7]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mod_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[0]_0 ),
        .Q(beat_cnt_mod_3[0]),
        .R(1'b0));
  FDRE \beat_cnt_mod_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[1]_1 ),
        .Q(beat_cnt_mod_3[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD6FFD6FFD60000)) 
    \gen_k_char[2].eof_err[2]_i_2 
       (.I0(cfg_octets_per_frame[0]),
        .I1(cfg_octets_per_frame[1]),
        .I2(cfg_octets_per_frame[2]),
        .I3(cfg_octets_per_frame[3]),
        .I4(beat_cnt_mod_3[0]),
        .I5(beat_cnt_mod_3[1]),
        .O(cfg_octets_per_frame_0_sn_1));
  LUT6 #(
    .INIT(64'h45EF04AE00EE11BB)) 
    \gen_k_char[3].eof_err[3]_i_2__2 
       (.I0(\gen_k_char[3].eof_err_reg[3] ),
        .I1(\gen_k_char[3].eof_err_reg[3]_0 ),
        .I2(beat_cnt_mod_3[1]),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\gen_k_char[3].eof_err_reg[3]_1 ),
        .I5(\gen_k_char[3].eof_err_reg[3]_2 ),
        .O(\beat_cnt_mod_3_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_2__0 
       (.I0(cfg_octets_per_multiframe[6]),
        .I1(beat_cnt_mf_reg[6]),
        .I2(cfg_octets_per_multiframe[7]),
        .I3(beat_cnt_mf_reg[7]),
        .I4(\gen_k_char[3].eomf_err[3]_i_3__0_n_0 ),
        .O(\cfg_octets_per_multiframe[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \gen_k_char[3].eomf_err[3]_i_3__0 
       (.I0(\gen_k_char[3].eomf_err[3]_i_4__0_n_0 ),
        .I1(beat_cnt_mf_reg[1]),
        .I2(cfg_octets_per_multiframe[1]),
        .I3(beat_cnt_mf_reg[0]),
        .I4(cfg_octets_per_multiframe[0]),
        .I5(\gen_k_char[3].eomf_err[3]_i_5__0_n_0 ),
        .O(\gen_k_char[3].eomf_err[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_4__0 
       (.I0(beat_cnt_mf_reg[4]),
        .I1(cfg_octets_per_multiframe[4]),
        .I2(beat_cnt_mf_reg[3]),
        .I3(cfg_octets_per_multiframe[3]),
        .O(\gen_k_char[3].eomf_err[3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_5__0 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(cfg_octets_per_multiframe[5]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(cfg_octets_per_multiframe[2]),
        .O(\gen_k_char[3].eomf_err[3]_i_5__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_frame_mark" *) 
module system_rx_0_jesd204_frame_mark_27
   (cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1]_0 ,
    cfg_octets_per_frame_2_sp_1,
    \beat_cnt_frame_reg[0]_0 ,
    \cfg_octets_per_multiframe[8] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    cfg_octets_per_multiframe,
    \beat_cnt_mod_3_reg[1]_1 ,
    clk,
    \beat_cnt_mod_3_reg[0]_0 ,
    \beat_cnt_frame_reg[2]_0 ,
    \beat_cnt_frame_reg[0]_1 ,
    \beat_cnt_mf_reg[0]_0 );
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1]_0 ;
  output cfg_octets_per_frame_2_sp_1;
  output \beat_cnt_frame_reg[0]_0 ;
  output \cfg_octets_per_multiframe[8] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input [7:0]cfg_octets_per_multiframe;
  input \beat_cnt_mod_3_reg[1]_1 ;
  input clk;
  input \beat_cnt_mod_3_reg[0]_0 ;
  input \beat_cnt_frame_reg[2]_0 ;
  input \beat_cnt_frame_reg[0]_1 ;
  input [0:0]\beat_cnt_mf_reg[0]_0 ;

  wire [2:1]beat_cnt_frame;
  wire \beat_cnt_frame[1]_i_1_n_0 ;
  wire \beat_cnt_frame[2]_i_1_n_0 ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire \beat_cnt_frame_reg[0]_1 ;
  wire \beat_cnt_frame_reg[2]_0 ;
  wire \beat_cnt_mf[7]_i_3_n_0 ;
  wire [7:0]beat_cnt_mf_reg;
  wire [0:0]\beat_cnt_mf_reg[0]_0 ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0]_0 ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire \beat_cnt_mod_3_reg[1]_1 ;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire clk;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eomf_err[3]_i_3_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_4_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_5_n_0 ;
  wire [7:0]p_0_in;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  LUT4 #(
    .INIT(16'h0006)) 
    \beat_cnt_frame[1]_i_1 
       (.I0(beat_cnt_frame[1]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(cfg_octets_per_frame_2_sn_1),
        .I3(\beat_cnt_frame_reg[2]_0 ),
        .O(\beat_cnt_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \beat_cnt_frame[2]_i_1 
       (.I0(beat_cnt_frame[2]),
        .I1(beat_cnt_frame[1]),
        .I2(\beat_cnt_frame_reg[0]_0 ),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\beat_cnt_frame_reg[2]_0 ),
        .O(\beat_cnt_frame[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \beat_cnt_frame[2]_i_2 
       (.I0(cfg_octets_per_frame[2]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(cfg_octets_per_frame[3]),
        .I3(beat_cnt_frame[1]),
        .I4(beat_cnt_frame[2]),
        .I5(cfg_octets_per_frame[4]),
        .O(cfg_octets_per_frame_2_sn_1));
  FDRE \beat_cnt_frame_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame_reg[0]_1 ),
        .Q(\beat_cnt_frame_reg[0]_0 ),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[1]_i_1_n_0 ),
        .Q(beat_cnt_frame[1]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[2]_i_1_n_0 ),
        .Q(beat_cnt_frame[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_cnt_mf[0]_i_1 
       (.I0(beat_cnt_mf_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[1]_i_1 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \beat_cnt_mf[2]_i_1 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \beat_cnt_mf[3]_i_1 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \beat_cnt_mf[4]_i_1 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[2]),
        .I4(beat_cnt_mf_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \beat_cnt_mf[5]_i_1 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_cnt_mf[6]_i_1 
       (.I0(\beat_cnt_mf[7]_i_3_n_0 ),
        .I1(beat_cnt_mf_reg[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_cnt_mf[7]_i_2 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(\beat_cnt_mf[7]_i_3_n_0 ),
        .I2(beat_cnt_mf_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \beat_cnt_mf[7]_i_3 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(\beat_cnt_mf[7]_i_3_n_0 ));
  FDRE \beat_cnt_mf_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(beat_cnt_mf_reg[0]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(beat_cnt_mf_reg[1]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(beat_cnt_mf_reg[2]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(beat_cnt_mf_reg[3]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(beat_cnt_mf_reg[4]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(beat_cnt_mf_reg[5]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(beat_cnt_mf_reg[6]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(beat_cnt_mf_reg[7]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mod_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[0]_0 ),
        .Q(beat_cnt_mod_3[0]),
        .R(1'b0));
  FDRE \beat_cnt_mod_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[1]_1 ),
        .Q(beat_cnt_mod_3[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD6FFD6FFD60000)) 
    \gen_k_char[2].eof_err[2]_i_3 
       (.I0(cfg_octets_per_frame[0]),
        .I1(cfg_octets_per_frame[1]),
        .I2(cfg_octets_per_frame[2]),
        .I3(cfg_octets_per_frame[3]),
        .I4(beat_cnt_mod_3[0]),
        .I5(beat_cnt_mod_3[1]),
        .O(cfg_octets_per_frame_0_sn_1));
  LUT6 #(
    .INIT(64'h45EF04AE00EE11BB)) 
    \gen_k_char[3].eof_err[3]_i_2 
       (.I0(\gen_k_char[3].eof_err_reg[3] ),
        .I1(\gen_k_char[3].eof_err_reg[3]_0 ),
        .I2(beat_cnt_mod_3[1]),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\gen_k_char[3].eof_err_reg[3]_1 ),
        .I5(\gen_k_char[3].eof_err_reg[3]_2 ),
        .O(\beat_cnt_mod_3_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_2 
       (.I0(cfg_octets_per_multiframe[6]),
        .I1(beat_cnt_mf_reg[6]),
        .I2(cfg_octets_per_multiframe[7]),
        .I3(beat_cnt_mf_reg[7]),
        .I4(\gen_k_char[3].eomf_err[3]_i_3_n_0 ),
        .O(\cfg_octets_per_multiframe[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \gen_k_char[3].eomf_err[3]_i_3 
       (.I0(\gen_k_char[3].eomf_err[3]_i_4_n_0 ),
        .I1(beat_cnt_mf_reg[1]),
        .I2(cfg_octets_per_multiframe[1]),
        .I3(beat_cnt_mf_reg[0]),
        .I4(cfg_octets_per_multiframe[0]),
        .I5(\gen_k_char[3].eomf_err[3]_i_5_n_0 ),
        .O(\gen_k_char[3].eomf_err[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_4 
       (.I0(beat_cnt_mf_reg[4]),
        .I1(cfg_octets_per_multiframe[4]),
        .I2(beat_cnt_mf_reg[3]),
        .I3(cfg_octets_per_multiframe[3]),
        .O(\gen_k_char[3].eomf_err[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_5 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(cfg_octets_per_multiframe[5]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(cfg_octets_per_multiframe[2]),
        .O(\gen_k_char[3].eomf_err[3]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_frame_mark" *) 
module system_rx_0_jesd204_frame_mark_3
   (cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1]_0 ,
    cfg_octets_per_frame_2_sp_1,
    \beat_cnt_frame_reg[0]_0 ,
    \cfg_octets_per_multiframe[8] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    cfg_octets_per_multiframe,
    \beat_cnt_mod_3_reg[1]_1 ,
    clk,
    \beat_cnt_mod_3_reg[0]_0 ,
    buffer_ready_n,
    \beat_cnt_frame_reg[0]_1 ,
    \beat_cnt_mf_reg[0]_0 );
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1]_0 ;
  output cfg_octets_per_frame_2_sp_1;
  output \beat_cnt_frame_reg[0]_0 ;
  output \cfg_octets_per_multiframe[8] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input [7:0]cfg_octets_per_multiframe;
  input \beat_cnt_mod_3_reg[1]_1 ;
  input clk;
  input \beat_cnt_mod_3_reg[0]_0 ;
  input [0:0]buffer_ready_n;
  input \beat_cnt_frame_reg[0]_1 ;
  input [0:0]\beat_cnt_mf_reg[0]_0 ;

  wire [2:1]beat_cnt_frame;
  wire \beat_cnt_frame[1]_i_1__2_n_0 ;
  wire \beat_cnt_frame[2]_i_1__2_n_0 ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire \beat_cnt_frame_reg[0]_1 ;
  wire \beat_cnt_mf[7]_i_3__2_n_0 ;
  wire [7:0]beat_cnt_mf_reg;
  wire [0:0]\beat_cnt_mf_reg[0]_0 ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0]_0 ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire \beat_cnt_mod_3_reg[1]_1 ;
  wire [0:0]buffer_ready_n;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire clk;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eomf_err[3]_i_3__2_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_4__2_n_0 ;
  wire \gen_k_char[3].eomf_err[3]_i_5__2_n_0 ;
  wire [7:0]p_0_in;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  LUT4 #(
    .INIT(16'h0006)) 
    \beat_cnt_frame[1]_i_1__2 
       (.I0(beat_cnt_frame[1]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(cfg_octets_per_frame_2_sn_1),
        .I3(buffer_ready_n),
        .O(\beat_cnt_frame[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \beat_cnt_frame[2]_i_1__2 
       (.I0(beat_cnt_frame[2]),
        .I1(beat_cnt_frame[1]),
        .I2(\beat_cnt_frame_reg[0]_0 ),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(buffer_ready_n),
        .O(\beat_cnt_frame[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \beat_cnt_frame[2]_i_2__2 
       (.I0(cfg_octets_per_frame[2]),
        .I1(\beat_cnt_frame_reg[0]_0 ),
        .I2(beat_cnt_frame[1]),
        .I3(cfg_octets_per_frame[3]),
        .I4(cfg_octets_per_frame[4]),
        .I5(beat_cnt_frame[2]),
        .O(cfg_octets_per_frame_2_sn_1));
  FDRE \beat_cnt_frame_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame_reg[0]_1 ),
        .Q(\beat_cnt_frame_reg[0]_0 ),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[1]_i_1__2_n_0 ),
        .Q(beat_cnt_frame[1]),
        .R(1'b0));
  FDRE \beat_cnt_frame_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_frame[2]_i_1__2_n_0 ),
        .Q(beat_cnt_frame[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_cnt_mf[0]_i_1__2 
       (.I0(beat_cnt_mf_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_cnt_mf[1]_i_1__2 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \beat_cnt_mf[2]_i_1__2 
       (.I0(beat_cnt_mf_reg[0]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \beat_cnt_mf[3]_i_1__2 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \beat_cnt_mf[4]_i_1__2 
       (.I0(beat_cnt_mf_reg[3]),
        .I1(beat_cnt_mf_reg[0]),
        .I2(beat_cnt_mf_reg[1]),
        .I3(beat_cnt_mf_reg[2]),
        .I4(beat_cnt_mf_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \beat_cnt_mf[5]_i_1__2 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \beat_cnt_mf[6]_i_1__2 
       (.I0(\beat_cnt_mf[7]_i_3__2_n_0 ),
        .I1(beat_cnt_mf_reg[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \beat_cnt_mf[7]_i_2__2 
       (.I0(beat_cnt_mf_reg[6]),
        .I1(\beat_cnt_mf[7]_i_3__2_n_0 ),
        .I2(beat_cnt_mf_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \beat_cnt_mf[7]_i_3__2 
       (.I0(beat_cnt_mf_reg[2]),
        .I1(beat_cnt_mf_reg[1]),
        .I2(beat_cnt_mf_reg[0]),
        .I3(beat_cnt_mf_reg[3]),
        .I4(beat_cnt_mf_reg[4]),
        .I5(beat_cnt_mf_reg[5]),
        .O(\beat_cnt_mf[7]_i_3__2_n_0 ));
  FDRE \beat_cnt_mf_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(beat_cnt_mf_reg[0]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(beat_cnt_mf_reg[1]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(beat_cnt_mf_reg[2]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(beat_cnt_mf_reg[3]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(beat_cnt_mf_reg[4]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(beat_cnt_mf_reg[5]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(beat_cnt_mf_reg[6]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mf_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(beat_cnt_mf_reg[7]),
        .R(\beat_cnt_mf_reg[0]_0 ));
  FDRE \beat_cnt_mod_3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[0]_0 ),
        .Q(beat_cnt_mod_3[0]),
        .R(1'b0));
  FDRE \beat_cnt_mod_3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_cnt_mod_3_reg[1]_1 ),
        .Q(beat_cnt_mod_3[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD6FFD6FFD60000)) 
    \gen_k_char[2].eof_err[2]_i_2__1 
       (.I0(cfg_octets_per_frame[0]),
        .I1(cfg_octets_per_frame[1]),
        .I2(cfg_octets_per_frame[2]),
        .I3(cfg_octets_per_frame[3]),
        .I4(beat_cnt_mod_3[0]),
        .I5(beat_cnt_mod_3[1]),
        .O(cfg_octets_per_frame_0_sn_1));
  LUT6 #(
    .INIT(64'h45EF04AE00EE11BB)) 
    \gen_k_char[3].eof_err[3]_i_2__0 
       (.I0(\gen_k_char[3].eof_err_reg[3] ),
        .I1(\gen_k_char[3].eof_err_reg[3]_0 ),
        .I2(beat_cnt_mod_3[1]),
        .I3(cfg_octets_per_frame_2_sn_1),
        .I4(\gen_k_char[3].eof_err_reg[3]_1 ),
        .I5(\gen_k_char[3].eof_err_reg[3]_2 ),
        .O(\beat_cnt_mod_3_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_2__2 
       (.I0(cfg_octets_per_multiframe[6]),
        .I1(beat_cnt_mf_reg[6]),
        .I2(cfg_octets_per_multiframe[7]),
        .I3(beat_cnt_mf_reg[7]),
        .I4(\gen_k_char[3].eomf_err[3]_i_3__2_n_0 ),
        .O(\cfg_octets_per_multiframe[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \gen_k_char[3].eomf_err[3]_i_3__2 
       (.I0(\gen_k_char[3].eomf_err[3]_i_4__2_n_0 ),
        .I1(beat_cnt_mf_reg[1]),
        .I2(cfg_octets_per_multiframe[1]),
        .I3(beat_cnt_mf_reg[0]),
        .I4(cfg_octets_per_multiframe[0]),
        .I5(\gen_k_char[3].eomf_err[3]_i_5__2_n_0 ),
        .O(\gen_k_char[3].eomf_err[3]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_4__2 
       (.I0(beat_cnt_mf_reg[4]),
        .I1(cfg_octets_per_multiframe[4]),
        .I2(beat_cnt_mf_reg[3]),
        .I3(cfg_octets_per_multiframe[3]),
        .O(\gen_k_char[3].eomf_err[3]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_k_char[3].eomf_err[3]_i_5__2 
       (.I0(beat_cnt_mf_reg[5]),
        .I1(cfg_octets_per_multiframe[5]),
        .I2(beat_cnt_mf_reg[2]),
        .I3(cfg_octets_per_multiframe[2]),
        .O(\gen_k_char[3].eomf_err[3]_i_5__2_n_0 ));
endmodule

module system_rx_0_jesd204_ilas_monitor
   (ilas_config_valid_i_reg_0,
    state,
    SR,
    ilas_config_addr,
    buffer_release_opportunity_reg,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    state_reg_6,
    state_reg_7,
    state_reg_8,
    ilas_config_data,
    prev_was_last0,
    clk,
    cfg_lanes_disable,
    buffer_release_n_reg,
    Q,
    \wr_addr_reg[7] ,
    ilas_config_valid_i_reg_1,
    ilas_config_valid_i_reg_2,
    buffer_release_n_reg_0,
    buffer_release_opportunity,
    buffer_release_n_reg_1,
    align_err,
    align_good,
    \beat_cnt_mf_reg[0] ,
    mem_reg_0_63_27_29,
    \beat_cnt_frame_reg[0] ,
    default_eof,
    beat_cnt_mod_3);
  output ilas_config_valid_i_reg_0;
  output state;
  output [0:0]SR;
  output [1:0]ilas_config_addr;
  output buffer_release_opportunity_reg;
  output [0:0]state_reg_0;
  output [0:0]state_reg_1;
  output state_reg_2;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output state_reg_6;
  output state_reg_7;
  output state_reg_8;
  output [31:0]ilas_config_data;
  input prev_was_last0;
  input clk;
  input [1:0]cfg_lanes_disable;
  input [0:0]buffer_release_n_reg;
  input [32:0]Q;
  input \wr_addr_reg[7] ;
  input ilas_config_valid_i_reg_1;
  input ilas_config_valid_i_reg_2;
  input buffer_release_n_reg_0;
  input buffer_release_opportunity;
  input [0:0]buffer_release_n_reg_1;
  input align_err;
  input align_good;
  input \beat_cnt_mf_reg[0] ;
  input [1:0]mem_reg_0_63_27_29;
  input [0:0]\beat_cnt_frame_reg[0] ;
  input [0:0]default_eof;
  input [1:0]beat_cnt_mod_3;

  wire [32:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire buffer_release_n_i_2_n_0;
  wire [0:0]buffer_release_n_reg;
  wire buffer_release_n_reg_0;
  wire [0:0]buffer_release_n_reg_1;
  wire buffer_release_opportunity;
  wire buffer_release_opportunity_reg;
  wire [1:0]cfg_lanes_disable;
  wire clk;
  wire [0:0]default_eof;
  wire [1:0]ilas_config_addr;
  wire \ilas_config_addr_i[0]_i_1__2_n_0 ;
  wire \ilas_config_addr_i[1]_i_1__2_n_0 ;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_i_1__2_n_0;
  wire ilas_config_valid_i_i_2__2_n_0;
  wire ilas_config_valid_i_reg_0;
  wire ilas_config_valid_i_reg_1;
  wire ilas_config_valid_i_reg_2;
  wire [1:0]mem_reg_0_63_27_29;
  wire prev_was_last;
  wire prev_was_last0;
  wire state;
  wire state_i_1__2_n_0;
  wire [0:0]state_reg_0;
  wire [0:0]state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire state_reg_7;
  wire state_reg_8;
  wire \wr_addr_reg[7] ;

  LUT6 #(
    .INIT(64'hFFA2FFFFFFA2FFA2)) 
    \align_err_cnt[7]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(align_err),
        .I5(align_good),
        .O(state_reg_0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_frame[0]_i_1__3 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(\beat_cnt_frame_reg[0] ),
        .I5(default_eof),
        .O(state_reg_6));
  LUT5 #(
    .INIT(32'hFFA2FFFF)) 
    \beat_cnt_mf[7]_i_1__3 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(\beat_cnt_mf_reg[0] ),
        .O(state_reg_1));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_mod_3[0]_i_1__3 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_7));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    \beat_cnt_mod_3[1]_i_1__3 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_8));
  LUT4 #(
    .INIT(16'hEFE0)) 
    buffer_release_n_i_1
       (.I0(buffer_release_n_i_2_n_0),
        .I1(buffer_release_n_reg_0),
        .I2(buffer_release_opportunity),
        .I3(buffer_release_n_reg_1),
        .O(buffer_release_opportunity_reg));
  LUT4 #(
    .INIT(16'h4F44)) 
    buffer_release_n_i_2
       (.I0(cfg_lanes_disable[1]),
        .I1(SR),
        .I2(cfg_lanes_disable[0]),
        .I3(buffer_release_n_reg),
        .O(buffer_release_n_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFA2)) 
    \gen_k_char[1].eof_err[1]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h4)) 
    \ilas_config_addr_i[0]_i_1__2 
       (.I0(ilas_config_addr[0]),
        .I1(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \ilas_config_addr_i[1]_i_1__2 
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[1]_i_1__2_n_0 ));
  FDRE \ilas_config_addr_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[0]_i_1__2_n_0 ),
        .Q(ilas_config_addr[0]),
        .R(1'b0));
  FDRE \ilas_config_addr_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[1]_i_1__2_n_0 ),
        .Q(ilas_config_addr[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ilas_config_data[0]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ilas_config_data[10]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ilas_config_data[11]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ilas_config_data[12]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ilas_config_data[13]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ilas_config_data[14]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ilas_config_data[15]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ilas_config_data[16]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ilas_config_data[17]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ilas_config_data[18]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ilas_config_data[19]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ilas_config_data[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ilas_config_data[20]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ilas_config_data[21]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ilas_config_data[22]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ilas_config_data[23]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ilas_config_data[24]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ilas_config_data[25]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ilas_config_data[26]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ilas_config_data[27]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ilas_config_data[28]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ilas_config_data[29]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ilas_config_data[2]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ilas_config_data[30]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ilas_config_data[31]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ilas_config_data[3]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ilas_config_data[4]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ilas_config_data[5]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ilas_config_data[6]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ilas_config_data[7]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ilas_config_data[8]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ilas_config_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FE222222)) 
    ilas_config_valid_i_i_1__2
       (.I0(ilas_config_valid_i_reg_0),
        .I1(ilas_config_valid_i_i_2__2_n_0),
        .I2(state),
        .I3(ilas_config_valid_i_reg_1),
        .I4(ilas_config_valid_i_reg_2),
        .I5(Q[32]),
        .O(ilas_config_valid_i_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ilas_config_valid_i_i_2__2
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(state),
        .O(ilas_config_valid_i_i_2__2_n_0));
  FDRE ilas_config_valid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ilas_config_valid_i_i_1__2_n_0),
        .Q(ilas_config_valid_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    mem_reg_0_63_0_2_i_4__2
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_5));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_128_191_0_2_i_1__2
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'h005D000000000000)) 
    mem_reg_192_255_0_2_i_1__2
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_2));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_64_127_0_2_i_1__2
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[1]),
        .I5(mem_reg_0_63_27_29[0]),
        .O(state_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    prev_was_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(prev_was_last0),
        .Q(prev_was_last),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    state_i_1__2
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .O(state_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__2_n_0),
        .Q(state),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_ilas_monitor" *) 
module system_rx_0_jesd204_ilas_monitor_17
   (ilas_config_valid_i_reg_0,
    state,
    cfg_lanes_disable_1_sp_1,
    SR,
    ilas_config_addr,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    state_reg_6,
    state_reg_7,
    state_reg_8,
    ilas_config_data,
    prev_was_last0,
    clk,
    cfg_lanes_disable,
    buffer_release_n_reg,
    Q,
    \wr_addr_reg[7] ,
    ilas_config_valid_i_reg_1,
    ilas_config_valid_i_reg_2,
    align_err,
    align_good,
    \beat_cnt_mf_reg[0] ,
    mem_reg_0_63_27_29,
    \beat_cnt_frame_reg[0] ,
    default_eof,
    beat_cnt_mod_3);
  output ilas_config_valid_i_reg_0;
  output state;
  output cfg_lanes_disable_1_sp_1;
  output [0:0]SR;
  output [1:0]ilas_config_addr;
  output [0:0]state_reg_0;
  output [0:0]state_reg_1;
  output state_reg_2;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output state_reg_6;
  output state_reg_7;
  output state_reg_8;
  output [31:0]ilas_config_data;
  input prev_was_last0;
  input clk;
  input [1:0]cfg_lanes_disable;
  input [0:0]buffer_release_n_reg;
  input [32:0]Q;
  input \wr_addr_reg[7] ;
  input ilas_config_valid_i_reg_1;
  input ilas_config_valid_i_reg_2;
  input align_err;
  input align_good;
  input \beat_cnt_mf_reg[0] ;
  input [1:0]mem_reg_0_63_27_29;
  input [0:0]\beat_cnt_frame_reg[0] ;
  input [0:0]default_eof;
  input [1:0]beat_cnt_mod_3;

  wire [32:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire [0:0]buffer_release_n_reg;
  wire [1:0]cfg_lanes_disable;
  wire cfg_lanes_disable_1_sn_1;
  wire clk;
  wire [0:0]default_eof;
  wire [1:0]ilas_config_addr;
  wire \ilas_config_addr_i[0]_i_1__0_n_0 ;
  wire \ilas_config_addr_i[1]_i_1__0_n_0 ;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_i_1__0_n_0;
  wire ilas_config_valid_i_i_2__0_n_0;
  wire ilas_config_valid_i_reg_0;
  wire ilas_config_valid_i_reg_1;
  wire ilas_config_valid_i_reg_2;
  wire [1:0]mem_reg_0_63_27_29;
  wire prev_was_last;
  wire prev_was_last0;
  wire state;
  wire state_i_1__0_n_0;
  wire [0:0]state_reg_0;
  wire [0:0]state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire state_reg_7;
  wire state_reg_8;
  wire \wr_addr_reg[7] ;

  assign cfg_lanes_disable_1_sp_1 = cfg_lanes_disable_1_sn_1;
  LUT6 #(
    .INIT(64'hFFA2FFFFFFA2FFA2)) 
    \align_err_cnt[7]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(align_err),
        .I5(align_good),
        .O(state_reg_0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_frame[0]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(\beat_cnt_frame_reg[0] ),
        .I5(default_eof),
        .O(state_reg_6));
  LUT5 #(
    .INIT(32'hFFA2FFFF)) 
    \beat_cnt_mf[7]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(\beat_cnt_mf_reg[0] ),
        .O(state_reg_1));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_mod_3[0]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_7));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    \beat_cnt_mod_3[1]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_8));
  LUT4 #(
    .INIT(16'h4F44)) 
    buffer_release_n_i_3
       (.I0(cfg_lanes_disable[1]),
        .I1(SR),
        .I2(cfg_lanes_disable[0]),
        .I3(buffer_release_n_reg),
        .O(cfg_lanes_disable_1_sn_1));
  LUT4 #(
    .INIT(16'hFFA2)) 
    \gen_k_char[1].eof_err[1]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h4)) 
    \ilas_config_addr_i[0]_i_1__0 
       (.I0(ilas_config_addr[0]),
        .I1(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \ilas_config_addr_i[1]_i_1__0 
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[1]_i_1__0_n_0 ));
  FDRE \ilas_config_addr_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[0]_i_1__0_n_0 ),
        .Q(ilas_config_addr[0]),
        .R(1'b0));
  FDRE \ilas_config_addr_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[1]_i_1__0_n_0 ),
        .Q(ilas_config_addr[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ilas_config_data[0]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ilas_config_data[10]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ilas_config_data[11]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ilas_config_data[12]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ilas_config_data[13]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ilas_config_data[14]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ilas_config_data[15]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ilas_config_data[16]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ilas_config_data[17]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ilas_config_data[18]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ilas_config_data[19]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ilas_config_data[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ilas_config_data[20]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ilas_config_data[21]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ilas_config_data[22]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ilas_config_data[23]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ilas_config_data[24]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ilas_config_data[25]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ilas_config_data[26]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ilas_config_data[27]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ilas_config_data[28]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ilas_config_data[29]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ilas_config_data[2]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ilas_config_data[30]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ilas_config_data[31]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ilas_config_data[3]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ilas_config_data[4]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ilas_config_data[5]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ilas_config_data[6]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ilas_config_data[7]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ilas_config_data[8]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ilas_config_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FE222222)) 
    ilas_config_valid_i_i_1__0
       (.I0(ilas_config_valid_i_reg_0),
        .I1(ilas_config_valid_i_i_2__0_n_0),
        .I2(state),
        .I3(ilas_config_valid_i_reg_1),
        .I4(ilas_config_valid_i_reg_2),
        .I5(Q[32]),
        .O(ilas_config_valid_i_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ilas_config_valid_i_i_2__0
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(state),
        .O(ilas_config_valid_i_i_2__0_n_0));
  FDRE ilas_config_valid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ilas_config_valid_i_i_1__0_n_0),
        .Q(ilas_config_valid_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    mem_reg_0_63_0_2_i_4__0
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_5));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_128_191_0_2_i_1__0
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'h005D000000000000)) 
    mem_reg_192_255_0_2_i_1__0
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_2));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_64_127_0_2_i_1__0
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .I4(mem_reg_0_63_27_29[1]),
        .I5(mem_reg_0_63_27_29[0]),
        .O(state_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    prev_was_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(prev_was_last0),
        .Q(prev_was_last),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    state_i_1__0
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[7] ),
        .O(state_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__0_n_0),
        .Q(state),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_ilas_monitor" *) 
module system_rx_0_jesd204_ilas_monitor_25
   (ilas_config_valid_i_reg_0,
    state,
    SR,
    ilas_config_addr,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    state_reg_6,
    state_reg_7,
    state_reg_8,
    ilas_config_data,
    prev_was_last0,
    clk,
    Q,
    \wr_addr_reg[0] ,
    ilas_config_valid_i_reg_1,
    ilas_config_valid_i_reg_2,
    align_err,
    align_good,
    \beat_cnt_mf_reg[0] ,
    mem_reg_0_63_27_29,
    \beat_cnt_frame_reg[0] ,
    default_eof,
    beat_cnt_mod_3);
  output ilas_config_valid_i_reg_0;
  output state;
  output [0:0]SR;
  output [1:0]ilas_config_addr;
  output [0:0]state_reg_0;
  output [0:0]state_reg_1;
  output state_reg_2;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output state_reg_6;
  output state_reg_7;
  output state_reg_8;
  output [31:0]ilas_config_data;
  input prev_was_last0;
  input clk;
  input [32:0]Q;
  input \wr_addr_reg[0] ;
  input ilas_config_valid_i_reg_1;
  input ilas_config_valid_i_reg_2;
  input align_err;
  input align_good;
  input \beat_cnt_mf_reg[0] ;
  input [1:0]mem_reg_0_63_27_29;
  input [0:0]\beat_cnt_frame_reg[0] ;
  input [0:0]default_eof;
  input [1:0]beat_cnt_mod_3;

  wire [32:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire clk;
  wire [0:0]default_eof;
  wire [1:0]ilas_config_addr;
  wire \ilas_config_addr_i[0]_i_1_n_0 ;
  wire \ilas_config_addr_i[1]_i_1_n_0 ;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_i_1_n_0;
  wire ilas_config_valid_i_i_2_n_0;
  wire ilas_config_valid_i_reg_0;
  wire ilas_config_valid_i_reg_1;
  wire ilas_config_valid_i_reg_2;
  wire [1:0]mem_reg_0_63_27_29;
  wire prev_was_last;
  wire prev_was_last0;
  wire state;
  wire state_i_1_n_0;
  wire [0:0]state_reg_0;
  wire [0:0]state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire state_reg_7;
  wire state_reg_8;
  wire \wr_addr_reg[0] ;

  LUT6 #(
    .INIT(64'hFFA2FFFFFFA2FFA2)) 
    \align_err_cnt[7]_i_1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(align_err),
        .I5(align_good),
        .O(state_reg_0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_frame[0]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(\beat_cnt_frame_reg[0] ),
        .I5(default_eof),
        .O(state_reg_6));
  LUT5 #(
    .INIT(32'hFFA2FFFF)) 
    \beat_cnt_mf[7]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(\beat_cnt_mf_reg[0] ),
        .O(state_reg_1));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_mod_3[0]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_7));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    \beat_cnt_mod_3[1]_i_1__0 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_8));
  LUT4 #(
    .INIT(16'hFFA2)) 
    \gen_k_char[1].eof_err[1]_i_1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h4)) 
    \ilas_config_addr_i[0]_i_1 
       (.I0(ilas_config_addr[0]),
        .I1(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \ilas_config_addr_i[1]_i_1 
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[1]_i_1_n_0 ));
  FDRE \ilas_config_addr_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[0]_i_1_n_0 ),
        .Q(ilas_config_addr[0]),
        .R(1'b0));
  FDRE \ilas_config_addr_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[1]_i_1_n_0 ),
        .Q(ilas_config_addr[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ilas_config_data[0]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ilas_config_data[10]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ilas_config_data[11]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ilas_config_data[12]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ilas_config_data[13]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ilas_config_data[14]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ilas_config_data[15]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ilas_config_data[16]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ilas_config_data[17]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ilas_config_data[18]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ilas_config_data[19]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ilas_config_data[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ilas_config_data[20]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ilas_config_data[21]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ilas_config_data[22]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ilas_config_data[23]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ilas_config_data[24]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ilas_config_data[25]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ilas_config_data[26]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ilas_config_data[27]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ilas_config_data[28]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ilas_config_data[29]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ilas_config_data[2]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ilas_config_data[30]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ilas_config_data[31]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ilas_config_data[3]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ilas_config_data[4]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ilas_config_data[5]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ilas_config_data[6]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ilas_config_data[7]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ilas_config_data[8]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ilas_config_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FE222222)) 
    ilas_config_valid_i_i_1
       (.I0(ilas_config_valid_i_reg_0),
        .I1(ilas_config_valid_i_i_2_n_0),
        .I2(state),
        .I3(ilas_config_valid_i_reg_1),
        .I4(ilas_config_valid_i_reg_2),
        .I5(Q[32]),
        .O(ilas_config_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ilas_config_valid_i_i_2
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(state),
        .O(ilas_config_valid_i_i_2_n_0));
  FDRE ilas_config_valid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ilas_config_valid_i_i_1_n_0),
        .Q(ilas_config_valid_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    mem_reg_0_63_0_2_i_4
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_5));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_128_191_0_2_i_1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'h005D000000000000)) 
    mem_reg_192_255_0_2_i_1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_2));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_64_127_0_2_i_1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[1]),
        .I5(mem_reg_0_63_27_29[0]),
        .O(state_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    prev_was_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(prev_was_last0),
        .Q(prev_was_last),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    state_i_1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_ilas_monitor" *) 
module system_rx_0_jesd204_ilas_monitor_9
   (ilas_config_valid_i_reg_0,
    state,
    SR,
    ilas_config_addr,
    state_reg_0,
    state_reg_1,
    state_reg_2,
    state_reg_3,
    state_reg_4,
    state_reg_5,
    state_reg_6,
    state_reg_7,
    state_reg_8,
    ilas_config_data,
    prev_was_last0,
    clk,
    Q,
    \wr_addr_reg[0] ,
    ilas_config_valid_i_reg_1,
    ilas_config_valid_i_reg_2,
    align_err,
    align_good,
    \beat_cnt_mf_reg[0] ,
    mem_reg_0_63_27_29,
    \beat_cnt_frame_reg[0] ,
    default_eof,
    beat_cnt_mod_3);
  output ilas_config_valid_i_reg_0;
  output state;
  output [0:0]SR;
  output [1:0]ilas_config_addr;
  output [0:0]state_reg_0;
  output [0:0]state_reg_1;
  output state_reg_2;
  output state_reg_3;
  output state_reg_4;
  output state_reg_5;
  output state_reg_6;
  output state_reg_7;
  output state_reg_8;
  output [31:0]ilas_config_data;
  input prev_was_last0;
  input clk;
  input [32:0]Q;
  input \wr_addr_reg[0] ;
  input ilas_config_valid_i_reg_1;
  input ilas_config_valid_i_reg_2;
  input align_err;
  input align_good;
  input \beat_cnt_mf_reg[0] ;
  input [1:0]mem_reg_0_63_27_29;
  input [0:0]\beat_cnt_frame_reg[0] ;
  input [0:0]default_eof;
  input [1:0]beat_cnt_mod_3;

  wire [32:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire clk;
  wire [0:0]default_eof;
  wire [1:0]ilas_config_addr;
  wire \ilas_config_addr_i[0]_i_1__1_n_0 ;
  wire \ilas_config_addr_i[1]_i_1__1_n_0 ;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_i_1__1_n_0;
  wire ilas_config_valid_i_i_2__1_n_0;
  wire ilas_config_valid_i_reg_0;
  wire ilas_config_valid_i_reg_1;
  wire ilas_config_valid_i_reg_2;
  wire [1:0]mem_reg_0_63_27_29;
  wire prev_was_last;
  wire prev_was_last0;
  wire state;
  wire state_i_1__1_n_0;
  wire [0:0]state_reg_0;
  wire [0:0]state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire state_reg_5;
  wire state_reg_6;
  wire state_reg_7;
  wire state_reg_8;
  wire \wr_addr_reg[0] ;

  LUT6 #(
    .INIT(64'hFFA2FFFFFFA2FFA2)) 
    \align_err_cnt[7]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(align_err),
        .I5(align_good),
        .O(state_reg_0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_frame[0]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(\beat_cnt_frame_reg[0] ),
        .I5(default_eof),
        .O(state_reg_6));
  LUT5 #(
    .INIT(32'hFFA2FFFF)) 
    \beat_cnt_mf[7]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(\beat_cnt_mf_reg[0] ),
        .O(state_reg_1));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    \beat_cnt_mod_3[0]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_7));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    \beat_cnt_mod_3[1]_i_1__2 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(beat_cnt_mod_3[1]),
        .I5(beat_cnt_mod_3[0]),
        .O(state_reg_8));
  LUT4 #(
    .INIT(16'hFFA2)) 
    \gen_k_char[1].eof_err[1]_i_1__1 
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h4)) 
    \ilas_config_addr_i[0]_i_1__1 
       (.I0(ilas_config_addr[0]),
        .I1(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \ilas_config_addr_i[1]_i_1__1 
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(ilas_config_valid_i_reg_0),
        .O(\ilas_config_addr_i[1]_i_1__1_n_0 ));
  FDRE \ilas_config_addr_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[0]_i_1__1_n_0 ),
        .Q(ilas_config_addr[0]),
        .R(1'b0));
  FDRE \ilas_config_addr_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ilas_config_addr_i[1]_i_1__1_n_0 ),
        .Q(ilas_config_addr[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ilas_config_data[0]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ilas_config_data[10]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ilas_config_data[11]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ilas_config_data[12]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ilas_config_data[13]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ilas_config_data[14]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ilas_config_data[15]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ilas_config_data[16]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ilas_config_data[17]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ilas_config_data[18]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ilas_config_data[19]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ilas_config_data[1]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ilas_config_data[20]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ilas_config_data[21]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ilas_config_data[22]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ilas_config_data[23]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ilas_config_data[24]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ilas_config_data[25]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ilas_config_data[26]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ilas_config_data[27]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ilas_config_data[28]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ilas_config_data[29]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ilas_config_data[2]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ilas_config_data[30]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ilas_config_data[31]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ilas_config_data[3]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ilas_config_data[4]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ilas_config_data[5]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ilas_config_data[6]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ilas_config_data[7]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ilas_config_data[8]),
        .R(1'b0));
  FDRE \ilas_config_data_i_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ilas_config_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FE222222)) 
    ilas_config_valid_i_i_1__1
       (.I0(ilas_config_valid_i_reg_0),
        .I1(ilas_config_valid_i_i_2__1_n_0),
        .I2(state),
        .I3(ilas_config_valid_i_reg_1),
        .I4(ilas_config_valid_i_reg_2),
        .I5(Q[32]),
        .O(ilas_config_valid_i_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ilas_config_valid_i_i_2__1
       (.I0(ilas_config_addr[1]),
        .I1(ilas_config_addr[0]),
        .I2(state),
        .O(ilas_config_valid_i_i_2__1_n_0));
  FDRE ilas_config_valid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ilas_config_valid_i_i_1__1_n_0),
        .Q(ilas_config_valid_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    mem_reg_0_63_0_2_i_4__1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_5));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_128_191_0_2_i_1__1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'h005D000000000000)) 
    mem_reg_192_255_0_2_i_1__1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[0]),
        .I5(mem_reg_0_63_27_29[1]),
        .O(state_reg_2));
  LUT6 #(
    .INIT(64'h0000005D00000000)) 
    mem_reg_64_127_0_2_i_1__1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .I4(mem_reg_0_63_27_29[1]),
        .I5(mem_reg_0_63_27_29[0]),
        .O(state_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    prev_was_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(prev_was_last0),
        .Q(prev_was_last),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    state_i_1__1
       (.I0(state),
        .I1(prev_was_last),
        .I2(Q[32]),
        .I3(\wr_addr_reg[0] ),
        .O(state_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__1_n_0),
        .Q(state),
        .R(1'b0));
endmodule

module system_rx_0_jesd204_lane_latency_monitor
   (status_lane_ifs_ready,
    status_lane_latency,
    latency_monitor_reset,
    clk,
    Q);
  output [3:0]status_lane_ifs_ready;
  output [47:0]status_lane_latency;
  input latency_monitor_reset;
  input clk;
  input [3:0]Q;

  wire [3:0]Q;
  wire \beat_counter[0]_i_3_n_0 ;
  wire \beat_counter[0]_i_4_n_0 ;
  wire \beat_counter[0]_i_5_n_0 ;
  wire [11:0]beat_counter_reg;
  wire \beat_counter_reg[0]_i_2_n_0 ;
  wire \beat_counter_reg[0]_i_2_n_1 ;
  wire \beat_counter_reg[0]_i_2_n_2 ;
  wire \beat_counter_reg[0]_i_2_n_3 ;
  wire \beat_counter_reg[0]_i_2_n_4 ;
  wire \beat_counter_reg[0]_i_2_n_5 ;
  wire \beat_counter_reg[0]_i_2_n_6 ;
  wire \beat_counter_reg[0]_i_2_n_7 ;
  wire \beat_counter_reg[4]_i_1_n_0 ;
  wire \beat_counter_reg[4]_i_1_n_1 ;
  wire \beat_counter_reg[4]_i_1_n_2 ;
  wire \beat_counter_reg[4]_i_1_n_3 ;
  wire \beat_counter_reg[4]_i_1_n_4 ;
  wire \beat_counter_reg[4]_i_1_n_5 ;
  wire \beat_counter_reg[4]_i_1_n_6 ;
  wire \beat_counter_reg[4]_i_1_n_7 ;
  wire \beat_counter_reg[8]_i_1_n_1 ;
  wire \beat_counter_reg[8]_i_1_n_2 ;
  wire \beat_counter_reg[8]_i_1_n_3 ;
  wire \beat_counter_reg[8]_i_1_n_4 ;
  wire \beat_counter_reg[8]_i_1_n_5 ;
  wire \beat_counter_reg[8]_i_1_n_6 ;
  wire \beat_counter_reg[8]_i_1_n_7 ;
  wire clk;
  wire \gen_lane[0].lane_captured_reg0 ;
  wire \gen_lane[1].lane_captured_reg0 ;
  wire \gen_lane[2].lane_captured_reg0 ;
  wire \gen_lane[3].lane_captured_reg0 ;
  wire latency_monitor_reset;
  wire sel;
  wire [3:0]status_lane_ifs_ready;
  wire [47:0]status_lane_latency;
  wire [3:3]\NLW_beat_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \beat_counter[0]_i_1 
       (.I0(\beat_counter[0]_i_3_n_0 ),
        .I1(beat_counter_reg[11]),
        .I2(beat_counter_reg[9]),
        .I3(beat_counter_reg[0]),
        .I4(beat_counter_reg[2]),
        .I5(\beat_counter[0]_i_4_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \beat_counter[0]_i_3 
       (.I0(beat_counter_reg[5]),
        .I1(beat_counter_reg[1]),
        .I2(beat_counter_reg[4]),
        .I3(beat_counter_reg[3]),
        .O(\beat_counter[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \beat_counter[0]_i_4 
       (.I0(beat_counter_reg[6]),
        .I1(beat_counter_reg[8]),
        .I2(beat_counter_reg[10]),
        .I3(beat_counter_reg[7]),
        .O(\beat_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_counter[0]_i_5 
       (.I0(beat_counter_reg[0]),
        .O(\beat_counter[0]_i_5_n_0 ));
  FDRE \beat_counter_reg[0] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[0]_i_2_n_7 ),
        .Q(beat_counter_reg[0]),
        .R(latency_monitor_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \beat_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\beat_counter_reg[0]_i_2_n_0 ,\beat_counter_reg[0]_i_2_n_1 ,\beat_counter_reg[0]_i_2_n_2 ,\beat_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\beat_counter_reg[0]_i_2_n_4 ,\beat_counter_reg[0]_i_2_n_5 ,\beat_counter_reg[0]_i_2_n_6 ,\beat_counter_reg[0]_i_2_n_7 }),
        .S({beat_counter_reg[3:1],\beat_counter[0]_i_5_n_0 }));
  FDRE \beat_counter_reg[10] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[8]_i_1_n_5 ),
        .Q(beat_counter_reg[10]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[11] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[8]_i_1_n_4 ),
        .Q(beat_counter_reg[11]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[1] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[0]_i_2_n_6 ),
        .Q(beat_counter_reg[1]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[2] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[0]_i_2_n_5 ),
        .Q(beat_counter_reg[2]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[3] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[0]_i_2_n_4 ),
        .Q(beat_counter_reg[3]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[4] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[4]_i_1_n_7 ),
        .Q(beat_counter_reg[4]),
        .R(latency_monitor_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \beat_counter_reg[4]_i_1 
       (.CI(\beat_counter_reg[0]_i_2_n_0 ),
        .CO({\beat_counter_reg[4]_i_1_n_0 ,\beat_counter_reg[4]_i_1_n_1 ,\beat_counter_reg[4]_i_1_n_2 ,\beat_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\beat_counter_reg[4]_i_1_n_4 ,\beat_counter_reg[4]_i_1_n_5 ,\beat_counter_reg[4]_i_1_n_6 ,\beat_counter_reg[4]_i_1_n_7 }),
        .S(beat_counter_reg[7:4]));
  FDRE \beat_counter_reg[5] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[4]_i_1_n_6 ),
        .Q(beat_counter_reg[5]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[6] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[4]_i_1_n_5 ),
        .Q(beat_counter_reg[6]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[7] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[4]_i_1_n_4 ),
        .Q(beat_counter_reg[7]),
        .R(latency_monitor_reset));
  FDRE \beat_counter_reg[8] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[8]_i_1_n_7 ),
        .Q(beat_counter_reg[8]),
        .R(latency_monitor_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \beat_counter_reg[8]_i_1 
       (.CI(\beat_counter_reg[4]_i_1_n_0 ),
        .CO({\NLW_beat_counter_reg[8]_i_1_CO_UNCONNECTED [3],\beat_counter_reg[8]_i_1_n_1 ,\beat_counter_reg[8]_i_1_n_2 ,\beat_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\beat_counter_reg[8]_i_1_n_4 ,\beat_counter_reg[8]_i_1_n_5 ,\beat_counter_reg[8]_i_1_n_6 ,\beat_counter_reg[8]_i_1_n_7 }),
        .S(beat_counter_reg[11:8]));
  FDRE \beat_counter_reg[9] 
       (.C(clk),
        .CE(sel),
        .D(\beat_counter_reg[8]_i_1_n_6 ),
        .Q(beat_counter_reg[9]),
        .R(latency_monitor_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_lane[0].lane_captured[0]_i_1 
       (.I0(Q[0]),
        .I1(status_lane_ifs_ready[0]),
        .O(\gen_lane[0].lane_captured_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_lane[0].lane_captured_reg[0] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(1'b1),
        .Q(status_lane_ifs_ready[0]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][0] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[0]),
        .Q(status_lane_latency[0]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][10] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[10]),
        .Q(status_lane_latency[10]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][11] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[11]),
        .Q(status_lane_latency[11]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][1] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[1]),
        .Q(status_lane_latency[1]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][2] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[2]),
        .Q(status_lane_latency[2]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][3] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[3]),
        .Q(status_lane_latency[3]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][4] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[4]),
        .Q(status_lane_latency[4]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][5] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[5]),
        .Q(status_lane_latency[5]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][6] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[6]),
        .Q(status_lane_latency[6]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][7] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[7]),
        .Q(status_lane_latency[7]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][8] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[8]),
        .Q(status_lane_latency[8]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[0].lane_latency_mem_reg[0][9] 
       (.C(clk),
        .CE(\gen_lane[0].lane_captured_reg0 ),
        .D(beat_counter_reg[9]),
        .Q(status_lane_latency[9]),
        .R(latency_monitor_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_lane[1].lane_captured[1]_i_1 
       (.I0(Q[1]),
        .I1(status_lane_ifs_ready[1]),
        .O(\gen_lane[1].lane_captured_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_lane[1].lane_captured_reg[1] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(1'b1),
        .Q(status_lane_ifs_ready[1]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][0] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[0]),
        .Q(status_lane_latency[12]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][10] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[10]),
        .Q(status_lane_latency[22]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][11] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[11]),
        .Q(status_lane_latency[23]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][1] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[1]),
        .Q(status_lane_latency[13]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][2] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[2]),
        .Q(status_lane_latency[14]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][3] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[3]),
        .Q(status_lane_latency[15]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][4] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[4]),
        .Q(status_lane_latency[16]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][5] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[5]),
        .Q(status_lane_latency[17]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][6] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[6]),
        .Q(status_lane_latency[18]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][7] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[7]),
        .Q(status_lane_latency[19]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][8] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[8]),
        .Q(status_lane_latency[20]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[1].lane_latency_mem_reg[1][9] 
       (.C(clk),
        .CE(\gen_lane[1].lane_captured_reg0 ),
        .D(beat_counter_reg[9]),
        .Q(status_lane_latency[21]),
        .R(latency_monitor_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_lane[2].lane_captured[2]_i_1 
       (.I0(Q[2]),
        .I1(status_lane_ifs_ready[2]),
        .O(\gen_lane[2].lane_captured_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_lane[2].lane_captured_reg[2] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(1'b1),
        .Q(status_lane_ifs_ready[2]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][0] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[0]),
        .Q(status_lane_latency[24]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][10] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[10]),
        .Q(status_lane_latency[34]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][11] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[11]),
        .Q(status_lane_latency[35]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][1] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[1]),
        .Q(status_lane_latency[25]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][2] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[2]),
        .Q(status_lane_latency[26]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][3] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[3]),
        .Q(status_lane_latency[27]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][4] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[4]),
        .Q(status_lane_latency[28]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][5] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[5]),
        .Q(status_lane_latency[29]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][6] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[6]),
        .Q(status_lane_latency[30]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][7] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[7]),
        .Q(status_lane_latency[31]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][8] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[8]),
        .Q(status_lane_latency[32]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[2].lane_latency_mem_reg[2][9] 
       (.C(clk),
        .CE(\gen_lane[2].lane_captured_reg0 ),
        .D(beat_counter_reg[9]),
        .Q(status_lane_latency[33]),
        .R(latency_monitor_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_lane[3].lane_captured[3]_i_1 
       (.I0(Q[3]),
        .I1(status_lane_ifs_ready[3]),
        .O(\gen_lane[3].lane_captured_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_lane[3].lane_captured_reg[3] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(1'b1),
        .Q(status_lane_ifs_ready[3]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][0] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[0]),
        .Q(status_lane_latency[36]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][10] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[10]),
        .Q(status_lane_latency[46]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][11] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[11]),
        .Q(status_lane_latency[47]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][1] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[1]),
        .Q(status_lane_latency[37]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][2] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[2]),
        .Q(status_lane_latency[38]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][3] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[3]),
        .Q(status_lane_latency[39]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][4] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[4]),
        .Q(status_lane_latency[40]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][5] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[5]),
        .Q(status_lane_latency[41]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][6] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[6]),
        .Q(status_lane_latency[42]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][7] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[7]),
        .Q(status_lane_latency[43]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][8] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[8]),
        .Q(status_lane_latency[44]),
        .R(latency_monitor_reset));
  FDRE \gen_lane[3].lane_latency_mem_reg[3][9] 
       (.C(clk),
        .CE(\gen_lane[3].lane_captured_reg0 ),
        .D(beat_counter_reg[9]),
        .Q(status_lane_latency[45]),
        .R(latency_monitor_reset));
endmodule

module system_rx_0_jesd204_lmfc
   (sysref_edge_reg_0,
    lmfc_edge_reg_0,
    lmfc_clk,
    device_event_sysref_alignment_error,
    buffer_release_opportunity0,
    sysref,
    device_clk,
    device_reset,
    device_cfg_lmfc_offset,
    device_cfg_sysref_oneshot,
    device_cfg_octets_per_multiframe,
    device_cfg_buffer_early_release,
    device_cfg_buffer_delay,
    device_cfg_sysref_disable);
  output sysref_edge_reg_0;
  output lmfc_edge_reg_0;
  output lmfc_clk;
  output device_event_sysref_alignment_error;
  output buffer_release_opportunity0;
  input sysref;
  input device_clk;
  input device_reset;
  input [7:0]device_cfg_lmfc_offset;
  input device_cfg_sysref_oneshot;
  input [7:0]device_cfg_octets_per_multiframe;
  input device_cfg_buffer_early_release;
  input [7:0]device_cfg_buffer_delay;
  input device_cfg_sysref_disable;

  wire buffer_release_opportunity0;
  wire buffer_release_opportunity_i_2_n_0;
  wire buffer_release_opportunity_i_3_n_0;
  wire buffer_release_opportunity_i_4_n_0;
  wire [7:0]device_cfg_buffer_delay;
  wire device_cfg_buffer_early_release;
  wire [7:0]device_cfg_lmfc_offset;
  wire [7:0]device_cfg_octets_per_multiframe;
  wire device_cfg_sysref_disable;
  wire device_cfg_sysref_oneshot;
  wire device_clk;
  wire device_event_sysref_alignment_error;
  wire device_reset;
  wire lmfc_active;
  wire lmfc_active_i_1_n_0;
  wire lmfc_clk;
  wire lmfc_clk_p1__0;
  wire lmfc_clk_p1_i_1_n_0;
  wire lmfc_clk_p1_i_2_n_0;
  wire lmfc_clk_p1_i_3_n_0;
  wire lmfc_clk_p1_i_4_n_0;
  wire [7:0]lmfc_counter;
  wire \lmfc_counter[3]_i_2_n_0 ;
  wire \lmfc_counter[4]_i_2_n_0 ;
  wire \lmfc_counter[5]_i_2_n_0 ;
  wire \lmfc_counter[5]_i_3_n_0 ;
  wire \lmfc_counter[7]_i_2_n_0 ;
  wire \lmfc_counter[7]_i_3_n_0 ;
  wire \lmfc_counter[7]_i_4_n_0 ;
  wire \lmfc_counter[7]_i_5_n_0 ;
  wire \lmfc_counter[7]_i_6_n_0 ;
  wire lmfc_edge0;
  wire lmfc_edge_i_2_n_0;
  wire lmfc_edge_reg_0;
  wire [7:0]p_0_in;
  wire sysref;
  wire sysref_alignment_error0;
  wire sysref_alignment_error_i_2_n_0;
  wire sysref_alignment_error_i_3_n_0;
  wire sysref_alignment_error_i_4_n_0;
  wire sysref_alignment_error_i_5_n_0;
  wire sysref_alignment_error_i_6_n_0;
  wire sysref_alignment_error_i_7_n_0;
  wire sysref_alignment_error_i_8_n_0;
  wire sysref_captured;
  wire sysref_captured_i_1_n_0;
  wire sysref_d1;
  wire sysref_d2;
  wire sysref_d3;
  wire sysref_edge0;
  wire sysref_edge_reg_0;
  wire sysref_r;

  LUT4 #(
    .INIT(16'hABAA)) 
    buffer_release_opportunity_i_1
       (.I0(device_cfg_buffer_early_release),
        .I1(buffer_release_opportunity_i_2_n_0),
        .I2(buffer_release_opportunity_i_3_n_0),
        .I3(buffer_release_opportunity_i_4_n_0),
        .O(buffer_release_opportunity0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    buffer_release_opportunity_i_2
       (.I0(device_cfg_buffer_delay[3]),
        .I1(lmfc_counter[3]),
        .I2(lmfc_counter[5]),
        .I3(device_cfg_buffer_delay[5]),
        .I4(lmfc_counter[4]),
        .I5(device_cfg_buffer_delay[4]),
        .O(buffer_release_opportunity_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    buffer_release_opportunity_i_3
       (.I0(device_cfg_buffer_delay[0]),
        .I1(lmfc_counter[0]),
        .I2(lmfc_counter[1]),
        .I3(device_cfg_buffer_delay[1]),
        .I4(lmfc_counter[2]),
        .I5(device_cfg_buffer_delay[2]),
        .O(buffer_release_opportunity_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buffer_release_opportunity_i_4
       (.I0(device_cfg_buffer_delay[6]),
        .I1(lmfc_counter[6]),
        .I2(device_cfg_buffer_delay[7]),
        .I3(lmfc_counter[7]),
        .O(buffer_release_opportunity_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BBB8888)) 
    lmfc_active_i_1
       (.I0(device_cfg_sysref_disable),
        .I1(device_reset),
        .I2(sysref_captured),
        .I3(device_cfg_sysref_oneshot),
        .I4(sysref_edge_reg_0),
        .I5(lmfc_active),
        .O(lmfc_active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lmfc_active_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(lmfc_active_i_1_n_0),
        .Q(lmfc_active),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F0A)) 
    lmfc_clk_p1_i_1
       (.I0(lmfc_active),
        .I1(lmfc_clk_p1_i_2_n_0),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(lmfc_clk_p1__0),
        .O(lmfc_clk_p1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000009)) 
    lmfc_clk_p1_i_2
       (.I0(lmfc_counter[6]),
        .I1(device_cfg_octets_per_multiframe[7]),
        .I2(lmfc_counter[7]),
        .I3(lmfc_clk_p1_i_3_n_0),
        .I4(lmfc_clk_p1_i_4_n_0),
        .O(lmfc_clk_p1_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    lmfc_clk_p1_i_3
       (.I0(device_cfg_octets_per_multiframe[1]),
        .I1(lmfc_counter[0]),
        .I2(lmfc_counter[2]),
        .I3(device_cfg_octets_per_multiframe[3]),
        .I4(lmfc_counter[1]),
        .I5(device_cfg_octets_per_multiframe[2]),
        .O(lmfc_clk_p1_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    lmfc_clk_p1_i_4
       (.I0(device_cfg_octets_per_multiframe[4]),
        .I1(lmfc_counter[3]),
        .I2(lmfc_counter[5]),
        .I3(device_cfg_octets_per_multiframe[6]),
        .I4(lmfc_counter[4]),
        .I5(device_cfg_octets_per_multiframe[5]),
        .O(lmfc_clk_p1_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    lmfc_clk_p1_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(lmfc_clk_p1_i_1_n_0),
        .Q(lmfc_clk_p1__0),
        .R(device_reset));
  FDRE lmfc_clk_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(lmfc_clk_p1__0),
        .Q(lmfc_clk),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08880888FBBB0888)) 
    \lmfc_counter[0]_i_1 
       (.I0(device_cfg_lmfc_offset[0]),
        .I1(sysref_edge_reg_0),
        .I2(device_cfg_sysref_oneshot),
        .I3(sysref_captured),
        .I4(\lmfc_counter[7]_i_3_n_0 ),
        .I5(lmfc_counter[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h88B8B888)) 
    \lmfc_counter[1]_i_1 
       (.I0(device_cfg_lmfc_offset[1]),
        .I1(\lmfc_counter[7]_i_2_n_0 ),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(lmfc_counter[0]),
        .I4(lmfc_counter[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8888888)) 
    \lmfc_counter[2]_i_1 
       (.I0(device_cfg_lmfc_offset[2]),
        .I1(\lmfc_counter[7]_i_2_n_0 ),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(lmfc_counter[0]),
        .I4(lmfc_counter[1]),
        .I5(lmfc_counter[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    \lmfc_counter[3]_i_1 
       (.I0(device_cfg_lmfc_offset[3]),
        .I1(sysref_edge_reg_0),
        .I2(device_cfg_sysref_oneshot),
        .I3(sysref_captured),
        .I4(\lmfc_counter[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \lmfc_counter[3]_i_2 
       (.I0(\lmfc_counter[7]_i_3_n_0 ),
        .I1(lmfc_counter[1]),
        .I2(lmfc_counter[0]),
        .I3(lmfc_counter[2]),
        .I4(lmfc_counter[3]),
        .O(\lmfc_counter[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    \lmfc_counter[4]_i_1 
       (.I0(device_cfg_lmfc_offset[4]),
        .I1(sysref_edge_reg_0),
        .I2(device_cfg_sysref_oneshot),
        .I3(sysref_captured),
        .I4(\lmfc_counter[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \lmfc_counter[4]_i_2 
       (.I0(\lmfc_counter[7]_i_3_n_0 ),
        .I1(lmfc_counter[2]),
        .I2(lmfc_counter[0]),
        .I3(lmfc_counter[1]),
        .I4(lmfc_counter[3]),
        .I5(lmfc_counter[4]),
        .O(\lmfc_counter[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    \lmfc_counter[5]_i_1 
       (.I0(device_cfg_lmfc_offset[5]),
        .I1(sysref_edge_reg_0),
        .I2(device_cfg_sysref_oneshot),
        .I3(sysref_captured),
        .I4(\lmfc_counter[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \lmfc_counter[5]_i_2 
       (.I0(\lmfc_counter[7]_i_3_n_0 ),
        .I1(lmfc_counter[3]),
        .I2(\lmfc_counter[5]_i_3_n_0 ),
        .I3(lmfc_counter[2]),
        .I4(lmfc_counter[4]),
        .I5(lmfc_counter[5]),
        .O(\lmfc_counter[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \lmfc_counter[5]_i_3 
       (.I0(lmfc_counter[0]),
        .I1(lmfc_counter[1]),
        .O(\lmfc_counter[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88B8B888)) 
    \lmfc_counter[6]_i_1 
       (.I0(device_cfg_lmfc_offset[6]),
        .I1(\lmfc_counter[7]_i_2_n_0 ),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(\lmfc_counter[7]_i_4_n_0 ),
        .I4(lmfc_counter[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8888888)) 
    \lmfc_counter[7]_i_1 
       (.I0(device_cfg_lmfc_offset[7]),
        .I1(\lmfc_counter[7]_i_2_n_0 ),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(\lmfc_counter[7]_i_4_n_0 ),
        .I4(lmfc_counter[6]),
        .I5(lmfc_counter[7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \lmfc_counter[7]_i_2 
       (.I0(sysref_edge_reg_0),
        .I1(device_cfg_sysref_oneshot),
        .I2(sysref_captured),
        .O(\lmfc_counter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \lmfc_counter[7]_i_3 
       (.I0(lmfc_counter[7]),
        .I1(device_cfg_octets_per_multiframe[7]),
        .I2(lmfc_counter[6]),
        .I3(device_cfg_octets_per_multiframe[6]),
        .I4(\lmfc_counter[7]_i_5_n_0 ),
        .I5(\lmfc_counter[7]_i_6_n_0 ),
        .O(\lmfc_counter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \lmfc_counter[7]_i_4 
       (.I0(lmfc_counter[5]),
        .I1(lmfc_counter[4]),
        .I2(lmfc_counter[2]),
        .I3(lmfc_counter[0]),
        .I4(lmfc_counter[1]),
        .I5(lmfc_counter[3]),
        .O(\lmfc_counter[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \lmfc_counter[7]_i_5 
       (.I0(device_cfg_octets_per_multiframe[0]),
        .I1(lmfc_counter[0]),
        .I2(lmfc_counter[2]),
        .I3(device_cfg_octets_per_multiframe[2]),
        .I4(lmfc_counter[1]),
        .I5(device_cfg_octets_per_multiframe[1]),
        .O(\lmfc_counter[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \lmfc_counter[7]_i_6 
       (.I0(device_cfg_octets_per_multiframe[3]),
        .I1(lmfc_counter[3]),
        .I2(lmfc_counter[4]),
        .I3(device_cfg_octets_per_multiframe[4]),
        .I4(lmfc_counter[5]),
        .I5(device_cfg_octets_per_multiframe[5]),
        .O(\lmfc_counter[7]_i_6_n_0 ));
  FDSE \lmfc_counter_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(lmfc_counter[0]),
        .S(device_reset));
  FDRE \lmfc_counter_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(lmfc_counter[1]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(lmfc_counter[2]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(lmfc_counter[3]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(lmfc_counter[4]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(lmfc_counter[5]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(lmfc_counter[6]),
        .R(device_reset));
  FDRE \lmfc_counter_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(lmfc_counter[7]),
        .R(device_reset));
  LUT4 #(
    .INIT(16'h0004)) 
    lmfc_edge_i_1
       (.I0(lmfc_counter[4]),
        .I1(lmfc_active),
        .I2(lmfc_counter[3]),
        .I3(lmfc_edge_i_2_n_0),
        .O(lmfc_edge0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    lmfc_edge_i_2
       (.I0(lmfc_counter[1]),
        .I1(lmfc_counter[0]),
        .I2(lmfc_counter[2]),
        .I3(lmfc_counter[6]),
        .I4(lmfc_counter[5]),
        .I5(lmfc_counter[7]),
        .O(lmfc_edge_i_2_n_0));
  FDRE lmfc_edge_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(lmfc_edge0),
        .Q(lmfc_edge_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    sysref_alignment_error_i_1
       (.I0(sysref_alignment_error_i_2_n_0),
        .I1(sysref_alignment_error_i_3_n_0),
        .I2(sysref_alignment_error_i_4_n_0),
        .I3(sysref_alignment_error_i_5_n_0),
        .I4(sysref_alignment_error_i_6_n_0),
        .I5(sysref_alignment_error_i_7_n_0),
        .O(sysref_alignment_error0));
  LUT6 #(
    .INIT(64'hF77BBFFFAEEEE66A)) 
    sysref_alignment_error_i_2
       (.I0(device_cfg_lmfc_offset[6]),
        .I1(\lmfc_counter[7]_i_3_n_0 ),
        .I2(\lmfc_counter[7]_i_4_n_0 ),
        .I3(lmfc_counter[6]),
        .I4(lmfc_counter[7]),
        .I5(device_cfg_lmfc_offset[7]),
        .O(sysref_alignment_error_i_2_n_0));
  LUT6 #(
    .INIT(64'h96666666AAAAAAAA)) 
    sysref_alignment_error_i_3
       (.I0(device_cfg_lmfc_offset[3]),
        .I1(lmfc_counter[3]),
        .I2(lmfc_counter[2]),
        .I3(lmfc_counter[0]),
        .I4(lmfc_counter[1]),
        .I5(\lmfc_counter[7]_i_3_n_0 ),
        .O(sysref_alignment_error_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FFFFF6FFC9C6CFC)) 
    sysref_alignment_error_i_4
       (.I0(lmfc_counter[5]),
        .I1(device_cfg_lmfc_offset[5]),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(sysref_alignment_error_i_8_n_0),
        .I4(lmfc_counter[4]),
        .I5(device_cfg_lmfc_offset[4]),
        .O(sysref_alignment_error_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF6F6FFF9CFCFC6C)) 
    sysref_alignment_error_i_5
       (.I0(lmfc_counter[2]),
        .I1(device_cfg_lmfc_offset[2]),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .I3(lmfc_counter[0]),
        .I4(lmfc_counter[1]),
        .I5(device_cfg_lmfc_offset[1]),
        .O(sysref_alignment_error_i_5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    sysref_alignment_error_i_6
       (.I0(device_cfg_lmfc_offset[0]),
        .I1(lmfc_counter[0]),
        .I2(\lmfc_counter[7]_i_3_n_0 ),
        .O(sysref_alignment_error_i_6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    sysref_alignment_error_i_7
       (.I0(lmfc_active),
        .I1(sysref_edge_reg_0),
        .O(sysref_alignment_error_i_7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    sysref_alignment_error_i_8
       (.I0(lmfc_counter[2]),
        .I1(lmfc_counter[0]),
        .I2(lmfc_counter[1]),
        .I3(lmfc_counter[3]),
        .O(sysref_alignment_error_i_8_n_0));
  FDRE sysref_alignment_error_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_alignment_error0),
        .Q(device_event_sysref_alignment_error),
        .R(device_reset));
  LUT2 #(
    .INIT(4'hE)) 
    sysref_captured_i_1
       (.I0(sysref_edge_reg_0),
        .I1(sysref_captured),
        .O(sysref_captured_i_1_n_0));
  FDRE sysref_captured_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_captured_i_1_n_0),
        .Q(sysref_captured),
        .R(device_reset));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    sysref_d1_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_r),
        .Q(sysref_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    sysref_d2_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_d1),
        .Q(sysref_d2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sysref_d3_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_d2),
        .Q(sysref_d3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sysref_edge_i_1
       (.I0(sysref_d3),
        .I1(sysref_d2),
        .I2(device_cfg_sysref_disable),
        .O(sysref_edge0));
  FDRE sysref_edge_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref_edge0),
        .Q(sysref_edge_reg_0),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    sysref_r_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(sysref),
        .Q(sysref_r),
        .R(1'b0));
endmodule

(* ALIGN_MUX_REGISTERED = "1" *) (* ASYNC_CLK = "0" *) (* CHAR_INFO_REGISTERED = "0" *) 
(* CW = "16" *) (* DATA_PATH_WIDTH = "4" *) (* DPW_LOG2 = "2" *) 
(* DW = "128" *) (* ELASTIC_BUFFER_SIZE = "256" *) (* ENABLE_CHAR_REPLACE = "0" *) 
(* ENABLE_FRAME_ALIGN_CHECK = "1" *) (* ENABLE_FRAME_ALIGN_ERR_RESET = "0" *) (* HW = "8" *) 
(* LINK_MODE = "1" *) (* LMFC_COUNTER_WIDTH = "8" *) (* MAX_BEATS_PER_MULTIFRAME = "256" *) 
(* MAX_OCTETS_PER_FRAME = "32" *) (* MAX_OCTETS_PER_MULTIFRAME = "1024" *) (* NUM_INPUT_PIPELINE = "1" *) 
(* NUM_LANES = "4" *) (* NUM_LINKS = "1" *) (* NUM_OUTPUT_PIPELINE = "1" *) 
(* ODW = "128" *) (* SCRAMBLER_REGISTERED = "0" *) (* TPL_DATA_PATH_WIDTH = "4" *) 
module system_rx_0_jesd204_rx
   (clk,
    reset,
    device_clk,
    device_reset,
    phy_data,
    phy_header,
    phy_charisk,
    phy_notintable,
    phy_disperr,
    phy_block_sync,
    sysref,
    lmfc_edge,
    lmfc_clk,
    device_event_sysref_alignment_error,
    device_event_sysref_edge,
    event_frame_alignment_error,
    event_unexpected_lane_state_error,
    sync,
    phy_en_char_align,
    rx_data,
    rx_valid,
    rx_eof,
    rx_sof,
    rx_eomf,
    rx_somf,
    cfg_lanes_disable,
    cfg_links_disable,
    cfg_octets_per_multiframe,
    cfg_octets_per_frame,
    cfg_disable_scrambler,
    cfg_disable_char_replacement,
    cfg_frame_align_err_threshold,
    device_cfg_octets_per_multiframe,
    device_cfg_octets_per_frame,
    device_cfg_beats_per_multiframe,
    device_cfg_lmfc_offset,
    device_cfg_sysref_oneshot,
    device_cfg_sysref_disable,
    device_cfg_buffer_early_release,
    device_cfg_buffer_delay,
    ctrl_err_statistics_reset,
    ctrl_err_statistics_mask,
    status_err_statistics_cnt,
    ilas_config_valid,
    ilas_config_addr,
    ilas_config_data,
    status_ctrl_state,
    status_lane_cgs_state,
    status_lane_ifs_ready,
    status_lane_latency,
    status_lane_emb_state,
    status_lane_frame_align_err_cnt,
    status_synth_params0,
    status_synth_params1,
    status_synth_params2);
  input clk;
  input reset;
  input device_clk;
  input device_reset;
  input [127:0]phy_data;
  input [7:0]phy_header;
  input [15:0]phy_charisk;
  input [15:0]phy_notintable;
  input [15:0]phy_disperr;
  input [3:0]phy_block_sync;
  input sysref;
  output lmfc_edge;
  output lmfc_clk;
  output device_event_sysref_alignment_error;
  output device_event_sysref_edge;
  output event_frame_alignment_error;
  output event_unexpected_lane_state_error;
  output [0:0]sync;
  output phy_en_char_align;
  output [127:0]rx_data;
  output rx_valid;
  output [3:0]rx_eof;
  output [3:0]rx_sof;
  output [3:0]rx_eomf;
  output [3:0]rx_somf;
  input [3:0]cfg_lanes_disable;
  input [0:0]cfg_links_disable;
  input [9:0]cfg_octets_per_multiframe;
  input [7:0]cfg_octets_per_frame;
  input cfg_disable_scrambler;
  input cfg_disable_char_replacement;
  input [7:0]cfg_frame_align_err_threshold;
  input [9:0]device_cfg_octets_per_multiframe;
  input [7:0]device_cfg_octets_per_frame;
  input [7:0]device_cfg_beats_per_multiframe;
  input [7:0]device_cfg_lmfc_offset;
  input device_cfg_sysref_oneshot;
  input device_cfg_sysref_disable;
  input device_cfg_buffer_early_release;
  input [7:0]device_cfg_buffer_delay;
  input ctrl_err_statistics_reset;
  input [6:0]ctrl_err_statistics_mask;
  output [127:0]status_err_statistics_cnt;
  output [3:0]ilas_config_valid;
  output [7:0]ilas_config_addr;
  output [127:0]ilas_config_data;
  output [1:0]status_ctrl_state;
  output [7:0]status_lane_cgs_state;
  output [3:0]status_lane_ifs_ready;
  output [55:0]status_lane_latency;
  output [11:0]status_lane_emb_state;
  output [31:0]status_lane_frame_align_err_cnt;
  output [31:0]status_synth_params0;
  output [31:0]status_synth_params1;
  output [31:0]status_synth_params2;

  wire \<const0> ;
  wire [2:0]buffer_ready_n;
  wire buffer_release_d1;
  wire buffer_release_n;
  wire buffer_release_opportunity;
  wire buffer_release_opportunity0;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [3:0]cfg_lanes_disable;
  wire [0:0]cfg_links_disable;
  wire [7:0]cfg_octets_per_frame;
  wire [9:0]cfg_octets_per_multiframe;
  wire cgs_beat_has_error;
  wire cgs_beat_has_error_10;
  wire cgs_beat_has_error_11;
  wire cgs_beat_has_error_9;
  wire [3:0]cgs_ready;
  wire [3:0]cgs_reset;
  wire [3:0]charisk28;
  wire [3:0]charisk28_0;
  wire [3:0]charisk28_3;
  wire [3:0]charisk28_6;
  wire [3:2]charisk28_aligned_s;
  wire [3:2]charisk28_aligned_s_1;
  wire [3:2]charisk28_aligned_s_4;
  wire [3:2]charisk28_aligned_s_7;
  wire clk;
  wire [6:0]ctrl_err_statistics_mask;
  wire ctrl_err_statistics_reset;
  wire [31:24]data;
  wire [31:24]data_12;
  wire [31:24]data_14;
  wire [31:24]data_16;
  wire [7:0]device_cfg_buffer_delay;
  wire device_cfg_buffer_early_release;
  wire [7:0]device_cfg_lmfc_offset;
  wire [7:0]device_cfg_octets_per_frame;
  wire [9:0]device_cfg_octets_per_multiframe;
  wire device_cfg_sysref_disable;
  wire device_cfg_sysref_oneshot;
  wire device_clk;
  wire device_event_sysref_alignment_error;
  wire device_event_sysref_edge;
  wire device_reset;
  wire eof_reset;
  wire eof_reset_d;
  wire event_frame_alignment_error;
  wire [3:0]event_frame_alignment_error_per_lane;
  wire event_unexpected_lane_state_error;
  wire frame_align_err_thresh_met;
  wire frame_align_err_thresh_met1_out;
  wire frame_align_err_thresh_met3_out;
  wire frame_align_err_thresh_met5_out;
  wire [3:2]\i_align_mux/charisk ;
  wire [3:2]\i_align_mux/charisk_13 ;
  wire [3:2]\i_align_mux/charisk_15 ;
  wire [3:2]\i_align_mux/charisk_17 ;
  wire i_input_pipeline_stage_n_0;
  wire i_input_pipeline_stage_n_10;
  wire i_input_pipeline_stage_n_11;
  wire i_input_pipeline_stage_n_12;
  wire i_input_pipeline_stage_n_13;
  wire i_input_pipeline_stage_n_14;
  wire i_input_pipeline_stage_n_15;
  wire i_input_pipeline_stage_n_159;
  wire i_input_pipeline_stage_n_16;
  wire i_input_pipeline_stage_n_160;
  wire i_input_pipeline_stage_n_161;
  wire i_input_pipeline_stage_n_162;
  wire i_input_pipeline_stage_n_163;
  wire i_input_pipeline_stage_n_164;
  wire i_input_pipeline_stage_n_179;
  wire i_input_pipeline_stage_n_180;
  wire i_input_pipeline_stage_n_181;
  wire i_input_pipeline_stage_n_182;
  wire i_input_pipeline_stage_n_183;
  wire i_input_pipeline_stage_n_184;
  wire i_input_pipeline_stage_n_199;
  wire i_input_pipeline_stage_n_2;
  wire i_input_pipeline_stage_n_200;
  wire i_input_pipeline_stage_n_201;
  wire i_input_pipeline_stage_n_202;
  wire i_input_pipeline_stage_n_203;
  wire i_input_pipeline_stage_n_204;
  wire i_input_pipeline_stage_n_219;
  wire i_input_pipeline_stage_n_220;
  wire i_input_pipeline_stage_n_221;
  wire i_input_pipeline_stage_n_222;
  wire i_input_pipeline_stage_n_223;
  wire i_input_pipeline_stage_n_4;
  wire i_input_pipeline_stage_n_6;
  wire i_input_pipeline_stage_n_8;
  wire i_input_pipeline_stage_n_9;
  wire i_output_pipeline_stage_n_0;
  wire [3:0]ifs_ready;
  wire [3:0]ifs_reset;
  wire [7:0]ilas_config_addr;
  wire [127:0]ilas_config_data;
  wire [3:0]ilas_config_valid;
  wire [35:28]in;
  wire [35:28]in_2;
  wire [35:28]in_5;
  wire [35:28]in_8;
  wire latency_monitor_reset;
  wire lmfc_clk;
  wire lmfc_edge;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0] ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_101 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_102 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_103 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_104 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_105 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_106 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_107 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_108 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_109 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_110 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_111 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_112 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_113 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_114 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_115 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_116 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_117 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_118 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_119 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_120 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_121 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_122 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_123 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_124 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_125 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_126 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_127 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_128 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_129 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_130 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_131 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_132 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_16 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_26 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_27 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_28 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_29 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_30 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_34 ;
  wire \mode_8b10b.gen_lane[0].i_lane_n_35 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_100 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_101 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_102 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_103 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_104 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_105 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_106 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_107 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_108 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_109 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_110 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_111 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_112 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_113 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_114 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_115 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_116 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_117 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_118 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_119 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_120 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_121 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_122 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_123 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_124 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_125 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_126 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_127 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_128 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_129 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_14 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_24 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_25 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_26 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_30 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_31 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_32 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_98 ;
  wire \mode_8b10b.gen_lane[1].i_lane_n_99 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2] ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_100 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_101 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_102 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_103 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_104 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_105 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_106 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_107 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_108 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_109 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_110 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_111 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_112 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_113 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_114 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_115 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_116 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_117 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_118 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_119 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_120 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_121 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_122 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_123 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_124 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_125 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_126 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_127 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_128 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_16 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_30 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_31 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_97 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_98 ;
  wire \mode_8b10b.gen_lane[2].i_lane_n_99 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3] ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_100 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_101 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_102 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_103 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_104 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_105 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_106 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_107 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_108 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_109 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_110 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_111 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_112 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_113 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_114 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_115 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_116 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_117 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_118 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_119 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_120 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_121 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_122 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_123 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_124 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_125 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_126 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_127 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_128 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_15 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_28 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_29 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_30 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_32 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_97 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_98 ;
  wire \mode_8b10b.gen_lane[3].i_lane_n_99 ;
  wire [3:0]\mode_8b10b.ifs_ready_d1 ;
  wire \mode_8b10b.unexpected_lane_state_error06_in ;
  wire \mode_8b10b.unexpected_lane_state_error_d ;
  wire p_0_in;
  wire p_7_in;
  wire [15:0]phy_charisk;
  wire [127:0]phy_data;
  wire [127:0]phy_data_r;
  wire [15:0]phy_disperr;
  wire phy_en_char_align;
  wire [15:0]phy_notintable;
  wire reset;
  wire [127:0]rx_data;
  wire [3:0]\^rx_eof ;
  wire [3:3]\^rx_eomf ;
  wire [3:0]\^rx_sof ;
  wire \rx_sof[3]_INST_0_i_1_n_0 ;
  wire [0:0]\^rx_somf ;
  wire rx_valid;
  wire [1:0]status_ctrl_state;
  wire [127:0]status_err_statistics_cnt;
  wire status_err_statistics_cnt0;
  wire [7:0]status_lane_cgs_state;
  wire [31:0]status_lane_frame_align_err_cnt;
  wire [3:0]status_lane_ifs_ready;
  wire [55:0]status_lane_latency;
  wire [0:0]sync;
  wire sysref;

  assign rx_eof[3] = \^rx_eof [3];
  assign rx_eof[2] = \^rx_sof [3];
  assign rx_eof[1:0] = \^rx_eof [1:0];
  assign rx_eomf[3] = \^rx_eomf [3];
  assign rx_eomf[2] = \<const0> ;
  assign rx_eomf[1] = \<const0> ;
  assign rx_eomf[0] = \<const0> ;
  assign rx_sof[3] = \^rx_sof [3];
  assign rx_sof[2:1] = \^rx_eof [1:0];
  assign rx_sof[0] = \^rx_sof [0];
  assign rx_somf[3] = \<const0> ;
  assign rx_somf[2] = \<const0> ;
  assign rx_somf[1] = \<const0> ;
  assign rx_somf[0] = \^rx_somf [0];
  assign status_lane_emb_state[11] = \<const0> ;
  assign status_lane_emb_state[10] = \<const0> ;
  assign status_lane_emb_state[9] = \<const0> ;
  assign status_lane_emb_state[8] = \<const0> ;
  assign status_lane_emb_state[7] = \<const0> ;
  assign status_lane_emb_state[6] = \<const0> ;
  assign status_lane_emb_state[5] = \<const0> ;
  assign status_lane_emb_state[4] = \<const0> ;
  assign status_lane_emb_state[3] = \<const0> ;
  assign status_lane_emb_state[2] = \<const0> ;
  assign status_lane_emb_state[1] = \<const0> ;
  assign status_lane_emb_state[0] = \<const0> ;
  assign status_synth_params0[31] = \<const0> ;
  assign status_synth_params0[30] = \<const0> ;
  assign status_synth_params0[29] = \<const0> ;
  assign status_synth_params0[28] = \<const0> ;
  assign status_synth_params0[27] = \<const0> ;
  assign status_synth_params0[26] = \<const0> ;
  assign status_synth_params0[25] = \<const0> ;
  assign status_synth_params0[24] = \<const0> ;
  assign status_synth_params0[23] = \<const0> ;
  assign status_synth_params0[22] = \<const0> ;
  assign status_synth_params0[21] = \<const0> ;
  assign status_synth_params0[20] = \<const0> ;
  assign status_synth_params0[19] = \<const0> ;
  assign status_synth_params0[18] = \<const0> ;
  assign status_synth_params0[17] = \<const0> ;
  assign status_synth_params0[16] = \<const0> ;
  assign status_synth_params0[15] = \<const0> ;
  assign status_synth_params0[14] = \<const0> ;
  assign status_synth_params0[13] = \<const0> ;
  assign status_synth_params0[12] = \<const0> ;
  assign status_synth_params0[11] = \<const0> ;
  assign status_synth_params0[10] = \<const0> ;
  assign status_synth_params0[9] = \<const0> ;
  assign status_synth_params0[8] = \<const0> ;
  assign status_synth_params0[7] = \<const0> ;
  assign status_synth_params0[6] = \<const0> ;
  assign status_synth_params0[5] = \<const0> ;
  assign status_synth_params0[4] = \<const0> ;
  assign status_synth_params0[3] = \<const0> ;
  assign status_synth_params0[2] = \<const0> ;
  assign status_synth_params0[1] = \<const0> ;
  assign status_synth_params0[0] = \<const0> ;
  assign status_synth_params1[31] = \<const0> ;
  assign status_synth_params1[30] = \<const0> ;
  assign status_synth_params1[29] = \<const0> ;
  assign status_synth_params1[28] = \<const0> ;
  assign status_synth_params1[27] = \<const0> ;
  assign status_synth_params1[26] = \<const0> ;
  assign status_synth_params1[25] = \<const0> ;
  assign status_synth_params1[24] = \<const0> ;
  assign status_synth_params1[23] = \<const0> ;
  assign status_synth_params1[22] = \<const0> ;
  assign status_synth_params1[21] = \<const0> ;
  assign status_synth_params1[20] = \<const0> ;
  assign status_synth_params1[19] = \<const0> ;
  assign status_synth_params1[18] = \<const0> ;
  assign status_synth_params1[17] = \<const0> ;
  assign status_synth_params1[16] = \<const0> ;
  assign status_synth_params1[15] = \<const0> ;
  assign status_synth_params1[14] = \<const0> ;
  assign status_synth_params1[13] = \<const0> ;
  assign status_synth_params1[12] = \<const0> ;
  assign status_synth_params1[11] = \<const0> ;
  assign status_synth_params1[10] = \<const0> ;
  assign status_synth_params1[9] = \<const0> ;
  assign status_synth_params1[8] = \<const0> ;
  assign status_synth_params1[7] = \<const0> ;
  assign status_synth_params1[6] = \<const0> ;
  assign status_synth_params1[5] = \<const0> ;
  assign status_synth_params1[4] = \<const0> ;
  assign status_synth_params1[3] = \<const0> ;
  assign status_synth_params1[2] = \<const0> ;
  assign status_synth_params1[1] = \<const0> ;
  assign status_synth_params1[0] = \<const0> ;
  assign status_synth_params2[31] = \<const0> ;
  assign status_synth_params2[30] = \<const0> ;
  assign status_synth_params2[29] = \<const0> ;
  assign status_synth_params2[28] = \<const0> ;
  assign status_synth_params2[27] = \<const0> ;
  assign status_synth_params2[26] = \<const0> ;
  assign status_synth_params2[25] = \<const0> ;
  assign status_synth_params2[24] = \<const0> ;
  assign status_synth_params2[23] = \<const0> ;
  assign status_synth_params2[22] = \<const0> ;
  assign status_synth_params2[21] = \<const0> ;
  assign status_synth_params2[20] = \<const0> ;
  assign status_synth_params2[19] = \<const0> ;
  assign status_synth_params2[18] = \<const0> ;
  assign status_synth_params2[17] = \<const0> ;
  assign status_synth_params2[16] = \<const0> ;
  assign status_synth_params2[15] = \<const0> ;
  assign status_synth_params2[14] = \<const0> ;
  assign status_synth_params2[13] = \<const0> ;
  assign status_synth_params2[12] = \<const0> ;
  assign status_synth_params2[11] = \<const0> ;
  assign status_synth_params2[10] = \<const0> ;
  assign status_synth_params2[9] = \<const0> ;
  assign status_synth_params2[8] = \<const0> ;
  assign status_synth_params2[7] = \<const0> ;
  assign status_synth_params2[6] = \<const0> ;
  assign status_synth_params2[5] = \<const0> ;
  assign status_synth_params2[4] = \<const0> ;
  assign status_synth_params2[3] = \<const0> ;
  assign status_synth_params2[2] = \<const0> ;
  assign status_synth_params2[1] = \<const0> ;
  assign status_synth_params2[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    buffer_release_d1_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[3].i_lane_n_29 ),
        .Q(buffer_release_d1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    buffer_release_n_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[3].i_lane_n_32 ),
        .Q(buffer_release_n),
        .S(device_reset));
  FDRE #(
    .INIT(1'b0)) 
    buffer_release_opportunity_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(buffer_release_opportunity0),
        .Q(buffer_release_opportunity),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    eof_reset_reg
       (.C(device_clk),
        .CE(1'b1),
        .D(buffer_release_n),
        .Q(eof_reset),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    event_frame_alignment_error_INST_0
       (.I0(event_frame_alignment_error_per_lane[1]),
        .I1(event_frame_alignment_error_per_lane[0]),
        .I2(event_frame_alignment_error_per_lane[3]),
        .I3(event_frame_alignment_error_per_lane[2]),
        .O(event_frame_alignment_error));
  system_rx_0_jesd204_frame_mark i_frame_mark
       (.Q(eof_reset_d),
        .SR(i_output_pipeline_stage_n_0),
        .device_cfg_octets_per_frame(device_cfg_octets_per_frame),
        .device_cfg_octets_per_multiframe(device_cfg_octets_per_multiframe[9:2]),
        .device_clk(device_clk),
        .rx_eof(\^rx_eof [3]),
        .rx_eomf(\^rx_eomf ),
        .rx_sof({\^rx_sof [3],\^rx_eof [1:0],\^rx_sof [0]}),
        .rx_sof_0_sp_1(\rx_sof[3]_INST_0_i_1_n_0 ),
        .rx_somf(\^rx_somf ));
  system_rx_0_pipeline_stage__parameterized2 i_input_pipeline_stage
       (.D({i_input_pipeline_stage_n_13,i_input_pipeline_stage_n_14,i_input_pipeline_stage_n_15,i_input_pipeline_stage_n_16}),
        .\FSM_onehot_state[2]_i_2_0 (status_lane_cgs_state[1]),
        .\FSM_onehot_state[2]_i_2_1 (status_lane_cgs_state[0]),
        .\FSM_onehot_state[2]_i_2__0_0 (status_lane_cgs_state[3]),
        .\FSM_onehot_state[2]_i_2__0_1 (status_lane_cgs_state[2]),
        .\FSM_onehot_state[2]_i_2__1_0 (status_lane_cgs_state[5]),
        .\FSM_onehot_state[2]_i_2__1_1 (status_lane_cgs_state[4]),
        .\FSM_onehot_state[2]_i_2__2_0 (status_lane_cgs_state[7]),
        .\FSM_onehot_state[2]_i_2__2_1 (status_lane_cgs_state[6]),
        .\FSM_onehot_state_reg[0] (i_input_pipeline_stage_n_12),
        .\FSM_onehot_state_reg[0]_0 (i_input_pipeline_stage_n_160),
        .\FSM_onehot_state_reg[0]_1 (i_input_pipeline_stage_n_180),
        .\FSM_onehot_state_reg[0]_10 (\mode_8b10b.gen_lane[3].i_lane_n_15 ),
        .\FSM_onehot_state_reg[0]_2 (i_input_pipeline_stage_n_200),
        .\FSM_onehot_state_reg[0]_3 (\mode_8b10b.gen_lane[0].i_lane_n_35 ),
        .\FSM_onehot_state_reg[0]_4 (\mode_8b10b.gen_lane[0].i_lane_n_16 ),
        .\FSM_onehot_state_reg[0]_5 (\mode_8b10b.gen_lane[1].i_lane_n_32 ),
        .\FSM_onehot_state_reg[0]_6 (\mode_8b10b.gen_lane[1].i_lane_n_14 ),
        .\FSM_onehot_state_reg[0]_7 (\mode_8b10b.gen_lane[2].i_lane_n_31 ),
        .\FSM_onehot_state_reg[0]_8 (\mode_8b10b.gen_lane[2].i_lane_n_16 ),
        .\FSM_onehot_state_reg[0]_9 (\mode_8b10b.gen_lane[3].i_lane_n_30 ),
        .Q(ifs_reset),
        .cgs_beat_has_error(cgs_beat_has_error_11),
        .cgs_beat_has_error_0(cgs_beat_has_error_10),
        .cgs_beat_has_error_1(cgs_beat_has_error_9),
        .cgs_beat_has_error_2(cgs_beat_has_error),
        .clk(clk),
        .ctrl_err_statistics_mask(ctrl_err_statistics_mask[2:0]),
        .\frame_align_reg[0] (i_input_pipeline_stage_n_8),
        .\frame_align_reg[0]_0 (i_input_pipeline_stage_n_9),
        .\frame_align_reg[0]_1 (i_input_pipeline_stage_n_10),
        .\frame_align_reg[0]_2 (i_input_pipeline_stage_n_11),
        .\frame_align_reg[0]_3 (status_lane_latency[0]),
        .\frame_align_reg[0]_4 (status_lane_latency[14]),
        .\frame_align_reg[0]_5 (status_lane_latency[28]),
        .\frame_align_reg[0]_6 (status_lane_latency[42]),
        .ifs_ready(ifs_ready),
        .ifs_ready_reg(i_input_pipeline_stage_n_0),
        .ifs_ready_reg_0(i_input_pipeline_stage_n_2),
        .ifs_ready_reg_1(i_input_pipeline_stage_n_4),
        .ifs_ready_reg_2(i_input_pipeline_stage_n_6),
        .ifs_ready_reg_3(i_input_pipeline_stage_n_220),
        .ifs_ready_reg_4(i_input_pipeline_stage_n_221),
        .ifs_ready_reg_5(i_input_pipeline_stage_n_222),
        .ifs_ready_reg_6(i_input_pipeline_stage_n_223),
        .\in_dly_reg[107]_0 ({in_5,charisk28_aligned_s_4}),
        .\in_dly_reg[12]_0 (i_input_pipeline_stage_n_199),
        .\in_dly_reg[139]_0 ({in_2,charisk28_aligned_s_1}),
        .\in_dly_reg[16]_0 (i_input_pipeline_stage_n_219),
        .\in_dly_reg[171]_0 ({in,charisk28_aligned_s}),
        .\in_dly_reg[187]_0 (phy_data_r),
        .\in_dly_reg[187]_1 ({phy_data,phy_charisk,phy_notintable,phy_disperr}),
        .\in_dly_reg[23]_0 (charisk28_6),
        .\in_dly_reg[27]_0 ({i_input_pipeline_stage_n_161,i_input_pipeline_stage_n_162,i_input_pipeline_stage_n_163,i_input_pipeline_stage_n_164}),
        .\in_dly_reg[27]_1 (charisk28_3),
        .\in_dly_reg[2] (\i_align_mux/charisk ),
        .\in_dly_reg[2]_0 (\i_align_mux/charisk_13 ),
        .\in_dly_reg[2]_1 (\i_align_mux/charisk_15 ),
        .\in_dly_reg[2]_2 (\i_align_mux/charisk_17 ),
        .\in_dly_reg[31]_0 ({i_input_pipeline_stage_n_181,i_input_pipeline_stage_n_182,i_input_pipeline_stage_n_183,i_input_pipeline_stage_n_184}),
        .\in_dly_reg[31]_1 (charisk28_0),
        .\in_dly_reg[35]_0 ({i_input_pipeline_stage_n_201,i_input_pipeline_stage_n_202,i_input_pipeline_stage_n_203,i_input_pipeline_stage_n_204}),
        .\in_dly_reg[35]_1 (charisk28),
        .\in_dly_reg[35]_2 (data),
        .\in_dly_reg[35]_3 (data_12),
        .\in_dly_reg[35]_4 (data_14),
        .\in_dly_reg[35]_5 (data_16),
        .\in_dly_reg[3] (status_lane_latency[1]),
        .\in_dly_reg[3]_0 (status_lane_latency[15]),
        .\in_dly_reg[3]_1 (status_lane_latency[29]),
        .\in_dly_reg[3]_2 (status_lane_latency[43]),
        .\in_dly_reg[4]_0 (i_input_pipeline_stage_n_159),
        .\in_dly_reg[75]_0 ({in_8,charisk28_aligned_s_7}),
        .\in_dly_reg[8]_0 (i_input_pipeline_stage_n_179));
  system_rx_0_jesd204_lmfc i_lmfc
       (.buffer_release_opportunity0(buffer_release_opportunity0),
        .device_cfg_buffer_delay(device_cfg_buffer_delay),
        .device_cfg_buffer_early_release(device_cfg_buffer_early_release),
        .device_cfg_lmfc_offset(device_cfg_lmfc_offset),
        .device_cfg_octets_per_multiframe(device_cfg_octets_per_multiframe[9:2]),
        .device_cfg_sysref_disable(device_cfg_sysref_disable),
        .device_cfg_sysref_oneshot(device_cfg_sysref_oneshot),
        .device_clk(device_clk),
        .device_event_sysref_alignment_error(device_event_sysref_alignment_error),
        .device_reset(device_reset),
        .lmfc_clk(lmfc_clk),
        .lmfc_edge_reg_0(lmfc_edge),
        .sysref(sysref),
        .sysref_edge_reg_0(device_event_sysref_edge));
  system_rx_0_pipeline_stage__parameterized3 i_output_pipeline_stage
       (.D({eof_reset,\mode_8b10b.gen_lane[3].i_lane_n_97 ,\mode_8b10b.gen_lane[3].i_lane_n_98 ,\mode_8b10b.gen_lane[3].i_lane_n_99 ,\mode_8b10b.gen_lane[3].i_lane_n_100 ,\mode_8b10b.gen_lane[3].i_lane_n_101 ,\mode_8b10b.gen_lane[3].i_lane_n_102 ,\mode_8b10b.gen_lane[3].i_lane_n_103 ,\mode_8b10b.gen_lane[3].i_lane_n_104 ,\mode_8b10b.gen_lane[3].i_lane_n_105 ,\mode_8b10b.gen_lane[3].i_lane_n_106 ,\mode_8b10b.gen_lane[3].i_lane_n_107 ,\mode_8b10b.gen_lane[3].i_lane_n_108 ,\mode_8b10b.gen_lane[3].i_lane_n_109 ,\mode_8b10b.gen_lane[3].i_lane_n_110 ,\mode_8b10b.gen_lane[3].i_lane_n_111 ,\mode_8b10b.gen_lane[3].i_lane_n_112 ,\mode_8b10b.gen_lane[3].i_lane_n_113 ,\mode_8b10b.gen_lane[3].i_lane_n_114 ,\mode_8b10b.gen_lane[3].i_lane_n_115 ,\mode_8b10b.gen_lane[3].i_lane_n_116 ,\mode_8b10b.gen_lane[3].i_lane_n_117 ,\mode_8b10b.gen_lane[3].i_lane_n_118 ,\mode_8b10b.gen_lane[3].i_lane_n_119 ,\mode_8b10b.gen_lane[3].i_lane_n_120 ,\mode_8b10b.gen_lane[3].i_lane_n_121 ,\mode_8b10b.gen_lane[3].i_lane_n_122 ,\mode_8b10b.gen_lane[3].i_lane_n_123 ,\mode_8b10b.gen_lane[3].i_lane_n_124 ,\mode_8b10b.gen_lane[3].i_lane_n_125 ,\mode_8b10b.gen_lane[3].i_lane_n_126 ,\mode_8b10b.gen_lane[3].i_lane_n_127 ,\mode_8b10b.gen_lane[3].i_lane_n_128 ,\mode_8b10b.gen_lane[2].i_lane_n_97 ,\mode_8b10b.gen_lane[2].i_lane_n_98 ,\mode_8b10b.gen_lane[2].i_lane_n_99 ,\mode_8b10b.gen_lane[2].i_lane_n_100 ,\mode_8b10b.gen_lane[2].i_lane_n_101 ,\mode_8b10b.gen_lane[2].i_lane_n_102 ,\mode_8b10b.gen_lane[2].i_lane_n_103 ,\mode_8b10b.gen_lane[2].i_lane_n_104 ,\mode_8b10b.gen_lane[2].i_lane_n_105 ,\mode_8b10b.gen_lane[2].i_lane_n_106 ,\mode_8b10b.gen_lane[2].i_lane_n_107 ,\mode_8b10b.gen_lane[2].i_lane_n_108 ,\mode_8b10b.gen_lane[2].i_lane_n_109 ,\mode_8b10b.gen_lane[2].i_lane_n_110 ,\mode_8b10b.gen_lane[2].i_lane_n_111 ,\mode_8b10b.gen_lane[2].i_lane_n_112 ,\mode_8b10b.gen_lane[2].i_lane_n_113 ,\mode_8b10b.gen_lane[2].i_lane_n_114 ,\mode_8b10b.gen_lane[2].i_lane_n_115 ,\mode_8b10b.gen_lane[2].i_lane_n_116 ,\mode_8b10b.gen_lane[2].i_lane_n_117 ,\mode_8b10b.gen_lane[2].i_lane_n_118 ,\mode_8b10b.gen_lane[2].i_lane_n_119 ,\mode_8b10b.gen_lane[2].i_lane_n_120 ,\mode_8b10b.gen_lane[2].i_lane_n_121 ,\mode_8b10b.gen_lane[2].i_lane_n_122 ,\mode_8b10b.gen_lane[2].i_lane_n_123 ,\mode_8b10b.gen_lane[2].i_lane_n_124 ,\mode_8b10b.gen_lane[2].i_lane_n_125 ,\mode_8b10b.gen_lane[2].i_lane_n_126 ,\mode_8b10b.gen_lane[2].i_lane_n_127 ,\mode_8b10b.gen_lane[2].i_lane_n_128 ,\mode_8b10b.gen_lane[1].i_lane_n_98 ,\mode_8b10b.gen_lane[1].i_lane_n_99 ,\mode_8b10b.gen_lane[1].i_lane_n_100 ,\mode_8b10b.gen_lane[1].i_lane_n_101 ,\mode_8b10b.gen_lane[1].i_lane_n_102 ,\mode_8b10b.gen_lane[1].i_lane_n_103 ,\mode_8b10b.gen_lane[1].i_lane_n_104 ,\mode_8b10b.gen_lane[1].i_lane_n_105 ,\mode_8b10b.gen_lane[1].i_lane_n_106 ,\mode_8b10b.gen_lane[1].i_lane_n_107 ,\mode_8b10b.gen_lane[1].i_lane_n_108 ,\mode_8b10b.gen_lane[1].i_lane_n_109 ,\mode_8b10b.gen_lane[1].i_lane_n_110 ,\mode_8b10b.gen_lane[1].i_lane_n_111 ,\mode_8b10b.gen_lane[1].i_lane_n_112 ,\mode_8b10b.gen_lane[1].i_lane_n_113 ,\mode_8b10b.gen_lane[1].i_lane_n_114 ,\mode_8b10b.gen_lane[1].i_lane_n_115 ,\mode_8b10b.gen_lane[1].i_lane_n_116 ,\mode_8b10b.gen_lane[1].i_lane_n_117 ,\mode_8b10b.gen_lane[1].i_lane_n_118 ,\mode_8b10b.gen_lane[1].i_lane_n_119 ,\mode_8b10b.gen_lane[1].i_lane_n_120 ,\mode_8b10b.gen_lane[1].i_lane_n_121 ,\mode_8b10b.gen_lane[1].i_lane_n_122 ,\mode_8b10b.gen_lane[1].i_lane_n_123 ,\mode_8b10b.gen_lane[1].i_lane_n_124 ,\mode_8b10b.gen_lane[1].i_lane_n_125 ,\mode_8b10b.gen_lane[1].i_lane_n_126 ,\mode_8b10b.gen_lane[1].i_lane_n_127 ,\mode_8b10b.gen_lane[1].i_lane_n_128 ,\mode_8b10b.gen_lane[1].i_lane_n_129 ,\mode_8b10b.gen_lane[0].i_lane_n_101 ,\mode_8b10b.gen_lane[0].i_lane_n_102 ,\mode_8b10b.gen_lane[0].i_lane_n_103 ,\mode_8b10b.gen_lane[0].i_lane_n_104 ,\mode_8b10b.gen_lane[0].i_lane_n_105 ,\mode_8b10b.gen_lane[0].i_lane_n_106 ,\mode_8b10b.gen_lane[0].i_lane_n_107 ,\mode_8b10b.gen_lane[0].i_lane_n_108 ,\mode_8b10b.gen_lane[0].i_lane_n_109 ,\mode_8b10b.gen_lane[0].i_lane_n_110 ,\mode_8b10b.gen_lane[0].i_lane_n_111 ,\mode_8b10b.gen_lane[0].i_lane_n_112 ,\mode_8b10b.gen_lane[0].i_lane_n_113 ,\mode_8b10b.gen_lane[0].i_lane_n_114 ,\mode_8b10b.gen_lane[0].i_lane_n_115 ,\mode_8b10b.gen_lane[0].i_lane_n_116 ,\mode_8b10b.gen_lane[0].i_lane_n_117 ,\mode_8b10b.gen_lane[0].i_lane_n_118 ,\mode_8b10b.gen_lane[0].i_lane_n_119 ,\mode_8b10b.gen_lane[0].i_lane_n_120 ,\mode_8b10b.gen_lane[0].i_lane_n_121 ,\mode_8b10b.gen_lane[0].i_lane_n_122 ,\mode_8b10b.gen_lane[0].i_lane_n_123 ,\mode_8b10b.gen_lane[0].i_lane_n_124 ,\mode_8b10b.gen_lane[0].i_lane_n_125 ,\mode_8b10b.gen_lane[0].i_lane_n_126 ,\mode_8b10b.gen_lane[0].i_lane_n_127 ,\mode_8b10b.gen_lane[0].i_lane_n_128 ,\mode_8b10b.gen_lane[0].i_lane_n_129 ,\mode_8b10b.gen_lane[0].i_lane_n_130 ,\mode_8b10b.gen_lane[0].i_lane_n_131 ,\mode_8b10b.gen_lane[0].i_lane_n_132 ,buffer_release_d1}),
        .Q({eof_reset_d,rx_data,rx_valid}),
        .SR(i_output_pipeline_stage_n_0),
        .device_clk(device_clk),
        .rx_eomf(\^rx_eomf ));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[0].i_lane_n_34 ),
        .Q(event_frame_alignment_error_per_lane[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(frame_align_err_thresh_met5_out),
        .Q(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0] ),
        .R(reset));
  system_rx_0_jesd204_rx_lane \mode_8b10b.gen_lane[0].i_lane 
       (.D(ifs_ready[0]),
        .E(\mode_8b10b.gen_lane[3].i_lane_n_29 ),
        .\FSM_onehot_state_reg[0] (\mode_8b10b.gen_lane[0].i_lane_n_35 ),
        .\FSM_onehot_state_reg[0]_0 (i_input_pipeline_stage_n_12),
        .\FSM_onehot_state_reg[0]_1 (cgs_reset[0]),
        .\FSM_onehot_state_reg[1] (status_lane_cgs_state[0]),
        .\FSM_onehot_state_reg[2] (status_lane_cgs_state[1]),
        .Q(\i_align_mux/charisk ),
        .SR(status_err_statistics_cnt0),
        .\beat_error_count_reg[1] (\mode_8b10b.gen_lane[0].i_lane_n_16 ),
        .buffer_ready_n(buffer_ready_n[0]),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(\mode_8b10b.gen_lane[0].i_lane_n_29 ),
        .cfg_octets_per_frame_1_sp_1(\mode_8b10b.gen_lane[0].i_lane_n_30 ),
        .cfg_octets_per_frame_2_sp_1(\mode_8b10b.gen_lane[0].i_lane_n_26 ),
        .cfg_octets_per_frame_3_sp_1(\mode_8b10b.gen_lane[0].i_lane_n_28 ),
        .cfg_octets_per_frame_4_sp_1(\mode_8b10b.gen_lane[0].i_lane_n_27 ),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe[9:2]),
        .cgs_beat_has_error(cgs_beat_has_error_11),
        .cgs_ready(cgs_ready[0]),
        .clk(clk),
        .device_clk(device_clk),
        .frame_align_err_thresh_met5_out(frame_align_err_thresh_met5_out),
        .\frame_align_reg[0]_0 (status_lane_latency[0]),
        .\frame_align_reg[0]_1 (i_input_pipeline_stage_n_8),
        .\frame_align_reg[1]_0 (status_lane_latency[1]),
        .\frame_align_reg[1]_1 (i_input_pipeline_stage_n_220),
        .\gen_k_char[3].eof_err_reg[3] (\mode_8b10b.gen_lane[1].i_lane_n_25 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\mode_8b10b.gen_lane[1].i_lane_n_26 ),
        .ifs_ready_reg_0(i_input_pipeline_stage_n_0),
        .ilas_config_addr(ilas_config_addr[1:0]),
        .ilas_config_data(ilas_config_data[31:0]),
        .ilas_config_valid_i_reg(ilas_config_valid[0]),
        .\in_charisk_d1_reg[3] (charisk28_6),
        .\in_data_d1_reg[31] (data),
        .\in_data_d1_reg[31]_0 (phy_data_r[31:0]),
        .\in_dly_reg[1] (i_input_pipeline_stage_n_159),
        .\in_dly_reg[35] ({in_8,charisk28_aligned_s_7}),
        .\mem_rd_data_reg[31] ({\mode_8b10b.gen_lane[0].i_lane_n_101 ,\mode_8b10b.gen_lane[0].i_lane_n_102 ,\mode_8b10b.gen_lane[0].i_lane_n_103 ,\mode_8b10b.gen_lane[0].i_lane_n_104 ,\mode_8b10b.gen_lane[0].i_lane_n_105 ,\mode_8b10b.gen_lane[0].i_lane_n_106 ,\mode_8b10b.gen_lane[0].i_lane_n_107 ,\mode_8b10b.gen_lane[0].i_lane_n_108 ,\mode_8b10b.gen_lane[0].i_lane_n_109 ,\mode_8b10b.gen_lane[0].i_lane_n_110 ,\mode_8b10b.gen_lane[0].i_lane_n_111 ,\mode_8b10b.gen_lane[0].i_lane_n_112 ,\mode_8b10b.gen_lane[0].i_lane_n_113 ,\mode_8b10b.gen_lane[0].i_lane_n_114 ,\mode_8b10b.gen_lane[0].i_lane_n_115 ,\mode_8b10b.gen_lane[0].i_lane_n_116 ,\mode_8b10b.gen_lane[0].i_lane_n_117 ,\mode_8b10b.gen_lane[0].i_lane_n_118 ,\mode_8b10b.gen_lane[0].i_lane_n_119 ,\mode_8b10b.gen_lane[0].i_lane_n_120 ,\mode_8b10b.gen_lane[0].i_lane_n_121 ,\mode_8b10b.gen_lane[0].i_lane_n_122 ,\mode_8b10b.gen_lane[0].i_lane_n_123 ,\mode_8b10b.gen_lane[0].i_lane_n_124 ,\mode_8b10b.gen_lane[0].i_lane_n_125 ,\mode_8b10b.gen_lane[0].i_lane_n_126 ,\mode_8b10b.gen_lane[0].i_lane_n_127 ,\mode_8b10b.gen_lane[0].i_lane_n_128 ,\mode_8b10b.gen_lane[0].i_lane_n_129 ,\mode_8b10b.gen_lane[0].i_lane_n_130 ,\mode_8b10b.gen_lane[0].i_lane_n_131 ,\mode_8b10b.gen_lane[0].i_lane_n_132 }),
        .\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] (\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[0] ),
        .\phy_char_err_reg[3]_0 ({i_input_pipeline_stage_n_13,i_input_pipeline_stage_n_14,i_input_pipeline_stage_n_15,i_input_pipeline_stage_n_16}),
        .\rd_addr_reg[7] (buffer_release_n),
        .reset(reset),
        .reset_0(\mode_8b10b.gen_lane[0].i_lane_n_34 ),
        .status_err_statistics_cnt(status_err_statistics_cnt[31:0]),
        .status_lane_frame_align_err_cnt(status_lane_frame_align_err_cnt[7:0]));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[1].i_lane_n_31 ),
        .Q(event_frame_alignment_error_per_lane[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(frame_align_err_thresh_met3_out),
        .Q(p_0_in),
        .R(reset));
  system_rx_0_jesd204_rx_lane_0 \mode_8b10b.gen_lane[1].i_lane 
       (.D(ifs_ready[1]),
        .E(\mode_8b10b.gen_lane[3].i_lane_n_29 ),
        .\FSM_onehot_state_reg[0] (\mode_8b10b.gen_lane[1].i_lane_n_32 ),
        .\FSM_onehot_state_reg[0]_0 (i_input_pipeline_stage_n_160),
        .\FSM_onehot_state_reg[0]_1 (cgs_reset[1]),
        .\FSM_onehot_state_reg[1] (status_lane_cgs_state[2]),
        .\FSM_onehot_state_reg[2] (status_lane_cgs_state[3]),
        .Q(\i_align_mux/charisk_13 ),
        .SR(status_err_statistics_cnt0),
        .\beat_error_count_reg[1] (\mode_8b10b.gen_lane[1].i_lane_n_14 ),
        .buffer_release_n_reg(buffer_ready_n[0]),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_lanes_disable(cfg_lanes_disable[1:0]),
        .cfg_lanes_disable_1_sp_1(\mode_8b10b.gen_lane[1].i_lane_n_24 ),
        .cfg_octets_per_frame(cfg_octets_per_frame[4:0]),
        .cfg_octets_per_frame_1_sp_1(\mode_8b10b.gen_lane[1].i_lane_n_26 ),
        .cfg_octets_per_frame_2_sp_1(\mode_8b10b.gen_lane[1].i_lane_n_25 ),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe[9:2]),
        .cgs_beat_has_error(cgs_beat_has_error_10),
        .clk(clk),
        .device_clk(device_clk),
        .event_unexpected_lane_state_error_INST_0_i_1(cgs_ready[0]),
        .frame_align_err_thresh_met3_out(frame_align_err_thresh_met3_out),
        .\frame_align_reg[0]_0 (status_lane_latency[14]),
        .\frame_align_reg[0]_1 (i_input_pipeline_stage_n_9),
        .\frame_align_reg[1]_0 (status_lane_latency[15]),
        .\frame_align_reg[1]_1 (i_input_pipeline_stage_n_221),
        .\gen_k_char[0].eof_err_reg[0] (\mode_8b10b.gen_lane[0].i_lane_n_26 ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\mode_8b10b.gen_lane[0].i_lane_n_28 ),
        .\gen_k_char[1].eof_err_reg[1] (\mode_8b10b.gen_lane[0].i_lane_n_29 ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\mode_8b10b.gen_lane[0].i_lane_n_30 ),
        .\gen_k_char[3].eof_err_reg[3] (\mode_8b10b.gen_lane[0].i_lane_n_27 ),
        .ifs_ready_reg_0(i_input_pipeline_stage_n_2),
        .ilas_config_addr(ilas_config_addr[3:2]),
        .ilas_config_data(ilas_config_data[63:32]),
        .ilas_config_valid_i_reg(ilas_config_valid[1]),
        .\in_charisk_d1_reg[3] (charisk28_3),
        .\in_data_d1_reg[31] (data_12),
        .\in_data_d1_reg[31]_0 (phy_data_r[63:32]),
        .\in_dly_reg[1] (i_input_pipeline_stage_n_179),
        .\in_dly_reg[35] ({in_5,charisk28_aligned_s_4}),
        .\mem_rd_data_reg[31] ({\mode_8b10b.gen_lane[1].i_lane_n_98 ,\mode_8b10b.gen_lane[1].i_lane_n_99 ,\mode_8b10b.gen_lane[1].i_lane_n_100 ,\mode_8b10b.gen_lane[1].i_lane_n_101 ,\mode_8b10b.gen_lane[1].i_lane_n_102 ,\mode_8b10b.gen_lane[1].i_lane_n_103 ,\mode_8b10b.gen_lane[1].i_lane_n_104 ,\mode_8b10b.gen_lane[1].i_lane_n_105 ,\mode_8b10b.gen_lane[1].i_lane_n_106 ,\mode_8b10b.gen_lane[1].i_lane_n_107 ,\mode_8b10b.gen_lane[1].i_lane_n_108 ,\mode_8b10b.gen_lane[1].i_lane_n_109 ,\mode_8b10b.gen_lane[1].i_lane_n_110 ,\mode_8b10b.gen_lane[1].i_lane_n_111 ,\mode_8b10b.gen_lane[1].i_lane_n_112 ,\mode_8b10b.gen_lane[1].i_lane_n_113 ,\mode_8b10b.gen_lane[1].i_lane_n_114 ,\mode_8b10b.gen_lane[1].i_lane_n_115 ,\mode_8b10b.gen_lane[1].i_lane_n_116 ,\mode_8b10b.gen_lane[1].i_lane_n_117 ,\mode_8b10b.gen_lane[1].i_lane_n_118 ,\mode_8b10b.gen_lane[1].i_lane_n_119 ,\mode_8b10b.gen_lane[1].i_lane_n_120 ,\mode_8b10b.gen_lane[1].i_lane_n_121 ,\mode_8b10b.gen_lane[1].i_lane_n_122 ,\mode_8b10b.gen_lane[1].i_lane_n_123 ,\mode_8b10b.gen_lane[1].i_lane_n_124 ,\mode_8b10b.gen_lane[1].i_lane_n_125 ,\mode_8b10b.gen_lane[1].i_lane_n_126 ,\mode_8b10b.gen_lane[1].i_lane_n_127 ,\mode_8b10b.gen_lane[1].i_lane_n_128 ,\mode_8b10b.gen_lane[1].i_lane_n_129 }),
        .\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] (p_0_in),
        .\phy_char_err_reg[3]_0 ({i_input_pipeline_stage_n_161,i_input_pipeline_stage_n_162,i_input_pipeline_stage_n_163,i_input_pipeline_stage_n_164}),
        .\rd_addr_reg[0] (buffer_release_n),
        .rdy_reg(\mode_8b10b.gen_lane[1].i_lane_n_30 ),
        .reset(reset),
        .reset_0(\mode_8b10b.gen_lane[1].i_lane_n_31 ),
        .status_err_statistics_cnt(status_err_statistics_cnt[63:32]),
        .status_lane_frame_align_err_cnt(status_lane_frame_align_err_cnt[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[2].i_lane_n_30 ),
        .Q(event_frame_alignment_error_per_lane[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(frame_align_err_thresh_met1_out),
        .Q(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2] ),
        .R(reset));
  system_rx_0_jesd204_rx_lane_1 \mode_8b10b.gen_lane[2].i_lane 
       (.D(ifs_ready[2]),
        .E(\mode_8b10b.gen_lane[3].i_lane_n_29 ),
        .\FSM_onehot_state_reg[0] (\mode_8b10b.gen_lane[2].i_lane_n_31 ),
        .\FSM_onehot_state_reg[0]_0 (i_input_pipeline_stage_n_180),
        .\FSM_onehot_state_reg[0]_1 (cgs_reset[2]),
        .\FSM_onehot_state_reg[1] (status_lane_cgs_state[4]),
        .\FSM_onehot_state_reg[2] (status_lane_cgs_state[5]),
        .Q(\i_align_mux/charisk_15 ),
        .SR(status_err_statistics_cnt0),
        .\beat_error_count_reg[1] (\mode_8b10b.gen_lane[2].i_lane_n_16 ),
        .buffer_ready_n(buffer_ready_n[2]),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_lanes_disable(cfg_lanes_disable[3:2]),
        .cfg_octets_per_frame(cfg_octets_per_frame[4:0]),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe[9:2]),
        .cgs_beat_has_error(cgs_beat_has_error_9),
        .cgs_ready(cgs_ready[2]),
        .clk(clk),
        .device_clk(device_clk),
        .event_unexpected_lane_state_error(\mode_8b10b.gen_lane[1].i_lane_n_30 ),
        .event_unexpected_lane_state_error_0(cgs_ready[3]),
        .frame_align_err_thresh_met1_out(frame_align_err_thresh_met1_out),
        .\frame_align_reg[0]_0 (status_lane_latency[28]),
        .\frame_align_reg[0]_1 (i_input_pipeline_stage_n_10),
        .\frame_align_reg[1]_0 (status_lane_latency[29]),
        .\frame_align_reg[1]_1 (i_input_pipeline_stage_n_222),
        .\gen_k_char[0].eof_err_reg[0] (\mode_8b10b.gen_lane[0].i_lane_n_26 ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\mode_8b10b.gen_lane[0].i_lane_n_28 ),
        .\gen_k_char[1].eof_err_reg[1] (\mode_8b10b.gen_lane[0].i_lane_n_29 ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\mode_8b10b.gen_lane[0].i_lane_n_30 ),
        .\gen_k_char[3].eof_err_reg[3] (\mode_8b10b.gen_lane[0].i_lane_n_27 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\mode_8b10b.gen_lane[1].i_lane_n_25 ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\mode_8b10b.gen_lane[1].i_lane_n_26 ),
        .ifs_ready_reg_0(i_input_pipeline_stage_n_4),
        .ilas_config_addr(ilas_config_addr[5:4]),
        .ilas_config_data(ilas_config_data[95:64]),
        .ilas_config_valid_i_reg(ilas_config_valid[2]),
        .\in_charisk_d1_reg[3] (charisk28_0),
        .\in_data_d1_reg[31] (data_14),
        .\in_data_d1_reg[31]_0 (phy_data_r[95:64]),
        .\in_dly_reg[1] (i_input_pipeline_stage_n_199),
        .\in_dly_reg[35] ({in_2,charisk28_aligned_s_1}),
        .\mem_rd_data_reg[31] ({\mode_8b10b.gen_lane[2].i_lane_n_97 ,\mode_8b10b.gen_lane[2].i_lane_n_98 ,\mode_8b10b.gen_lane[2].i_lane_n_99 ,\mode_8b10b.gen_lane[2].i_lane_n_100 ,\mode_8b10b.gen_lane[2].i_lane_n_101 ,\mode_8b10b.gen_lane[2].i_lane_n_102 ,\mode_8b10b.gen_lane[2].i_lane_n_103 ,\mode_8b10b.gen_lane[2].i_lane_n_104 ,\mode_8b10b.gen_lane[2].i_lane_n_105 ,\mode_8b10b.gen_lane[2].i_lane_n_106 ,\mode_8b10b.gen_lane[2].i_lane_n_107 ,\mode_8b10b.gen_lane[2].i_lane_n_108 ,\mode_8b10b.gen_lane[2].i_lane_n_109 ,\mode_8b10b.gen_lane[2].i_lane_n_110 ,\mode_8b10b.gen_lane[2].i_lane_n_111 ,\mode_8b10b.gen_lane[2].i_lane_n_112 ,\mode_8b10b.gen_lane[2].i_lane_n_113 ,\mode_8b10b.gen_lane[2].i_lane_n_114 ,\mode_8b10b.gen_lane[2].i_lane_n_115 ,\mode_8b10b.gen_lane[2].i_lane_n_116 ,\mode_8b10b.gen_lane[2].i_lane_n_117 ,\mode_8b10b.gen_lane[2].i_lane_n_118 ,\mode_8b10b.gen_lane[2].i_lane_n_119 ,\mode_8b10b.gen_lane[2].i_lane_n_120 ,\mode_8b10b.gen_lane[2].i_lane_n_121 ,\mode_8b10b.gen_lane[2].i_lane_n_122 ,\mode_8b10b.gen_lane[2].i_lane_n_123 ,\mode_8b10b.gen_lane[2].i_lane_n_124 ,\mode_8b10b.gen_lane[2].i_lane_n_125 ,\mode_8b10b.gen_lane[2].i_lane_n_126 ,\mode_8b10b.gen_lane[2].i_lane_n_127 ,\mode_8b10b.gen_lane[2].i_lane_n_128 }),
        .\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] (\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[2] ),
        .\mode_8b10b.unexpected_lane_state_error06_in (\mode_8b10b.unexpected_lane_state_error06_in ),
        .\phy_char_err_reg[3]_0 ({i_input_pipeline_stage_n_181,i_input_pipeline_stage_n_182,i_input_pipeline_stage_n_183,i_input_pipeline_stage_n_184}),
        .\rd_addr_reg[7] (buffer_release_n),
        .reset(reset),
        .reset_0(\mode_8b10b.gen_lane[2].i_lane_n_30 ),
        .status_err_statistics_cnt(status_err_statistics_cnt[95:64]),
        .status_lane_frame_align_err_cnt(status_lane_frame_align_err_cnt[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mode_8b10b.gen_lane[3].i_lane_n_28 ),
        .Q(event_frame_alignment_error_per_lane[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(frame_align_err_thresh_met),
        .Q(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3] ),
        .R(reset));
  system_rx_0_jesd204_rx_lane_2 \mode_8b10b.gen_lane[3].i_lane 
       (.D(ifs_ready[3]),
        .E(\mode_8b10b.gen_lane[3].i_lane_n_29 ),
        .\FSM_onehot_state_reg[0] (\mode_8b10b.gen_lane[3].i_lane_n_30 ),
        .\FSM_onehot_state_reg[0]_0 (i_input_pipeline_stage_n_200),
        .\FSM_onehot_state_reg[0]_1 (cgs_reset[3]),
        .\FSM_onehot_state_reg[1] (status_lane_cgs_state[6]),
        .\FSM_onehot_state_reg[2] (status_lane_cgs_state[7]),
        .Q(\i_align_mux/charisk_17 ),
        .SR(status_err_statistics_cnt0),
        .\beat_error_count_reg[1] (\mode_8b10b.gen_lane[3].i_lane_n_15 ),
        .buffer_release_n_reg(buffer_ready_n[2]),
        .buffer_release_n_reg_0(\mode_8b10b.gen_lane[1].i_lane_n_24 ),
        .buffer_release_opportunity(buffer_release_opportunity),
        .buffer_release_opportunity_reg(\mode_8b10b.gen_lane[3].i_lane_n_32 ),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_lanes_disable(cfg_lanes_disable[3:2]),
        .cfg_octets_per_frame(cfg_octets_per_frame[4:0]),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe[9:2]),
        .cgs_beat_has_error(cgs_beat_has_error),
        .clk(clk),
        .device_clk(device_clk),
        .frame_align_err_thresh_met(frame_align_err_thresh_met),
        .\frame_align_reg[0]_0 (status_lane_latency[42]),
        .\frame_align_reg[0]_1 (i_input_pipeline_stage_n_11),
        .\frame_align_reg[1]_0 (status_lane_latency[43]),
        .\frame_align_reg[1]_1 (i_input_pipeline_stage_n_223),
        .\gen_k_char[0].eof_err_reg[0] (\mode_8b10b.gen_lane[0].i_lane_n_26 ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\mode_8b10b.gen_lane[0].i_lane_n_28 ),
        .\gen_k_char[1].eof_err_reg[1] (\mode_8b10b.gen_lane[0].i_lane_n_29 ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\mode_8b10b.gen_lane[0].i_lane_n_30 ),
        .\gen_k_char[3].eof_err_reg[3] (\mode_8b10b.gen_lane[0].i_lane_n_27 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\mode_8b10b.gen_lane[1].i_lane_n_25 ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\mode_8b10b.gen_lane[1].i_lane_n_26 ),
        .ifs_ready_reg_0(i_input_pipeline_stage_n_6),
        .ilas_config_addr(ilas_config_addr[7:6]),
        .ilas_config_data(ilas_config_data[127:96]),
        .ilas_config_valid_i_reg(ilas_config_valid[3]),
        .\in_charisk_d1_reg[3] (charisk28),
        .\in_data_d1_reg[31] (data_16),
        .\in_data_d1_reg[31]_0 (phy_data_r[127:96]),
        .\in_dly_reg[1] (i_input_pipeline_stage_n_219),
        .\in_dly_reg[35] ({in,charisk28_aligned_s}),
        .\mem_rd_data_reg[31] ({\mode_8b10b.gen_lane[3].i_lane_n_97 ,\mode_8b10b.gen_lane[3].i_lane_n_98 ,\mode_8b10b.gen_lane[3].i_lane_n_99 ,\mode_8b10b.gen_lane[3].i_lane_n_100 ,\mode_8b10b.gen_lane[3].i_lane_n_101 ,\mode_8b10b.gen_lane[3].i_lane_n_102 ,\mode_8b10b.gen_lane[3].i_lane_n_103 ,\mode_8b10b.gen_lane[3].i_lane_n_104 ,\mode_8b10b.gen_lane[3].i_lane_n_105 ,\mode_8b10b.gen_lane[3].i_lane_n_106 ,\mode_8b10b.gen_lane[3].i_lane_n_107 ,\mode_8b10b.gen_lane[3].i_lane_n_108 ,\mode_8b10b.gen_lane[3].i_lane_n_109 ,\mode_8b10b.gen_lane[3].i_lane_n_110 ,\mode_8b10b.gen_lane[3].i_lane_n_111 ,\mode_8b10b.gen_lane[3].i_lane_n_112 ,\mode_8b10b.gen_lane[3].i_lane_n_113 ,\mode_8b10b.gen_lane[3].i_lane_n_114 ,\mode_8b10b.gen_lane[3].i_lane_n_115 ,\mode_8b10b.gen_lane[3].i_lane_n_116 ,\mode_8b10b.gen_lane[3].i_lane_n_117 ,\mode_8b10b.gen_lane[3].i_lane_n_118 ,\mode_8b10b.gen_lane[3].i_lane_n_119 ,\mode_8b10b.gen_lane[3].i_lane_n_120 ,\mode_8b10b.gen_lane[3].i_lane_n_121 ,\mode_8b10b.gen_lane[3].i_lane_n_122 ,\mode_8b10b.gen_lane[3].i_lane_n_123 ,\mode_8b10b.gen_lane[3].i_lane_n_124 ,\mode_8b10b.gen_lane[3].i_lane_n_125 ,\mode_8b10b.gen_lane[3].i_lane_n_126 ,\mode_8b10b.gen_lane[3].i_lane_n_127 ,\mode_8b10b.gen_lane[3].i_lane_n_128 }),
        .\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] (\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg_n_0_[3] ),
        .\phy_char_err_reg[3]_0 ({i_input_pipeline_stage_n_201,i_input_pipeline_stage_n_202,i_input_pipeline_stage_n_203,i_input_pipeline_stage_n_204}),
        .\rd_addr_reg[7] (buffer_release_n),
        .rdy_reg(cgs_ready[3]),
        .reset(reset),
        .reset_0(\mode_8b10b.gen_lane[3].i_lane_n_28 ),
        .status_err_statistics_cnt(status_err_statistics_cnt[127:96]),
        .status_lane_frame_align_err_cnt(status_lane_frame_align_err_cnt[31:24]));
  system_rx_0_jesd204_lane_latency_monitor \mode_8b10b.i_lane_latency_monitor 
       (.Q(\mode_8b10b.ifs_ready_d1 ),
        .clk(clk),
        .latency_monitor_reset(latency_monitor_reset),
        .status_lane_ifs_ready(status_lane_ifs_ready),
        .status_lane_latency({status_lane_latency[55:44],status_lane_latency[41:30],status_lane_latency[27:16],status_lane_latency[13:2]}));
  system_rx_0_jesd204_rx_ctrl \mode_8b10b.i_rx_ctrl 
       (.\FSM_onehot_state_reg[3]_0 (\mode_8b10b.gen_lane[1].i_lane_n_30 ),
        .Q(cgs_reset),
        .SR(status_err_statistics_cnt0),
        .cfg_lanes_disable(cfg_lanes_disable),
        .cfg_links_disable(cfg_links_disable),
        .cgs_ready(cgs_ready[3:2]),
        .clk(clk),
        .ctrl_err_statistics_reset(ctrl_err_statistics_reset),
        .event_unexpected_lane_state_error(event_unexpected_lane_state_error),
        .\ifs_rst_reg[3]_0 (ifs_reset),
        .latency_monitor_reset(latency_monitor_reset),
        .\mode_8b10b.unexpected_lane_state_error06_in (\mode_8b10b.unexpected_lane_state_error06_in ),
        .\mode_8b10b.unexpected_lane_state_error_d (\mode_8b10b.unexpected_lane_state_error_d ),
        .p_7_in(p_7_in),
        .phy_en_char_align(phy_en_char_align),
        .reset(reset),
        .status_ctrl_state(status_ctrl_state),
        .sync(sync),
        .\sync_n_reg[0]_0 (lmfc_edge));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.ifs_ready_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready[0]),
        .Q(\mode_8b10b.ifs_ready_d1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.ifs_ready_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready[1]),
        .Q(\mode_8b10b.ifs_ready_d1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.ifs_ready_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready[2]),
        .Q(\mode_8b10b.ifs_ready_d1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.ifs_ready_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready[3]),
        .Q(\mode_8b10b.ifs_ready_d1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mode_8b10b.unexpected_lane_state_error_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_7_in),
        .Q(\mode_8b10b.unexpected_lane_state_error_d ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_sof[3]_INST_0_i_1 
       (.I0(device_cfg_octets_per_frame[7]),
        .I1(device_cfg_octets_per_frame[4]),
        .I2(device_cfg_octets_per_frame[6]),
        .I3(device_cfg_octets_per_frame[5]),
        .O(\rx_sof[3]_INST_0_i_1_n_0 ));
endmodule

module system_rx_0_jesd204_rx_cgs
   (rdy_reg_0,
    \beat_error_count_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    SR,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    clk,
    \FSM_onehot_state_reg[0]_1 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_2 );
  output rdy_reg_0;
  output \beat_error_count_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]SR;
  output \FSM_onehot_state_reg[0]_0 ;
  output \FSM_onehot_state_reg[2]_0 ;
  input clk;
  input \FSM_onehot_state_reg[0]_1 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;

  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[1]_i_1__2_n_0 ;
  wire \FSM_onehot_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire [0:0]SR;
  wire \beat_error_count[0]_i_1__2_n_0 ;
  wire \beat_error_count[1]_i_1__2_n_0 ;
  wire \beat_error_count_reg[1]_0 ;
  wire \beat_error_count_reg_n_0_[0] ;
  wire \beat_error_count_reg_n_0_[1] ;
  wire cgs_beat_has_error;
  wire clk;
  wire rdy_i_1__2_n_0;
  wire rdy_reg_0;

  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_6__2 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .O(\beat_error_count_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[0]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \beat_error_count[0]_i_1__2 
       (.I0(\beat_error_count_reg_n_0_[0] ),
        .I1(cgs_beat_has_error),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \beat_error_count[1]_i_1__2 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[1]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[0]_i_1__2_n_0 ),
        .Q(\beat_error_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[1]_i_1__2_n_0 ),
        .Q(\beat_error_count_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \phy_char_err[3]_i_1__2 
       (.I0(rdy_reg_0),
        .O(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    rdy_i_1__2
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(rdy_reg_0),
        .O(rdy_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rdy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_i_1__2_n_0),
        .Q(rdy_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_cgs" *) 
module system_rx_0_jesd204_rx_cgs_14
   (cgs_ready,
    \beat_error_count_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    SR,
    rdy_reg_0,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    clk,
    cfg_lanes_disable,
    event_unexpected_lane_state_error_INST_0_i_1,
    \FSM_onehot_state_reg[0]_1 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_2 );
  output [0:0]cgs_ready;
  output \beat_error_count_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]SR;
  output rdy_reg_0;
  output \FSM_onehot_state_reg[0]_0 ;
  output \FSM_onehot_state_reg[2]_0 ;
  input clk;
  input [1:0]cfg_lanes_disable;
  input [0:0]event_unexpected_lane_state_error_INST_0_i_1;
  input \FSM_onehot_state_reg[0]_1 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;

  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire [0:0]SR;
  wire \beat_error_count[0]_i_1__0_n_0 ;
  wire \beat_error_count[1]_i_1__0_n_0 ;
  wire \beat_error_count_reg[1]_0 ;
  wire \beat_error_count_reg_n_0_[0] ;
  wire \beat_error_count_reg_n_0_[1] ;
  wire [1:0]cfg_lanes_disable;
  wire cgs_beat_has_error;
  wire [0:0]cgs_ready;
  wire clk;
  wire [0:0]event_unexpected_lane_state_error_INST_0_i_1;
  wire rdy_i_1__0_n_0;
  wire rdy_reg_0;

  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_6__0 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .O(\beat_error_count_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[0]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \beat_error_count[0]_i_1__0 
       (.I0(\beat_error_count_reg_n_0_[0] ),
        .I1(cgs_beat_has_error),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \beat_error_count[1]_i_1__0 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[0]_i_1__0_n_0 ),
        .Q(\beat_error_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[1]_i_1__0_n_0 ),
        .Q(\beat_error_count_reg_n_0_[1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h111F)) 
    event_unexpected_lane_state_error_INST_0_i_2
       (.I0(cgs_ready),
        .I1(cfg_lanes_disable[1]),
        .I2(event_unexpected_lane_state_error_INST_0_i_1),
        .I3(cfg_lanes_disable[0]),
        .O(rdy_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \phy_char_err[3]_i_1__0 
       (.I0(cgs_ready),
        .O(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    rdy_i_1__0
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(cgs_ready),
        .O(rdy_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rdy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_i_1__0_n_0),
        .Q(cgs_ready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_cgs" *) 
module system_rx_0_jesd204_rx_cgs_22
   (rdy_reg_0,
    \beat_error_count_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    SR,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    clk,
    \FSM_onehot_state_reg[0]_1 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_2 );
  output rdy_reg_0;
  output \beat_error_count_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]SR;
  output \FSM_onehot_state_reg[0]_0 ;
  output \FSM_onehot_state_reg[2]_0 ;
  input clk;
  input \FSM_onehot_state_reg[0]_1 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire [0:0]SR;
  wire \beat_error_count[0]_i_1_n_0 ;
  wire \beat_error_count[1]_i_1_n_0 ;
  wire \beat_error_count_reg[1]_0 ;
  wire \beat_error_count_reg_n_0_[0] ;
  wire \beat_error_count_reg_n_0_[1] ;
  wire cgs_beat_has_error;
  wire clk;
  wire rdy_i_1_n_0;
  wire rdy_reg_0;

  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_6 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .O(\beat_error_count_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[0]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \beat_error_count[0]_i_1 
       (.I0(\beat_error_count_reg_n_0_[0] ),
        .I1(cgs_beat_has_error),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \beat_error_count[1]_i_1 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[0]_i_1_n_0 ),
        .Q(\beat_error_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[1]_i_1_n_0 ),
        .Q(\beat_error_count_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \phy_char_err[3]_i_1 
       (.I0(rdy_reg_0),
        .O(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    rdy_i_1
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(rdy_reg_0),
        .O(rdy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rdy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_i_1_n_0),
        .Q(rdy_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_cgs" *) 
module system_rx_0_jesd204_rx_cgs_6
   (rdy_reg_0,
    \beat_error_count_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    SR,
    \mode_8b10b.unexpected_lane_state_error06_in ,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    clk,
    cfg_lanes_disable,
    event_unexpected_lane_state_error,
    event_unexpected_lane_state_error_0,
    \FSM_onehot_state_reg[0]_1 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_2 );
  output rdy_reg_0;
  output \beat_error_count_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]SR;
  output \mode_8b10b.unexpected_lane_state_error06_in ;
  output \FSM_onehot_state_reg[0]_0 ;
  output \FSM_onehot_state_reg[2]_0 ;
  input clk;
  input [1:0]cfg_lanes_disable;
  input event_unexpected_lane_state_error;
  input [0:0]event_unexpected_lane_state_error_0;
  input \FSM_onehot_state_reg[0]_1 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;

  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[1]_i_1__1_n_0 ;
  wire \FSM_onehot_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire [0:0]SR;
  wire \beat_error_count[0]_i_1__1_n_0 ;
  wire \beat_error_count[1]_i_1__1_n_0 ;
  wire \beat_error_count_reg[1]_0 ;
  wire \beat_error_count_reg_n_0_[0] ;
  wire \beat_error_count_reg_n_0_[1] ;
  wire [1:0]cfg_lanes_disable;
  wire cgs_beat_has_error;
  wire clk;
  wire event_unexpected_lane_state_error;
  wire [0:0]event_unexpected_lane_state_error_0;
  wire \mode_8b10b.unexpected_lane_state_error06_in ;
  wire rdy_i_1__1_n_0;
  wire rdy_reg_0;

  LUT5 #(
    .INIT(32'hFFFFE222)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\FSM_onehot_state_reg[0]_1 ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .O(\FSM_onehot_state[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_6__1 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .O(\beat_error_count_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[0]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "CGS_STATE_CHECK:010,CGS_STATE_DATA:100,CGS_STATE_INIT:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \beat_error_count[0]_i_1__1 
       (.I0(\beat_error_count_reg_n_0_[0] ),
        .I1(cgs_beat_has_error),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \beat_error_count[1]_i_1__1 
       (.I0(\beat_error_count_reg_n_0_[1] ),
        .I1(\beat_error_count_reg_n_0_[0] ),
        .I2(cgs_beat_has_error),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .O(\beat_error_count[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[0]_i_1__1_n_0 ),
        .Q(\beat_error_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \beat_error_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\beat_error_count[1]_i_1__1_n_0 ),
        .Q(\beat_error_count_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1F1F1FF)) 
    event_unexpected_lane_state_error_INST_0_i_1
       (.I0(cfg_lanes_disable[0]),
        .I1(rdy_reg_0),
        .I2(event_unexpected_lane_state_error),
        .I3(event_unexpected_lane_state_error_0),
        .I4(cfg_lanes_disable[1]),
        .O(\mode_8b10b.unexpected_lane_state_error06_in ));
  LUT1 #(
    .INIT(2'h1)) 
    \phy_char_err[3]_i_1__1 
       (.I0(rdy_reg_0),
        .O(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    rdy_i_1__1
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(rdy_reg_0),
        .O(rdy_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rdy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_i_1__1_n_0),
        .Q(rdy_reg_0),
        .R(1'b0));
endmodule

module system_rx_0_jesd204_rx_ctrl
   (phy_en_char_align,
    sync,
    latency_monitor_reset,
    SR,
    event_unexpected_lane_state_error,
    p_7_in,
    status_ctrl_state,
    Q,
    \ifs_rst_reg[3]_0 ,
    clk,
    reset,
    ctrl_err_statistics_reset,
    \FSM_onehot_state_reg[3]_0 ,
    cfg_lanes_disable,
    cgs_ready,
    \mode_8b10b.unexpected_lane_state_error_d ,
    \mode_8b10b.unexpected_lane_state_error06_in ,
    \sync_n_reg[0]_0 ,
    cfg_links_disable);
  output phy_en_char_align;
  output [0:0]sync;
  output latency_monitor_reset;
  output [0:0]SR;
  output event_unexpected_lane_state_error;
  output p_7_in;
  output [1:0]status_ctrl_state;
  output [3:0]Q;
  output [3:0]\ifs_rst_reg[3]_0 ;
  input clk;
  input reset;
  input ctrl_err_statistics_reset;
  input \FSM_onehot_state_reg[3]_0 ;
  input [3:0]cfg_lanes_disable;
  input [1:0]cgs_ready;
  input \mode_8b10b.unexpected_lane_state_error_d ;
  input \mode_8b10b.unexpected_lane_state_error06_in ;
  input \sync_n_reg[0]_0 ;
  input [0:0]cfg_links_disable;

  wire \FSM_onehot_state[0]_i_1__3_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_4_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]cfg_lanes_disable;
  wire [0:0]cfg_links_disable;
  wire [1:0]cgs_ready;
  wire cgs_rst0;
  wire clk;
  wire ctrl_err_statistics_reset;
  wire en_align;
  wire event_unexpected_lane_state_error;
  wire \good_counter[7]_i_1_n_0 ;
  wire \good_counter[7]_i_3_n_0 ;
  wire [7:0]good_counter_reg;
  wire goto_next_state_s;
  wire \ifs_rst[3]_i_1_n_0 ;
  wire [3:0]\ifs_rst_reg[3]_0 ;
  wire latency_monitor_reset;
  wire latency_monitor_reset_i_1_n_0;
  wire \mode_8b10b.unexpected_lane_state_error06_in ;
  wire \mode_8b10b.unexpected_lane_state_error_d ;
  wire [7:0]p_0_in;
  wire p_7_in;
  wire phy_en_char_align;
  wire reset;
  wire state_good__3;
  wire [1:0]status_ctrl_state;
  wire \status_err_statistics_cnt[31]_i_3__2_n_0 ;
  wire [0:0]sync;
  wire \sync_n[0]_i_1_n_0 ;
  wire \sync_n_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_state[0]_i_1__3 
       (.I0(en_align),
        .I1(cgs_rst0),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(state_good__3),
        .O(\FSM_onehot_state[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4001)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\status_err_statistics_cnt[31]_i_3__2_n_0 ),
        .I1(good_counter_reg[6]),
        .I2(good_counter_reg[7]),
        .I3(en_align),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(goto_next_state_s));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(state_good__3),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(cgs_rst0),
        .I4(en_align),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(cgs_rst0),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg[3]_0 ),
        .I4(\FSM_onehot_state[3]_i_4_n_0 ),
        .O(state_good__3));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    \FSM_onehot_state[3]_i_4 
       (.I0(en_align),
        .I1(cfg_lanes_disable[2]),
        .I2(cgs_ready[0]),
        .I3(cgs_ready[1]),
        .I4(cfg_lanes_disable[3]),
        .O(\FSM_onehot_state[3]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(goto_next_state_s),
        .D(\FSM_onehot_state[0]_i_1__3_n_0 ),
        .Q(cgs_rst0),
        .S(reset));
  (* FSM_ENCODED_STATES = "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(goto_next_state_s),
        .D(cgs_rst0),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(goto_next_state_s),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(en_align),
        .R(reset));
  (* FSM_ENCODED_STATES = "iSTATE:1000,STATE_WAIT_FOR_PHY:0010,STATE_CGS:0100,STATE_RESET:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(goto_next_state_s),
        .D(\FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(reset));
  FDSE #(
    .INIT(1'b1)) 
    \cgs_rst_reg[0] 
       (.C(clk),
        .CE(en_align),
        .D(cfg_lanes_disable[0]),
        .Q(Q[0]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \cgs_rst_reg[1] 
       (.C(clk),
        .CE(en_align),
        .D(cfg_lanes_disable[1]),
        .Q(Q[1]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \cgs_rst_reg[2] 
       (.C(clk),
        .CE(en_align),
        .D(cfg_lanes_disable[2]),
        .Q(Q[2]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \cgs_rst_reg[3] 
       (.C(clk),
        .CE(en_align),
        .D(cfg_lanes_disable[3]),
        .Q(Q[3]),
        .S(cgs_rst0));
  FDRE #(
    .INIT(1'b0)) 
    en_align_reg
       (.C(clk),
        .CE(1'b1),
        .D(en_align),
        .Q(phy_en_char_align),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h55400000)) 
    event_unexpected_lane_state_error_INST_0
       (.I0(\mode_8b10b.unexpected_lane_state_error_d ),
        .I1(en_align),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\mode_8b10b.unexpected_lane_state_error06_in ),
        .O(event_unexpected_lane_state_error));
  LUT1 #(
    .INIT(2'h1)) 
    \good_counter[0]_i_1 
       (.I0(good_counter_reg[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \good_counter[1]_i_1 
       (.I0(good_counter_reg[0]),
        .I1(good_counter_reg[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \good_counter[2]_i_1 
       (.I0(good_counter_reg[1]),
        .I1(good_counter_reg[0]),
        .I2(good_counter_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \good_counter[3]_i_1 
       (.I0(good_counter_reg[2]),
        .I1(good_counter_reg[0]),
        .I2(good_counter_reg[1]),
        .I3(good_counter_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \good_counter[4]_i_1 
       (.I0(good_counter_reg[3]),
        .I1(good_counter_reg[1]),
        .I2(good_counter_reg[0]),
        .I3(good_counter_reg[2]),
        .I4(good_counter_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \good_counter[5]_i_1 
       (.I0(good_counter_reg[2]),
        .I1(good_counter_reg[0]),
        .I2(good_counter_reg[1]),
        .I3(good_counter_reg[3]),
        .I4(good_counter_reg[4]),
        .I5(good_counter_reg[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \good_counter[6]_i_1 
       (.I0(good_counter_reg[5]),
        .I1(good_counter_reg[4]),
        .I2(good_counter_reg[3]),
        .I3(\good_counter[7]_i_3_n_0 ),
        .I4(good_counter_reg[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hDFDDDDDDDDDDDDDF)) 
    \good_counter[7]_i_1 
       (.I0(state_good__3),
        .I1(reset),
        .I2(\status_err_statistics_cnt[31]_i_3__2_n_0 ),
        .I3(good_counter_reg[6]),
        .I4(good_counter_reg[7]),
        .I5(en_align),
        .O(\good_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \good_counter[7]_i_2 
       (.I0(good_counter_reg[6]),
        .I1(\good_counter[7]_i_3_n_0 ),
        .I2(good_counter_reg[3]),
        .I3(good_counter_reg[4]),
        .I4(good_counter_reg[5]),
        .I5(good_counter_reg[7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \good_counter[7]_i_3 
       (.I0(good_counter_reg[1]),
        .I1(good_counter_reg[0]),
        .I2(good_counter_reg[2]),
        .O(\good_counter[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(good_counter_reg[0]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(good_counter_reg[1]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(good_counter_reg[2]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(good_counter_reg[3]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(good_counter_reg[4]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(good_counter_reg[5]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(good_counter_reg[6]),
        .R(\good_counter[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \good_counter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(good_counter_reg[7]),
        .R(\good_counter[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ifs_rst[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\sync_n_reg[0]_0 ),
        .O(\ifs_rst[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ifs_rst_reg[0] 
       (.C(clk),
        .CE(\ifs_rst[3]_i_1_n_0 ),
        .D(cfg_lanes_disable[0]),
        .Q(\ifs_rst_reg[3]_0 [0]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \ifs_rst_reg[1] 
       (.C(clk),
        .CE(\ifs_rst[3]_i_1_n_0 ),
        .D(cfg_lanes_disable[1]),
        .Q(\ifs_rst_reg[3]_0 [1]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \ifs_rst_reg[2] 
       (.C(clk),
        .CE(\ifs_rst[3]_i_1_n_0 ),
        .D(cfg_lanes_disable[2]),
        .Q(\ifs_rst_reg[3]_0 [2]),
        .S(cgs_rst0));
  FDSE #(
    .INIT(1'b1)) 
    \ifs_rst_reg[3] 
       (.C(clk),
        .CE(\ifs_rst[3]_i_1_n_0 ),
        .D(cfg_lanes_disable[3]),
        .Q(\ifs_rst_reg[3]_0 [3]),
        .S(cgs_rst0));
  LUT4 #(
    .INIT(16'hFF70)) 
    latency_monitor_reset_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\sync_n_reg[0]_0 ),
        .I2(latency_monitor_reset),
        .I3(cgs_rst0),
        .O(latency_monitor_reset_i_1_n_0));
  FDRE latency_monitor_reset_reg
       (.C(clk),
        .CE(1'b1),
        .D(latency_monitor_reset_i_1_n_0),
        .Q(latency_monitor_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \mode_8b10b.unexpected_lane_state_error_d_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(en_align),
        .I3(\mode_8b10b.unexpected_lane_state_error06_in ),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_ctrl_state[0]_INST_0 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(status_ctrl_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_ctrl_state[1]_INST_0 
       (.I0(en_align),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(status_ctrl_state[1]));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \status_err_statistics_cnt[31]_i_1__2 
       (.I0(ctrl_err_statistics_reset),
        .I1(reset),
        .I2(\status_err_statistics_cnt[31]_i_3__2_n_0 ),
        .I3(en_align),
        .I4(good_counter_reg[7]),
        .I5(good_counter_reg[6]),
        .O(SR));
  LUT5 #(
    .INIT(32'hF7FFFFFE)) 
    \status_err_statistics_cnt[31]_i_3__2 
       (.I0(good_counter_reg[4]),
        .I1(good_counter_reg[5]),
        .I2(\good_counter[7]_i_3_n_0 ),
        .I3(en_align),
        .I4(good_counter_reg[3]),
        .O(\status_err_statistics_cnt[31]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEF222)) 
    \sync_n[0]_i_1 
       (.I0(sync),
        .I1(en_align),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\sync_n_reg[0]_0 ),
        .I4(cfg_links_disable),
        .I5(cgs_rst0),
        .O(\sync_n[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \sync_n_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sync_n[0]_i_1_n_0 ),
        .Q(sync),
        .R(1'b0));
endmodule

module system_rx_0_jesd204_rx_frame_align
   (align_err,
    align_good,
    Q,
    cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1] ,
    default_eof,
    \beat_cnt_frame_reg[0] ,
    \cfg_octets_per_multiframe[8] ,
    frame_align_err_thresh_met,
    reset_0,
    buffer_ready_n,
    \gen_k_char[1].eof_err_reg0 ,
    clk,
    \gen_k_char[2].eof_err_reg0 ,
    \gen_k_char[3].eof_err_reg0 ,
    char_is_a,
    \gen_k_char[0].eof_err_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    \gen_k_char[3].eomf_good_reg0 ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    \gen_k_char[3].eof_err_reg[3]_3 ,
    cfg_octets_per_multiframe,
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] ,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ,
    \beat_cnt_mod_3_reg[1]_0 ,
    \beat_cnt_mod_3_reg[0] ,
    \beat_cnt_frame_reg[0]_0 ,
    SR,
    \beat_cnt_mf_reg[0] );
  output align_err;
  output align_good;
  output [7:0]Q;
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1] ;
  output [0:0]default_eof;
  output [0:0]\beat_cnt_frame_reg[0] ;
  output \cfg_octets_per_multiframe[8] ;
  output frame_align_err_thresh_met;
  output reset_0;
  input [0:0]buffer_ready_n;
  input \gen_k_char[1].eof_err_reg0 ;
  input clk;
  input \gen_k_char[2].eof_err_reg0 ;
  input \gen_k_char[3].eof_err_reg0 ;
  input [2:0]char_is_a;
  input \gen_k_char[0].eof_err_reg0 ;
  input \gen_k_char[3].eomf_err_reg0 ;
  input \gen_k_char[3].eomf_good_reg0 ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input \gen_k_char[3].eof_err_reg[3]_3 ;
  input [7:0]cfg_octets_per_multiframe;
  input \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] ;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ;
  input \beat_cnt_mod_3_reg[1]_0 ;
  input \beat_cnt_mod_3_reg[0] ;
  input \beat_cnt_frame_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\beat_cnt_mf_reg[0] ;

  wire [7:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire \align_err_cnt[0]_i_1__2_n_0 ;
  wire \align_err_cnt[1]_i_1__2_n_0 ;
  wire \align_err_cnt[2]_i_1__2_n_0 ;
  wire \align_err_cnt[3]_i_1__2_n_0 ;
  wire \align_err_cnt[3]_i_3_n_0 ;
  wire \align_err_cnt[3]_i_4_n_0 ;
  wire \align_err_cnt[3]_i_5_n_0 ;
  wire \align_err_cnt[4]_i_1__2_n_0 ;
  wire \align_err_cnt[5]_i_1__2_n_0 ;
  wire \align_err_cnt[6]_i_1__2_n_0 ;
  wire \align_err_cnt[7]_i_2__2_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_1 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_2 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_3 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_4 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_5 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_6 ;
  wire \align_err_cnt_reg[3]_i_2__2_n_7 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_0 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_1 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_2 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_3 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_4 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_5 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_6 ;
  wire \align_err_cnt_reg[7]_i_4__2_n_7 ;
  wire align_err_i_1__2_n_0;
  wire align_err_i_2__2_n_0;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire [0:0]\beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0] ;
  wire \beat_cnt_mod_3_reg[1] ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire [0:0]buffer_ready_n;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire [2:0]char_is_a;
  wire clk;
  wire [2:0]count_ones_return;
  wire [2:0]cur_align_err_cnt;
  wire \cur_align_err_cnt[0]_i_2__2_n_0 ;
  wire \cur_align_err_cnt[1]_i_2__2_n_0 ;
  wire \cur_align_err_cnt[1]_i_3__2_n_0 ;
  wire \cur_align_err_cnt[2]_i_2__2_n_0 ;
  wire \cur_align_err_cnt[2]_i_3__2_n_0 ;
  wire [0:0]default_eof;
  wire [3:3]eomf_good;
  wire frame_align_err_thresh_met;
  wire frame_align_err_thresh_met1;
  wire \gen_k_char[0].eof_err_reg ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eomf_err_reg ;
  wire \gen_k_char[1].eof_err_reg ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eomf_err_reg ;
  wire \gen_k_char[2].eof_err_reg ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eomf_err_reg ;
  wire \gen_k_char[3].eof_err_reg ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eof_err_reg[3]_3 ;
  wire \gen_k_char[3].eomf_err_reg ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_1 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_2 ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_3 ;
  wire p_0_in_0;
  wire reset;
  wire reset_0;
  wire [3:1]\NLW_align_err_cnt_reg[7]_i_5__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_err_cnt_reg[7]_i_5__2_O_UNCONNECTED ;
  wire [3:0]\NLW_mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_O_UNCONNECTED ;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[0]_i_1__2 
       (.I0(\align_err_cnt_reg[3]_i_2__2_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[1]_i_1__2 
       (.I0(\align_err_cnt_reg[3]_i_2__2_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[1]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[2]_i_1__2 
       (.I0(\align_err_cnt_reg[3]_i_2__2_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[3]_i_1__2 
       (.I0(\align_err_cnt_reg[3]_i_2__2_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_3 
       (.I0(Q[2]),
        .I1(cur_align_err_cnt[2]),
        .O(\align_err_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_4 
       (.I0(Q[1]),
        .I1(cur_align_err_cnt[1]),
        .O(\align_err_cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_5 
       (.I0(Q[0]),
        .I1(cur_align_err_cnt[0]),
        .O(\align_err_cnt[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[4]_i_1__2 
       (.I0(\align_err_cnt_reg[7]_i_4__2_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[5]_i_1__2 
       (.I0(\align_err_cnt_reg[7]_i_4__2_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[5]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[6]_i_1__2 
       (.I0(\align_err_cnt_reg[7]_i_4__2_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[6]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[7]_i_2__2 
       (.I0(\align_err_cnt_reg[7]_i_4__2_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[7]_i_2__2_n_0 ));
  FDRE \align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \align_err_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\align_err_cnt_reg[3]_i_2__2_n_0 ,\align_err_cnt_reg[3]_i_2__2_n_1 ,\align_err_cnt_reg[3]_i_2__2_n_2 ,\align_err_cnt_reg[3]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\align_err_cnt_reg[3]_i_2__2_n_4 ,\align_err_cnt_reg[3]_i_2__2_n_5 ,\align_err_cnt_reg[3]_i_2__2_n_6 ,\align_err_cnt_reg[3]_i_2__2_n_7 }),
        .S({Q[3],\align_err_cnt[3]_i_3_n_0 ,\align_err_cnt[3]_i_4_n_0 ,\align_err_cnt[3]_i_5_n_0 }));
  FDRE \align_err_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \align_err_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \align_err_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \align_err_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[7]_i_2__2_n_0 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[7]_i_4__2 
       (.CI(\align_err_cnt_reg[3]_i_2__2_n_0 ),
        .CO({\align_err_cnt_reg[7]_i_4__2_n_0 ,\align_err_cnt_reg[7]_i_4__2_n_1 ,\align_err_cnt_reg[7]_i_4__2_n_2 ,\align_err_cnt_reg[7]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\align_err_cnt_reg[7]_i_4__2_n_4 ,\align_err_cnt_reg[7]_i_4__2_n_5 ,\align_err_cnt_reg[7]_i_4__2_n_6 ,\align_err_cnt_reg[7]_i_4__2_n_7 }),
        .S(Q[7:4]));
  CARRY4 \align_err_cnt_reg[7]_i_5__2 
       (.CI(\align_err_cnt_reg[7]_i_4__2_n_0 ),
        .CO({\NLW_align_err_cnt_reg[7]_i_5__2_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_align_err_cnt_reg[7]_i_5__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    align_err_i_1__2
       (.I0(\gen_k_char[3].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(align_err_i_2__2_n_0),
        .I3(\gen_k_char[2].eomf_err_reg ),
        .I4(\gen_k_char[0].eof_err_reg ),
        .O(align_err_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    align_err_i_2__2
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[1].eof_err_reg ),
        .I2(\gen_k_char[2].eof_err_reg ),
        .I3(\gen_k_char[0].eomf_err_reg ),
        .O(align_err_i_2__2_n_0));
  FDRE align_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(align_err_i_1__2_n_0),
        .Q(align_err),
        .R(buffer_ready_n));
  FDRE align_good_reg
       (.C(clk),
        .CE(1'b1),
        .D(eomf_good),
        .Q(align_good),
        .R(buffer_ready_n));
  LUT2 #(
    .INIT(4'h6)) 
    \cur_align_err_cnt[0]_i_1__2 
       (.I0(\gen_k_char[1].eof_err_reg ),
        .I1(\cur_align_err_cnt[0]_i_2__2_n_0 ),
        .O(count_ones_return[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cur_align_err_cnt[0]_i_2__2 
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[2].eof_err_reg ),
        .I2(\gen_k_char[2].eomf_err_reg ),
        .I3(\gen_k_char[0].eof_err_reg ),
        .I4(\gen_k_char[0].eomf_err_reg ),
        .I5(\gen_k_char[1].eomf_err_reg ),
        .O(\cur_align_err_cnt[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \cur_align_err_cnt[1]_i_2__2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hE88181178117177E)) 
    \cur_align_err_cnt[1]_i_3__2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \cur_align_err_cnt[2]_i_2__2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[3].eof_err_reg ),
        .I3(\gen_k_char[1].eof_err_reg ),
        .I4(\gen_k_char[2].eof_err_reg ),
        .I5(\gen_k_char[0].eomf_err_reg ),
        .O(\cur_align_err_cnt[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEE8FEE8E880)) 
    \cur_align_err_cnt[2]_i_3__2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[2].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[3].eof_err_reg ),
        .O(\cur_align_err_cnt[2]_i_3__2_n_0 ));
  FDRE \cur_align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[0]),
        .Q(cur_align_err_cnt[0]),
        .R(buffer_ready_n));
  FDRE \cur_align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[1]),
        .Q(cur_align_err_cnt[1]),
        .R(buffer_ready_n));
  MUXF7 \cur_align_err_cnt_reg[1]_i_1__2 
       (.I0(\cur_align_err_cnt[1]_i_2__2_n_0 ),
        .I1(\cur_align_err_cnt[1]_i_3__2_n_0 ),
        .O(count_ones_return[1]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \cur_align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[2]),
        .Q(cur_align_err_cnt[2]),
        .R(buffer_ready_n));
  MUXF7 \cur_align_err_cnt_reg[2]_i_1__2 
       (.I0(\cur_align_err_cnt[2]_i_2__2_n_0 ),
        .I1(\cur_align_err_cnt[2]_i_3__2_n_0 ),
        .O(count_ones_return[2]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \gen_k_char[0].eof_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[0].eof_err_reg0 ),
        .Q(\gen_k_char[0].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[0].eomf_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[0]),
        .Q(\gen_k_char[0].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[1].eof_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[1].eof_err_reg0 ),
        .Q(\gen_k_char[1].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[1].eomf_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[1]),
        .Q(\gen_k_char[1].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[2].eof_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[2].eof_err_reg0 ),
        .Q(\gen_k_char[2].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[2].eomf_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[2]),
        .Q(\gen_k_char[2].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[3].eof_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eof_err_reg0 ),
        .Q(\gen_k_char[3].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[3].eomf_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_err_reg0 ),
        .Q(\gen_k_char[3].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[3].eomf_good_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_good_reg0 ),
        .Q(eomf_good),
        .R(buffer_ready_n));
  system_rx_0_jesd204_frame_mark_3 i_frame_mark
       (.\beat_cnt_frame_reg[0]_0 (\beat_cnt_frame_reg[0] ),
        .\beat_cnt_frame_reg[0]_1 (\beat_cnt_frame_reg[0]_0 ),
        .\beat_cnt_mf_reg[0]_0 (\beat_cnt_mf_reg[0] ),
        .beat_cnt_mod_3(beat_cnt_mod_3),
        .\beat_cnt_mod_3_reg[0]_0 (\beat_cnt_mod_3_reg[0] ),
        .\beat_cnt_mod_3_reg[1]_0 (\beat_cnt_mod_3_reg[1] ),
        .\beat_cnt_mod_3_reg[1]_1 (\beat_cnt_mod_3_reg[1]_0 ),
        .buffer_ready_n(buffer_ready_n),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(cfg_octets_per_frame_0_sn_1),
        .cfg_octets_per_frame_2_sp_1(default_eof),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\cfg_octets_per_multiframe[8] ),
        .clk(clk),
        .\gen_k_char[3].eof_err_reg[3] (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3]_1 ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[3].eof_err_reg[3]_2 ),
        .\gen_k_char[3].eof_err_reg[3]_2 (\gen_k_char[3].eof_err_reg[3]_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[3]_i_1 
       (.I0(reset),
        .I1(frame_align_err_thresh_met1),
        .I2(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_1 
       (.I0(frame_align_err_thresh_met1),
        .I1(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] ),
        .O(frame_align_err_thresh_met));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10 
       (.I0(Q[1]),
        .I1(cfg_frame_align_err_threshold[1]),
        .I2(cfg_frame_align_err_threshold[0]),
        .I3(Q[0]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3 
       (.I0(cfg_frame_align_err_threshold[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(cfg_frame_align_err_threshold[6]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4 
       (.I0(cfg_frame_align_err_threshold[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(cfg_frame_align_err_threshold[4]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5 
       (.I0(cfg_frame_align_err_threshold[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(cfg_frame_align_err_threshold[2]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6 
       (.I0(cfg_frame_align_err_threshold[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cfg_frame_align_err_threshold[0]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7 
       (.I0(Q[7]),
        .I1(cfg_frame_align_err_threshold[7]),
        .I2(cfg_frame_align_err_threshold[6]),
        .I3(Q[6]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8 
       (.I0(Q[5]),
        .I1(cfg_frame_align_err_threshold[5]),
        .I2(cfg_frame_align_err_threshold[4]),
        .I3(Q[4]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9 
       (.I0(Q[3]),
        .I1(cfg_frame_align_err_threshold[3]),
        .I2(cfg_frame_align_err_threshold[2]),
        .I3(Q[2]),
        .O(\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2 
       (.CI(1'b0),
        .CO({frame_align_err_thresh_met1,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_1 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_2 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_3_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_4_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_5_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_6_n_0 }),
        .O(\NLW_mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_7_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_8_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_9_n_0 ,\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met[3]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_frame_align" *) 
module system_rx_0_jesd204_rx_frame_align_12
   (align_err,
    align_good,
    Q,
    cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1] ,
    default_eof,
    cfg_octets_per_frame_2_sp_1,
    cfg_octets_per_frame_1_sp_1,
    \beat_cnt_frame_reg[0] ,
    \cfg_octets_per_multiframe[8] ,
    frame_align_err_thresh_met3_out,
    reset_0,
    buffer_ready_n,
    \gen_k_char[1].eof_err_reg0 ,
    clk,
    \gen_k_char[2].eof_err_reg0 ,
    \gen_k_char[3].eof_err_reg0 ,
    char_is_a,
    \gen_k_char[0].eof_err_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    \gen_k_char[3].eomf_good_reg0 ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    cfg_octets_per_multiframe,
    cgs_ready,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ,
    \beat_cnt_mod_3_reg[1]_0 ,
    \beat_cnt_mod_3_reg[0] ,
    \beat_cnt_frame_reg[0]_0 ,
    SR,
    \beat_cnt_mf_reg[0] );
  output align_err;
  output align_good;
  output [7:0]Q;
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1] ;
  output [0:0]default_eof;
  output cfg_octets_per_frame_2_sp_1;
  output cfg_octets_per_frame_1_sp_1;
  output [0:0]\beat_cnt_frame_reg[0] ;
  output \cfg_octets_per_multiframe[8] ;
  output frame_align_err_thresh_met3_out;
  output reset_0;
  input [0:0]buffer_ready_n;
  input \gen_k_char[1].eof_err_reg0 ;
  input clk;
  input \gen_k_char[2].eof_err_reg0 ;
  input \gen_k_char[3].eof_err_reg0 ;
  input [2:0]char_is_a;
  input \gen_k_char[0].eof_err_reg0 ;
  input \gen_k_char[3].eomf_err_reg0 ;
  input \gen_k_char[3].eomf_good_reg0 ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input [7:0]cfg_octets_per_multiframe;
  input [0:0]cgs_ready;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ;
  input \beat_cnt_mod_3_reg[1]_0 ;
  input \beat_cnt_mod_3_reg[0] ;
  input \beat_cnt_frame_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\beat_cnt_mf_reg[0] ;

  wire [7:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire \align_err_cnt[0]_i_1__0_n_0 ;
  wire \align_err_cnt[1]_i_1__0_n_0 ;
  wire \align_err_cnt[2]_i_1__0_n_0 ;
  wire \align_err_cnt[3]_i_1__0_n_0 ;
  wire \align_err_cnt[3]_i_3_n_0 ;
  wire \align_err_cnt[3]_i_4_n_0 ;
  wire \align_err_cnt[3]_i_5_n_0 ;
  wire \align_err_cnt[4]_i_1__0_n_0 ;
  wire \align_err_cnt[5]_i_1__0_n_0 ;
  wire \align_err_cnt[6]_i_1__0_n_0 ;
  wire \align_err_cnt[7]_i_2__0_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_1 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_2 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_3 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_4 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_5 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_6 ;
  wire \align_err_cnt_reg[3]_i_2__0_n_7 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_0 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_1 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_2 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_3 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_4 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_5 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_6 ;
  wire \align_err_cnt_reg[7]_i_4__0_n_7 ;
  wire align_err_i_1__0_n_0;
  wire align_err_i_2__0_n_0;
  wire align_good;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire [0:0]\beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0] ;
  wire \beat_cnt_mod_3_reg[1] ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire [0:0]buffer_ready_n;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_1_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire [0:0]cgs_ready;
  wire [2:0]char_is_a;
  wire clk;
  wire [2:0]count_ones_return;
  wire [2:0]cur_align_err_cnt;
  wire \cur_align_err_cnt[0]_i_2__0_n_0 ;
  wire \cur_align_err_cnt[1]_i_2__0_n_0 ;
  wire \cur_align_err_cnt[1]_i_3__0_n_0 ;
  wire \cur_align_err_cnt[2]_i_2__0_n_0 ;
  wire \cur_align_err_cnt[2]_i_3__0_n_0 ;
  wire [0:0]default_eof;
  wire [3:3]eomf_good;
  wire frame_align_err_thresh_met12_in;
  wire frame_align_err_thresh_met3_out;
  wire \gen_k_char[0].eof_err_reg ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eomf_err_reg ;
  wire \gen_k_char[1].eof_err_reg ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eomf_err_reg ;
  wire \gen_k_char[2].eof_err_reg ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eomf_err_reg ;
  wire \gen_k_char[3].eof_err_reg ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eomf_err_reg ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_1 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_2 ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_3 ;
  wire p_0_in_0;
  wire reset;
  wire reset_0;
  wire [3:1]\NLW_align_err_cnt_reg[7]_i_5__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_err_cnt_reg[7]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_O_UNCONNECTED ;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_1_sp_1 = cfg_octets_per_frame_1_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[0]_i_1__0 
       (.I0(\align_err_cnt_reg[3]_i_2__0_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[1]_i_1__0 
       (.I0(\align_err_cnt_reg[3]_i_2__0_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[2]_i_1__0 
       (.I0(\align_err_cnt_reg[3]_i_2__0_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[3]_i_1__0 
       (.I0(\align_err_cnt_reg[3]_i_2__0_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_3 
       (.I0(Q[2]),
        .I1(cur_align_err_cnt[2]),
        .O(\align_err_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_4 
       (.I0(Q[1]),
        .I1(cur_align_err_cnt[1]),
        .O(\align_err_cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_5 
       (.I0(Q[0]),
        .I1(cur_align_err_cnt[0]),
        .O(\align_err_cnt[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[4]_i_1__0 
       (.I0(\align_err_cnt_reg[7]_i_4__0_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[5]_i_1__0 
       (.I0(\align_err_cnt_reg[7]_i_4__0_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[6]_i_1__0 
       (.I0(\align_err_cnt_reg[7]_i_4__0_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[7]_i_2__0 
       (.I0(\align_err_cnt_reg[7]_i_4__0_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[7]_i_2__0_n_0 ));
  FDRE \align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \align_err_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\align_err_cnt_reg[3]_i_2__0_n_0 ,\align_err_cnt_reg[3]_i_2__0_n_1 ,\align_err_cnt_reg[3]_i_2__0_n_2 ,\align_err_cnt_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\align_err_cnt_reg[3]_i_2__0_n_4 ,\align_err_cnt_reg[3]_i_2__0_n_5 ,\align_err_cnt_reg[3]_i_2__0_n_6 ,\align_err_cnt_reg[3]_i_2__0_n_7 }),
        .S({Q[3],\align_err_cnt[3]_i_3_n_0 ,\align_err_cnt[3]_i_4_n_0 ,\align_err_cnt[3]_i_5_n_0 }));
  FDRE \align_err_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \align_err_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \align_err_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \align_err_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[7]_i_2__0_n_0 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[7]_i_4__0 
       (.CI(\align_err_cnt_reg[3]_i_2__0_n_0 ),
        .CO({\align_err_cnt_reg[7]_i_4__0_n_0 ,\align_err_cnt_reg[7]_i_4__0_n_1 ,\align_err_cnt_reg[7]_i_4__0_n_2 ,\align_err_cnt_reg[7]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\align_err_cnt_reg[7]_i_4__0_n_4 ,\align_err_cnt_reg[7]_i_4__0_n_5 ,\align_err_cnt_reg[7]_i_4__0_n_6 ,\align_err_cnt_reg[7]_i_4__0_n_7 }),
        .S(Q[7:4]));
  CARRY4 \align_err_cnt_reg[7]_i_5__0 
       (.CI(\align_err_cnt_reg[7]_i_4__0_n_0 ),
        .CO({\NLW_align_err_cnt_reg[7]_i_5__0_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_align_err_cnt_reg[7]_i_5__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    align_err_i_1__0
       (.I0(\gen_k_char[3].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(align_err_i_2__0_n_0),
        .I3(\gen_k_char[2].eomf_err_reg ),
        .I4(\gen_k_char[0].eof_err_reg ),
        .O(align_err_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    align_err_i_2__0
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[1].eof_err_reg ),
        .I2(\gen_k_char[2].eof_err_reg ),
        .I3(\gen_k_char[0].eomf_err_reg ),
        .O(align_err_i_2__0_n_0));
  FDRE align_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(align_err_i_1__0_n_0),
        .Q(align_err),
        .R(buffer_ready_n));
  FDRE align_good_reg
       (.C(clk),
        .CE(1'b1),
        .D(eomf_good),
        .Q(align_good),
        .R(buffer_ready_n));
  LUT2 #(
    .INIT(4'h6)) 
    \cur_align_err_cnt[0]_i_1__0 
       (.I0(\gen_k_char[1].eof_err_reg ),
        .I1(\cur_align_err_cnt[0]_i_2__0_n_0 ),
        .O(count_ones_return[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cur_align_err_cnt[0]_i_2__0 
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[2].eof_err_reg ),
        .I2(\gen_k_char[2].eomf_err_reg ),
        .I3(\gen_k_char[0].eof_err_reg ),
        .I4(\gen_k_char[0].eomf_err_reg ),
        .I5(\gen_k_char[1].eomf_err_reg ),
        .O(\cur_align_err_cnt[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \cur_align_err_cnt[1]_i_2__0 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE88181178117177E)) 
    \cur_align_err_cnt[1]_i_3__0 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \cur_align_err_cnt[2]_i_2__0 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[3].eof_err_reg ),
        .I3(\gen_k_char[1].eof_err_reg ),
        .I4(\gen_k_char[2].eof_err_reg ),
        .I5(\gen_k_char[0].eomf_err_reg ),
        .O(\cur_align_err_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEE8FEE8E880)) 
    \cur_align_err_cnt[2]_i_3__0 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[2].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[3].eof_err_reg ),
        .O(\cur_align_err_cnt[2]_i_3__0_n_0 ));
  FDRE \cur_align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[0]),
        .Q(cur_align_err_cnt[0]),
        .R(buffer_ready_n));
  FDRE \cur_align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[1]),
        .Q(cur_align_err_cnt[1]),
        .R(buffer_ready_n));
  MUXF7 \cur_align_err_cnt_reg[1]_i_1__0 
       (.I0(\cur_align_err_cnt[1]_i_2__0_n_0 ),
        .I1(\cur_align_err_cnt[1]_i_3__0_n_0 ),
        .O(count_ones_return[1]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \cur_align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[2]),
        .Q(cur_align_err_cnt[2]),
        .R(buffer_ready_n));
  MUXF7 \cur_align_err_cnt_reg[2]_i_1__0 
       (.I0(\cur_align_err_cnt[2]_i_2__0_n_0 ),
        .I1(\cur_align_err_cnt[2]_i_3__0_n_0 ),
        .O(count_ones_return[2]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \gen_k_char[0].eof_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[0].eof_err_reg0 ),
        .Q(\gen_k_char[0].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[0].eomf_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[0]),
        .Q(\gen_k_char[0].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[1].eof_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[1].eof_err_reg0 ),
        .Q(\gen_k_char[1].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[1].eomf_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[1]),
        .Q(\gen_k_char[1].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[2].eof_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[2].eof_err_reg0 ),
        .Q(\gen_k_char[2].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[2].eomf_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[2]),
        .Q(\gen_k_char[2].eomf_err_reg ),
        .R(buffer_ready_n));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \gen_k_char[3].eof_err[3]_i_3 
       (.I0(cfg_octets_per_frame[2]),
        .I1(cfg_octets_per_frame[3]),
        .I2(cfg_octets_per_frame[1]),
        .I3(cfg_octets_per_frame[0]),
        .O(cfg_octets_per_frame_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0403)) 
    \gen_k_char[3].eof_err[3]_i_4 
       (.I0(cfg_octets_per_frame[1]),
        .I1(cfg_octets_per_frame[2]),
        .I2(cfg_octets_per_frame[3]),
        .I3(cfg_octets_per_frame[0]),
        .O(cfg_octets_per_frame_1_sn_1));
  FDRE \gen_k_char[3].eof_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eof_err_reg0 ),
        .Q(\gen_k_char[3].eof_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[3].eomf_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_err_reg0 ),
        .Q(\gen_k_char[3].eomf_err_reg ),
        .R(buffer_ready_n));
  FDRE \gen_k_char[3].eomf_good_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_good_reg0 ),
        .Q(eomf_good),
        .R(buffer_ready_n));
  system_rx_0_jesd204_frame_mark_19 i_frame_mark
       (.\beat_cnt_frame_reg[0]_0 (\beat_cnt_frame_reg[0] ),
        .\beat_cnt_frame_reg[0]_1 (\beat_cnt_frame_reg[0]_0 ),
        .\beat_cnt_mf_reg[0]_0 (\beat_cnt_mf_reg[0] ),
        .beat_cnt_mod_3(beat_cnt_mod_3),
        .\beat_cnt_mod_3_reg[0]_0 (\beat_cnt_mod_3_reg[0] ),
        .\beat_cnt_mod_3_reg[1]_0 (\beat_cnt_mod_3_reg[1] ),
        .\beat_cnt_mod_3_reg[1]_1 (\beat_cnt_mod_3_reg[1]_0 ),
        .buffer_ready_n(buffer_ready_n),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(cfg_octets_per_frame_0_sn_1),
        .cfg_octets_per_frame_2_sp_1(default_eof),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\cfg_octets_per_multiframe[8] ),
        .clk(clk),
        .\gen_k_char[3].eof_err_reg[3] (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3]_1 ),
        .\gen_k_char[3].eof_err_reg[3]_1 (cfg_octets_per_frame_2_sn_1),
        .\gen_k_char[3].eof_err_reg[3]_2 (cfg_octets_per_frame_1_sn_1));
  LUT3 #(
    .INIT(8'h04)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[1]_i_1 
       (.I0(reset),
        .I1(frame_align_err_thresh_met12_in),
        .I2(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_1 
       (.I0(frame_align_err_thresh_met12_in),
        .I1(cgs_ready),
        .O(frame_align_err_thresh_met3_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10 
       (.I0(Q[1]),
        .I1(cfg_frame_align_err_threshold[1]),
        .I2(cfg_frame_align_err_threshold[0]),
        .I3(Q[0]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3 
       (.I0(cfg_frame_align_err_threshold[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(cfg_frame_align_err_threshold[6]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4 
       (.I0(cfg_frame_align_err_threshold[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(cfg_frame_align_err_threshold[4]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5 
       (.I0(cfg_frame_align_err_threshold[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(cfg_frame_align_err_threshold[2]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6 
       (.I0(cfg_frame_align_err_threshold[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cfg_frame_align_err_threshold[0]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7 
       (.I0(Q[7]),
        .I1(cfg_frame_align_err_threshold[7]),
        .I2(cfg_frame_align_err_threshold[6]),
        .I3(Q[6]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8 
       (.I0(Q[5]),
        .I1(cfg_frame_align_err_threshold[5]),
        .I2(cfg_frame_align_err_threshold[4]),
        .I3(Q[4]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9 
       (.I0(Q[3]),
        .I1(cfg_frame_align_err_threshold[3]),
        .I2(cfg_frame_align_err_threshold[2]),
        .I3(Q[2]),
        .O(\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2 
       (.CI(1'b0),
        .CO({frame_align_err_thresh_met12_in,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_1 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_2 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_3_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_4_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_5_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_6_n_0 }),
        .O(\NLW_mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_7_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_8_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_9_n_0 ,\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.frame_align_err_thresh_met[1]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_frame_align" *) 
module system_rx_0_jesd204_rx_frame_align_20
   (align_err,
    align_good,
    Q,
    cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1] ,
    cfg_octets_per_frame_4_sp_1,
    cfg_octets_per_frame_3_sp_1,
    default_eof,
    \beat_cnt_frame_reg[0] ,
    \cfg_octets_per_multiframe[8] ,
    \cfg_octets_per_frame[0]_0 ,
    frame_align_err_thresh_met5_out,
    reset_0,
    cfg_octets_per_frame_1_sp_1,
    cfg_octets_per_frame_2_sp_1,
    align_good_reg_0,
    \gen_k_char[1].eof_err_reg0 ,
    clk,
    \gen_k_char[2].eof_err_reg0 ,
    \gen_k_char[3].eof_err_reg0 ,
    char_is_a,
    \gen_k_char[0].eof_err_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    \gen_k_char[3].eomf_good_reg0 ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    cfg_octets_per_multiframe,
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] ,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ,
    \beat_cnt_mod_3_reg[1]_0 ,
    \beat_cnt_mod_3_reg[0] ,
    \beat_cnt_frame_reg[0]_0 ,
    SR,
    \beat_cnt_mf_reg[0] );
  output align_err;
  output align_good;
  output [7:0]Q;
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1] ;
  output cfg_octets_per_frame_4_sp_1;
  output cfg_octets_per_frame_3_sp_1;
  output [0:0]default_eof;
  output [0:0]\beat_cnt_frame_reg[0] ;
  output \cfg_octets_per_multiframe[8] ;
  output \cfg_octets_per_frame[0]_0 ;
  output frame_align_err_thresh_met5_out;
  output reset_0;
  output cfg_octets_per_frame_1_sp_1;
  output cfg_octets_per_frame_2_sp_1;
  input align_good_reg_0;
  input \gen_k_char[1].eof_err_reg0 ;
  input clk;
  input \gen_k_char[2].eof_err_reg0 ;
  input \gen_k_char[3].eof_err_reg0 ;
  input [2:0]char_is_a;
  input \gen_k_char[0].eof_err_reg0 ;
  input \gen_k_char[3].eomf_err_reg0 ;
  input \gen_k_char[3].eomf_good_reg0 ;
  input [7:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input [7:0]cfg_octets_per_multiframe;
  input \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] ;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ;
  input \beat_cnt_mod_3_reg[1]_0 ;
  input \beat_cnt_mod_3_reg[0] ;
  input \beat_cnt_frame_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\beat_cnt_mf_reg[0] ;

  wire [7:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire \align_err_cnt[0]_i_1_n_0 ;
  wire \align_err_cnt[1]_i_1_n_0 ;
  wire \align_err_cnt[2]_i_1_n_0 ;
  wire \align_err_cnt[3]_i_1_n_0 ;
  wire \align_err_cnt[3]_i_3_n_0 ;
  wire \align_err_cnt[3]_i_4_n_0 ;
  wire \align_err_cnt[3]_i_5_n_0 ;
  wire \align_err_cnt[4]_i_1_n_0 ;
  wire \align_err_cnt[5]_i_1_n_0 ;
  wire \align_err_cnt[6]_i_1_n_0 ;
  wire \align_err_cnt[7]_i_2_n_0 ;
  wire \align_err_cnt_reg[3]_i_2_n_0 ;
  wire \align_err_cnt_reg[3]_i_2_n_1 ;
  wire \align_err_cnt_reg[3]_i_2_n_2 ;
  wire \align_err_cnt_reg[3]_i_2_n_3 ;
  wire \align_err_cnt_reg[3]_i_2_n_4 ;
  wire \align_err_cnt_reg[3]_i_2_n_5 ;
  wire \align_err_cnt_reg[3]_i_2_n_6 ;
  wire \align_err_cnt_reg[3]_i_2_n_7 ;
  wire \align_err_cnt_reg[7]_i_4_n_0 ;
  wire \align_err_cnt_reg[7]_i_4_n_1 ;
  wire \align_err_cnt_reg[7]_i_4_n_2 ;
  wire \align_err_cnt_reg[7]_i_4_n_3 ;
  wire \align_err_cnt_reg[7]_i_4_n_4 ;
  wire \align_err_cnt_reg[7]_i_4_n_5 ;
  wire \align_err_cnt_reg[7]_i_4_n_6 ;
  wire \align_err_cnt_reg[7]_i_4_n_7 ;
  wire align_err_i_1_n_0;
  wire align_err_i_2_n_0;
  wire align_good;
  wire align_good_reg_0;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire [0:0]\beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0] ;
  wire \beat_cnt_mod_3_reg[1] ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [7:0]cfg_octets_per_frame;
  wire \cfg_octets_per_frame[0]_0 ;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_1_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire cfg_octets_per_frame_3_sn_1;
  wire cfg_octets_per_frame_4_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire [2:0]char_is_a;
  wire clk;
  wire [2:0]count_ones_return;
  wire [2:0]cur_align_err_cnt;
  wire \cur_align_err_cnt[0]_i_2_n_0 ;
  wire \cur_align_err_cnt[1]_i_2_n_0 ;
  wire \cur_align_err_cnt[1]_i_3_n_0 ;
  wire \cur_align_err_cnt[2]_i_2_n_0 ;
  wire \cur_align_err_cnt[2]_i_3_n_0 ;
  wire [0:0]default_eof;
  wire [3:3]eomf_good;
  wire frame_align_err_thresh_met14_in;
  wire frame_align_err_thresh_met5_out;
  wire \gen_k_char[0].eof_err_reg ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eomf_err_reg ;
  wire \gen_k_char[1].eof_err_reg ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eomf_err_reg ;
  wire \gen_k_char[2].eof_err_reg ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eomf_err_reg ;
  wire \gen_k_char[3].eof_err_reg ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eomf_err_reg ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_1 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_2 ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_3 ;
  wire p_0_in_0;
  wire reset;
  wire reset_0;
  wire [3:1]\NLW_align_err_cnt_reg[7]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_err_cnt_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_O_UNCONNECTED ;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_1_sp_1 = cfg_octets_per_frame_1_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  assign cfg_octets_per_frame_3_sp_1 = cfg_octets_per_frame_3_sn_1;
  assign cfg_octets_per_frame_4_sp_1 = cfg_octets_per_frame_4_sn_1;
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[0]_i_1 
       (.I0(\align_err_cnt_reg[3]_i_2_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[1]_i_1 
       (.I0(\align_err_cnt_reg[3]_i_2_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[2]_i_1 
       (.I0(\align_err_cnt_reg[3]_i_2_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[3]_i_1 
       (.I0(\align_err_cnt_reg[3]_i_2_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_3 
       (.I0(Q[2]),
        .I1(cur_align_err_cnt[2]),
        .O(\align_err_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_4 
       (.I0(Q[1]),
        .I1(cur_align_err_cnt[1]),
        .O(\align_err_cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_5 
       (.I0(Q[0]),
        .I1(cur_align_err_cnt[0]),
        .O(\align_err_cnt[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[4]_i_1 
       (.I0(\align_err_cnt_reg[7]_i_4_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[5]_i_1 
       (.I0(\align_err_cnt_reg[7]_i_4_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[6]_i_1 
       (.I0(\align_err_cnt_reg[7]_i_4_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[7]_i_2 
       (.I0(\align_err_cnt_reg[7]_i_4_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[7]_i_2_n_0 ));
  FDRE \align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \align_err_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\align_err_cnt_reg[3]_i_2_n_0 ,\align_err_cnt_reg[3]_i_2_n_1 ,\align_err_cnt_reg[3]_i_2_n_2 ,\align_err_cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\align_err_cnt_reg[3]_i_2_n_4 ,\align_err_cnt_reg[3]_i_2_n_5 ,\align_err_cnt_reg[3]_i_2_n_6 ,\align_err_cnt_reg[3]_i_2_n_7 }),
        .S({Q[3],\align_err_cnt[3]_i_3_n_0 ,\align_err_cnt[3]_i_4_n_0 ,\align_err_cnt[3]_i_5_n_0 }));
  FDRE \align_err_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \align_err_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \align_err_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \align_err_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[7]_i_2_n_0 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[7]_i_4 
       (.CI(\align_err_cnt_reg[3]_i_2_n_0 ),
        .CO({\align_err_cnt_reg[7]_i_4_n_0 ,\align_err_cnt_reg[7]_i_4_n_1 ,\align_err_cnt_reg[7]_i_4_n_2 ,\align_err_cnt_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\align_err_cnt_reg[7]_i_4_n_4 ,\align_err_cnt_reg[7]_i_4_n_5 ,\align_err_cnt_reg[7]_i_4_n_6 ,\align_err_cnt_reg[7]_i_4_n_7 }),
        .S(Q[7:4]));
  CARRY4 \align_err_cnt_reg[7]_i_5 
       (.CI(\align_err_cnt_reg[7]_i_4_n_0 ),
        .CO({\NLW_align_err_cnt_reg[7]_i_5_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_align_err_cnt_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    align_err_i_1
       (.I0(\gen_k_char[3].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(align_err_i_2_n_0),
        .I3(\gen_k_char[2].eomf_err_reg ),
        .I4(\gen_k_char[0].eof_err_reg ),
        .O(align_err_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    align_err_i_2
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[1].eof_err_reg ),
        .I2(\gen_k_char[2].eof_err_reg ),
        .I3(\gen_k_char[0].eomf_err_reg ),
        .O(align_err_i_2_n_0));
  FDRE align_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(align_err_i_1_n_0),
        .Q(align_err),
        .R(align_good_reg_0));
  FDRE align_good_reg
       (.C(clk),
        .CE(1'b1),
        .D(eomf_good),
        .Q(align_good),
        .R(align_good_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \cur_align_err_cnt[0]_i_1 
       (.I0(\gen_k_char[1].eof_err_reg ),
        .I1(\cur_align_err_cnt[0]_i_2_n_0 ),
        .O(count_ones_return[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cur_align_err_cnt[0]_i_2 
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[2].eof_err_reg ),
        .I2(\gen_k_char[2].eomf_err_reg ),
        .I3(\gen_k_char[0].eof_err_reg ),
        .I4(\gen_k_char[0].eomf_err_reg ),
        .I5(\gen_k_char[1].eomf_err_reg ),
        .O(\cur_align_err_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \cur_align_err_cnt[1]_i_2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE88181178117177E)) 
    \cur_align_err_cnt[1]_i_3 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \cur_align_err_cnt[2]_i_2 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[3].eof_err_reg ),
        .I3(\gen_k_char[1].eof_err_reg ),
        .I4(\gen_k_char[2].eof_err_reg ),
        .I5(\gen_k_char[0].eomf_err_reg ),
        .O(\cur_align_err_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEE8FEE8E880)) 
    \cur_align_err_cnt[2]_i_3 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[2].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[3].eof_err_reg ),
        .O(\cur_align_err_cnt[2]_i_3_n_0 ));
  FDRE \cur_align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[0]),
        .Q(cur_align_err_cnt[0]),
        .R(align_good_reg_0));
  FDRE \cur_align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[1]),
        .Q(cur_align_err_cnt[1]),
        .R(align_good_reg_0));
  MUXF7 \cur_align_err_cnt_reg[1]_i_1 
       (.I0(\cur_align_err_cnt[1]_i_2_n_0 ),
        .I1(\cur_align_err_cnt[1]_i_3_n_0 ),
        .O(count_ones_return[1]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \cur_align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[2]),
        .Q(cur_align_err_cnt[2]),
        .R(align_good_reg_0));
  MUXF7 \cur_align_err_cnt_reg[2]_i_1 
       (.I0(\cur_align_err_cnt[2]_i_2_n_0 ),
        .I1(\cur_align_err_cnt[2]_i_3_n_0 ),
        .O(count_ones_return[2]),
        .S(\gen_k_char[0].eof_err_reg ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEBFE)) 
    \gen_k_char[0].eof_err[0]_i_3 
       (.I0(cfg_octets_per_frame[3]),
        .I1(cfg_octets_per_frame[2]),
        .I2(cfg_octets_per_frame[1]),
        .I3(cfg_octets_per_frame[0]),
        .O(cfg_octets_per_frame_3_sn_1));
  FDRE \gen_k_char[0].eof_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[0].eof_err_reg0 ),
        .Q(\gen_k_char[0].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[0].eomf_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[0]),
        .Q(\gen_k_char[0].eomf_err_reg ),
        .R(align_good_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFD8)) 
    \gen_k_char[1].eof_err[1]_i_4 
       (.I0(cfg_octets_per_frame[0]),
        .I1(cfg_octets_per_frame[1]),
        .I2(cfg_octets_per_frame[2]),
        .I3(cfg_octets_per_frame[3]),
        .I4(cfg_octets_per_frame_4_sn_1),
        .O(\cfg_octets_per_frame[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_k_char[1].eof_err[1]_i_5 
       (.I0(cfg_octets_per_frame[1]),
        .I1(cfg_octets_per_frame[3]),
        .I2(cfg_octets_per_frame[2]),
        .O(cfg_octets_per_frame_1_sn_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_k_char[1].eof_err[1]_i_6 
       (.I0(cfg_octets_per_frame[4]),
        .I1(cfg_octets_per_frame[5]),
        .I2(cfg_octets_per_frame[6]),
        .I3(cfg_octets_per_frame[7]),
        .O(cfg_octets_per_frame_4_sn_1));
  FDRE \gen_k_char[1].eof_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[1].eof_err_reg0 ),
        .Q(\gen_k_char[1].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[1].eomf_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[1]),
        .Q(\gen_k_char[1].eomf_err_reg ),
        .R(align_good_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_k_char[2].eof_err[2]_i_2__2 
       (.I0(cfg_octets_per_frame[2]),
        .I1(cfg_octets_per_frame[3]),
        .I2(cfg_octets_per_frame[0]),
        .I3(cfg_octets_per_frame_4_sn_1),
        .O(cfg_octets_per_frame_2_sn_1));
  FDRE \gen_k_char[2].eof_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[2].eof_err_reg0 ),
        .Q(\gen_k_char[2].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[2].eomf_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[2]),
        .Q(\gen_k_char[2].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eof_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eof_err_reg0 ),
        .Q(\gen_k_char[3].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eomf_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_err_reg0 ),
        .Q(\gen_k_char[3].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eomf_good_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_good_reg0 ),
        .Q(eomf_good),
        .R(align_good_reg_0));
  system_rx_0_jesd204_frame_mark_27 i_frame_mark
       (.\beat_cnt_frame_reg[0]_0 (\beat_cnt_frame_reg[0] ),
        .\beat_cnt_frame_reg[0]_1 (\beat_cnt_frame_reg[0]_0 ),
        .\beat_cnt_frame_reg[2]_0 (align_good_reg_0),
        .\beat_cnt_mf_reg[0]_0 (\beat_cnt_mf_reg[0] ),
        .beat_cnt_mod_3(beat_cnt_mod_3),
        .\beat_cnt_mod_3_reg[0]_0 (\beat_cnt_mod_3_reg[0] ),
        .\beat_cnt_mod_3_reg[1]_0 (\beat_cnt_mod_3_reg[1] ),
        .\beat_cnt_mod_3_reg[1]_1 (\beat_cnt_mod_3_reg[1]_0 ),
        .cfg_octets_per_frame(cfg_octets_per_frame[4:0]),
        .cfg_octets_per_frame_0_sp_1(cfg_octets_per_frame_0_sn_1),
        .cfg_octets_per_frame_2_sp_1(default_eof),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\cfg_octets_per_multiframe[8] ),
        .clk(clk),
        .\gen_k_char[3].eof_err_reg[3] (cfg_octets_per_frame_4_sn_1),
        .\gen_k_char[3].eof_err_reg[3]_0 (cfg_octets_per_frame_3_sn_1),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_2 (\gen_k_char[3].eof_err_reg[3]_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[0]_i_1 
       (.I0(reset),
        .I1(frame_align_err_thresh_met14_in),
        .I2(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_1 
       (.I0(frame_align_err_thresh_met14_in),
        .I1(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] ),
        .O(frame_align_err_thresh_met5_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10 
       (.I0(cfg_frame_align_err_threshold[1]),
        .I1(Q[1]),
        .I2(cfg_frame_align_err_threshold[0]),
        .I3(Q[0]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3 
       (.I0(cfg_frame_align_err_threshold[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(cfg_frame_align_err_threshold[6]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4 
       (.I0(cfg_frame_align_err_threshold[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(cfg_frame_align_err_threshold[4]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5 
       (.I0(cfg_frame_align_err_threshold[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(cfg_frame_align_err_threshold[2]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6 
       (.I0(cfg_frame_align_err_threshold[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cfg_frame_align_err_threshold[0]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7 
       (.I0(cfg_frame_align_err_threshold[7]),
        .I1(Q[7]),
        .I2(cfg_frame_align_err_threshold[6]),
        .I3(Q[6]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8 
       (.I0(cfg_frame_align_err_threshold[5]),
        .I1(Q[5]),
        .I2(cfg_frame_align_err_threshold[4]),
        .I3(Q[4]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9 
       (.I0(cfg_frame_align_err_threshold[3]),
        .I1(Q[3]),
        .I2(cfg_frame_align_err_threshold[2]),
        .I3(Q[2]),
        .O(\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2 
       (.CI(1'b0),
        .CO({frame_align_err_thresh_met14_in,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_1 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_2 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_3_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_4_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_5_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_6_n_0 }),
        .O(\NLW_mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_7_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_8_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_9_n_0 ,\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met[0]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_frame_align" *) 
module system_rx_0_jesd204_rx_frame_align_4
   (align_err,
    align_good,
    Q,
    cfg_octets_per_frame_0_sp_1,
    beat_cnt_mod_3,
    \beat_cnt_mod_3_reg[1] ,
    default_eof,
    \beat_cnt_frame_reg[0] ,
    \cfg_octets_per_multiframe[8] ,
    frame_align_err_thresh_met1_out,
    reset_0,
    align_good_reg_0,
    \gen_k_char[1].eof_err_reg0 ,
    clk,
    \gen_k_char[2].eof_err_reg0 ,
    \gen_k_char[3].eof_err_reg0 ,
    char_is_a,
    \gen_k_char[0].eof_err_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    \gen_k_char[3].eomf_good_reg0 ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[3].eof_err_reg[3]_2 ,
    \gen_k_char[3].eof_err_reg[3]_3 ,
    cfg_octets_per_multiframe,
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] ,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ,
    \beat_cnt_mod_3_reg[1]_0 ,
    \beat_cnt_mod_3_reg[0] ,
    \beat_cnt_frame_reg[0]_0 ,
    SR,
    \beat_cnt_mf_reg[0] );
  output align_err;
  output align_good;
  output [7:0]Q;
  output cfg_octets_per_frame_0_sp_1;
  output [1:0]beat_cnt_mod_3;
  output \beat_cnt_mod_3_reg[1] ;
  output [0:0]default_eof;
  output [0:0]\beat_cnt_frame_reg[0] ;
  output \cfg_octets_per_multiframe[8] ;
  output frame_align_err_thresh_met1_out;
  output reset_0;
  input align_good_reg_0;
  input \gen_k_char[1].eof_err_reg0 ;
  input clk;
  input \gen_k_char[2].eof_err_reg0 ;
  input \gen_k_char[3].eof_err_reg0 ;
  input [2:0]char_is_a;
  input \gen_k_char[0].eof_err_reg0 ;
  input \gen_k_char[3].eomf_err_reg0 ;
  input \gen_k_char[3].eomf_good_reg0 ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[3].eof_err_reg[3]_2 ;
  input \gen_k_char[3].eof_err_reg[3]_3 ;
  input [7:0]cfg_octets_per_multiframe;
  input \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] ;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ;
  input \beat_cnt_mod_3_reg[1]_0 ;
  input \beat_cnt_mod_3_reg[0] ;
  input \beat_cnt_frame_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\beat_cnt_mf_reg[0] ;

  wire [7:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire \align_err_cnt[0]_i_1__1_n_0 ;
  wire \align_err_cnt[1]_i_1__1_n_0 ;
  wire \align_err_cnt[2]_i_1__1_n_0 ;
  wire \align_err_cnt[3]_i_1__1_n_0 ;
  wire \align_err_cnt[3]_i_3_n_0 ;
  wire \align_err_cnt[3]_i_4_n_0 ;
  wire \align_err_cnt[3]_i_5_n_0 ;
  wire \align_err_cnt[4]_i_1__1_n_0 ;
  wire \align_err_cnt[5]_i_1__1_n_0 ;
  wire \align_err_cnt[6]_i_1__1_n_0 ;
  wire \align_err_cnt[7]_i_2__1_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_0 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_1 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_2 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_3 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_4 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_5 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_6 ;
  wire \align_err_cnt_reg[3]_i_2__1_n_7 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_0 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_1 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_2 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_3 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_4 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_5 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_6 ;
  wire \align_err_cnt_reg[7]_i_4__1_n_7 ;
  wire align_err_i_1__1_n_0;
  wire align_err_i_2__1_n_0;
  wire align_good;
  wire align_good_reg_0;
  wire [0:0]\beat_cnt_frame_reg[0] ;
  wire \beat_cnt_frame_reg[0]_0 ;
  wire [0:0]\beat_cnt_mf_reg[0] ;
  wire [1:0]beat_cnt_mod_3;
  wire \beat_cnt_mod_3_reg[0] ;
  wire \beat_cnt_mod_3_reg[1] ;
  wire \beat_cnt_mod_3_reg[1]_0 ;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire \cfg_octets_per_multiframe[8] ;
  wire [2:0]char_is_a;
  wire clk;
  wire [2:0]count_ones_return;
  wire [2:0]cur_align_err_cnt;
  wire \cur_align_err_cnt[0]_i_2__1_n_0 ;
  wire \cur_align_err_cnt[1]_i_2__1_n_0 ;
  wire \cur_align_err_cnt[1]_i_3__1_n_0 ;
  wire \cur_align_err_cnt[2]_i_2__1_n_0 ;
  wire \cur_align_err_cnt[2]_i_3__1_n_0 ;
  wire [0:0]default_eof;
  wire [3:3]eomf_good;
  wire frame_align_err_thresh_met10_in;
  wire frame_align_err_thresh_met1_out;
  wire \gen_k_char[0].eof_err_reg ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eomf_err_reg ;
  wire \gen_k_char[1].eof_err_reg ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eomf_err_reg ;
  wire \gen_k_char[2].eof_err_reg ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eomf_err_reg ;
  wire \gen_k_char[3].eof_err_reg ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eof_err_reg[3]_2 ;
  wire \gen_k_char[3].eof_err_reg[3]_3 ;
  wire \gen_k_char[3].eomf_err_reg ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_1 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_2 ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_3 ;
  wire p_0_in_0;
  wire reset;
  wire reset_0;
  wire [3:1]\NLW_align_err_cnt_reg[7]_i_5__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_err_cnt_reg[7]_i_5__1_O_UNCONNECTED ;
  wire [3:0]\NLW_mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_O_UNCONNECTED ;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[0]_i_1__1 
       (.I0(\align_err_cnt_reg[3]_i_2__1_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[1]_i_1__1 
       (.I0(\align_err_cnt_reg[3]_i_2__1_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[2]_i_1__1 
       (.I0(\align_err_cnt_reg[3]_i_2__1_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[2]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[3]_i_1__1 
       (.I0(\align_err_cnt_reg[3]_i_2__1_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_3 
       (.I0(Q[2]),
        .I1(cur_align_err_cnt[2]),
        .O(\align_err_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_4 
       (.I0(Q[1]),
        .I1(cur_align_err_cnt[1]),
        .O(\align_err_cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \align_err_cnt[3]_i_5 
       (.I0(Q[0]),
        .I1(cur_align_err_cnt[0]),
        .O(\align_err_cnt[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[4]_i_1__1 
       (.I0(\align_err_cnt_reg[7]_i_4__1_n_7 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[5]_i_1__1 
       (.I0(\align_err_cnt_reg[7]_i_4__1_n_6 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[6]_i_1__1 
       (.I0(\align_err_cnt_reg[7]_i_4__1_n_5 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[6]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \align_err_cnt[7]_i_2__1 
       (.I0(\align_err_cnt_reg[7]_i_4__1_n_4 ),
        .I1(p_0_in_0),
        .O(\align_err_cnt[7]_i_2__1_n_0 ));
  FDRE \align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \align_err_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\align_err_cnt_reg[3]_i_2__1_n_0 ,\align_err_cnt_reg[3]_i_2__1_n_1 ,\align_err_cnt_reg[3]_i_2__1_n_2 ,\align_err_cnt_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\align_err_cnt_reg[3]_i_2__1_n_4 ,\align_err_cnt_reg[3]_i_2__1_n_5 ,\align_err_cnt_reg[3]_i_2__1_n_6 ,\align_err_cnt_reg[3]_i_2__1_n_7 }),
        .S({Q[3],\align_err_cnt[3]_i_3_n_0 ,\align_err_cnt[3]_i_4_n_0 ,\align_err_cnt[3]_i_5_n_0 }));
  FDRE \align_err_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \align_err_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \align_err_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \align_err_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\align_err_cnt[7]_i_2__1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \align_err_cnt_reg[7]_i_4__1 
       (.CI(\align_err_cnt_reg[3]_i_2__1_n_0 ),
        .CO({\align_err_cnt_reg[7]_i_4__1_n_0 ,\align_err_cnt_reg[7]_i_4__1_n_1 ,\align_err_cnt_reg[7]_i_4__1_n_2 ,\align_err_cnt_reg[7]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\align_err_cnt_reg[7]_i_4__1_n_4 ,\align_err_cnt_reg[7]_i_4__1_n_5 ,\align_err_cnt_reg[7]_i_4__1_n_6 ,\align_err_cnt_reg[7]_i_4__1_n_7 }),
        .S(Q[7:4]));
  CARRY4 \align_err_cnt_reg[7]_i_5__1 
       (.CI(\align_err_cnt_reg[7]_i_4__1_n_0 ),
        .CO({\NLW_align_err_cnt_reg[7]_i_5__1_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_align_err_cnt_reg[7]_i_5__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    align_err_i_1__1
       (.I0(\gen_k_char[3].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(align_err_i_2__1_n_0),
        .I3(\gen_k_char[2].eomf_err_reg ),
        .I4(\gen_k_char[0].eof_err_reg ),
        .O(align_err_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    align_err_i_2__1
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[1].eof_err_reg ),
        .I2(\gen_k_char[2].eof_err_reg ),
        .I3(\gen_k_char[0].eomf_err_reg ),
        .O(align_err_i_2__1_n_0));
  FDRE align_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(align_err_i_1__1_n_0),
        .Q(align_err),
        .R(align_good_reg_0));
  FDRE align_good_reg
       (.C(clk),
        .CE(1'b1),
        .D(eomf_good),
        .Q(align_good),
        .R(align_good_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \cur_align_err_cnt[0]_i_1__1 
       (.I0(\gen_k_char[1].eof_err_reg ),
        .I1(\cur_align_err_cnt[0]_i_2__1_n_0 ),
        .O(count_ones_return[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cur_align_err_cnt[0]_i_2__1 
       (.I0(\gen_k_char[3].eof_err_reg ),
        .I1(\gen_k_char[2].eof_err_reg ),
        .I2(\gen_k_char[2].eomf_err_reg ),
        .I3(\gen_k_char[0].eof_err_reg ),
        .I4(\gen_k_char[0].eomf_err_reg ),
        .I5(\gen_k_char[1].eomf_err_reg ),
        .O(\cur_align_err_cnt[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \cur_align_err_cnt[1]_i_2__1 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE88181178117177E)) 
    \cur_align_err_cnt[1]_i_3__1 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[3].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[2].eof_err_reg ),
        .O(\cur_align_err_cnt[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \cur_align_err_cnt[2]_i_2__1 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[3].eof_err_reg ),
        .I3(\gen_k_char[1].eof_err_reg ),
        .I4(\gen_k_char[2].eof_err_reg ),
        .I5(\gen_k_char[0].eomf_err_reg ),
        .O(\cur_align_err_cnt[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEE8FEE8E880)) 
    \cur_align_err_cnt[2]_i_3__1 
       (.I0(\gen_k_char[2].eomf_err_reg ),
        .I1(\gen_k_char[1].eomf_err_reg ),
        .I2(\gen_k_char[0].eomf_err_reg ),
        .I3(\gen_k_char[2].eof_err_reg ),
        .I4(\gen_k_char[1].eof_err_reg ),
        .I5(\gen_k_char[3].eof_err_reg ),
        .O(\cur_align_err_cnt[2]_i_3__1_n_0 ));
  FDRE \cur_align_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[0]),
        .Q(cur_align_err_cnt[0]),
        .R(align_good_reg_0));
  FDRE \cur_align_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[1]),
        .Q(cur_align_err_cnt[1]),
        .R(align_good_reg_0));
  MUXF7 \cur_align_err_cnt_reg[1]_i_1__1 
       (.I0(\cur_align_err_cnt[1]_i_2__1_n_0 ),
        .I1(\cur_align_err_cnt[1]_i_3__1_n_0 ),
        .O(count_ones_return[1]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \cur_align_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count_ones_return[2]),
        .Q(cur_align_err_cnt[2]),
        .R(align_good_reg_0));
  MUXF7 \cur_align_err_cnt_reg[2]_i_1__1 
       (.I0(\cur_align_err_cnt[2]_i_2__1_n_0 ),
        .I1(\cur_align_err_cnt[2]_i_3__1_n_0 ),
        .O(count_ones_return[2]),
        .S(\gen_k_char[0].eof_err_reg ));
  FDRE \gen_k_char[0].eof_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[0].eof_err_reg0 ),
        .Q(\gen_k_char[0].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[0].eomf_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[0]),
        .Q(\gen_k_char[0].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[1].eof_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[1].eof_err_reg0 ),
        .Q(\gen_k_char[1].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[1].eomf_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[1]),
        .Q(\gen_k_char[1].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[2].eof_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[2].eof_err_reg0 ),
        .Q(\gen_k_char[2].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[2].eomf_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(char_is_a[2]),
        .Q(\gen_k_char[2].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eof_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eof_err_reg0 ),
        .Q(\gen_k_char[3].eof_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eomf_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_err_reg0 ),
        .Q(\gen_k_char[3].eomf_err_reg ),
        .R(align_good_reg_0));
  FDRE \gen_k_char[3].eomf_good_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_k_char[3].eomf_good_reg0 ),
        .Q(eomf_good),
        .R(align_good_reg_0));
  system_rx_0_jesd204_frame_mark_11 i_frame_mark
       (.\beat_cnt_frame_reg[0]_0 (\beat_cnt_frame_reg[0] ),
        .\beat_cnt_frame_reg[0]_1 (\beat_cnt_frame_reg[0]_0 ),
        .\beat_cnt_frame_reg[2]_0 (align_good_reg_0),
        .\beat_cnt_mf_reg[0]_0 (\beat_cnt_mf_reg[0] ),
        .beat_cnt_mod_3(beat_cnt_mod_3),
        .\beat_cnt_mod_3_reg[0]_0 (\beat_cnt_mod_3_reg[0] ),
        .\beat_cnt_mod_3_reg[1]_0 (\beat_cnt_mod_3_reg[1] ),
        .\beat_cnt_mod_3_reg[1]_1 (\beat_cnt_mod_3_reg[1]_0 ),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(cfg_octets_per_frame_0_sn_1),
        .cfg_octets_per_frame_2_sp_1(default_eof),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\cfg_octets_per_multiframe[8] ),
        .clk(clk),
        .\gen_k_char[3].eof_err_reg[3] (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3]_1 ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[3].eof_err_reg[3]_2 ),
        .\gen_k_char[3].eof_err_reg[3]_2 (\gen_k_char[3].eof_err_reg[3]_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane[2]_i_1 
       (.I0(reset),
        .I1(frame_align_err_thresh_met10_in),
        .I2(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_1 
       (.I0(frame_align_err_thresh_met10_in),
        .I1(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] ),
        .O(frame_align_err_thresh_met1_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10 
       (.I0(Q[1]),
        .I1(cfg_frame_align_err_threshold[1]),
        .I2(cfg_frame_align_err_threshold[0]),
        .I3(Q[0]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3 
       (.I0(cfg_frame_align_err_threshold[7]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(cfg_frame_align_err_threshold[6]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4 
       (.I0(cfg_frame_align_err_threshold[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(cfg_frame_align_err_threshold[4]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5 
       (.I0(cfg_frame_align_err_threshold[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(cfg_frame_align_err_threshold[2]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6 
       (.I0(cfg_frame_align_err_threshold[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cfg_frame_align_err_threshold[0]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7 
       (.I0(Q[7]),
        .I1(cfg_frame_align_err_threshold[7]),
        .I2(cfg_frame_align_err_threshold[6]),
        .I3(Q[6]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8 
       (.I0(Q[5]),
        .I1(cfg_frame_align_err_threshold[5]),
        .I2(cfg_frame_align_err_threshold[4]),
        .I3(Q[4]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9 
       (.I0(Q[3]),
        .I1(cfg_frame_align_err_threshold[3]),
        .I2(cfg_frame_align_err_threshold[2]),
        .I3(Q[2]),
        .O(\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2 
       (.CI(1'b0),
        .CO({frame_align_err_thresh_met10_in,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_1 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_2 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_3_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_4_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_5_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_6_n_0 }),
        .O(\NLW_mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_7_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_8_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_9_n_0 ,\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met[2]_i_10_n_0 }));
endmodule

module system_rx_0_jesd204_rx_lane
   (buffer_ready_n,
    D,
    \frame_align_reg[1]_0 ,
    \frame_align_reg[0]_0 ,
    ilas_config_valid_i_reg,
    cgs_ready,
    Q,
    \in_data_d1_reg[31] ,
    \beat_error_count_reg[1] ,
    \FSM_onehot_state_reg[1] ,
    status_lane_frame_align_err_cnt,
    cfg_octets_per_frame_2_sp_1,
    cfg_octets_per_frame_4_sp_1,
    cfg_octets_per_frame_3_sp_1,
    cfg_octets_per_frame_0_sp_1,
    cfg_octets_per_frame_1_sp_1,
    ilas_config_addr,
    frame_align_err_thresh_met5_out,
    reset_0,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[2] ,
    ilas_config_data,
    status_err_statistics_cnt,
    \mem_rd_data_reg[31] ,
    clk,
    ifs_ready_reg_0,
    \frame_align_reg[1]_1 ,
    \frame_align_reg[0]_1 ,
    \in_dly_reg[35] ,
    \in_dly_reg[1] ,
    \in_data_d1_reg[31]_0 ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    cfg_octets_per_multiframe,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ,
    cfg_disable_scrambler,
    \FSM_onehot_state_reg[0]_0 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_1 ,
    \in_charisk_d1_reg[3] ,
    \phy_char_err_reg[3]_0 ,
    SR,
    E,
    device_clk,
    \rd_addr_reg[7] );
  output [0:0]buffer_ready_n;
  output [0:0]D;
  output \frame_align_reg[1]_0 ;
  output \frame_align_reg[0]_0 ;
  output ilas_config_valid_i_reg;
  output [0:0]cgs_ready;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31] ;
  output \beat_error_count_reg[1] ;
  output \FSM_onehot_state_reg[1] ;
  output [7:0]status_lane_frame_align_err_cnt;
  output cfg_octets_per_frame_2_sp_1;
  output cfg_octets_per_frame_4_sp_1;
  output cfg_octets_per_frame_3_sp_1;
  output cfg_octets_per_frame_0_sp_1;
  output cfg_octets_per_frame_1_sp_1;
  output [1:0]ilas_config_addr;
  output frame_align_err_thresh_met5_out;
  output reset_0;
  output \FSM_onehot_state_reg[0] ;
  output \FSM_onehot_state_reg[2] ;
  output [31:0]ilas_config_data;
  output [31:0]status_err_statistics_cnt;
  output [31:0]\mem_rd_data_reg[31] ;
  input clk;
  input ifs_ready_reg_0;
  input \frame_align_reg[1]_1 ;
  input \frame_align_reg[0]_1 ;
  input [9:0]\in_dly_reg[35] ;
  input \in_dly_reg[1] ;
  input [31:0]\in_data_d1_reg[31]_0 ;
  input [7:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input [7:0]cfg_octets_per_multiframe;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ;
  input cfg_disable_scrambler;
  input \FSM_onehot_state_reg[0]_0 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input [3:0]\in_charisk_d1_reg[3] ;
  input [3:0]\phy_char_err_reg[3]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input device_clk;
  input [0:0]\rd_addr_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[2] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]beat_cnt_frame;
  wire \beat_error_count_reg[1] ;
  wire [0:0]buffer_ready_n;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [7:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_0_sn_1;
  wire cfg_octets_per_frame_1_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire cfg_octets_per_frame_3_sn_1;
  wire cfg_octets_per_frame_4_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire cgs_beat_has_error;
  wire [0:0]cgs_ready;
  wire [2:0]char_is_a;
  wire [1:0]charisk28_aligned_s;
  wire clk;
  wire [31:0]data_aligned;
  wire device_clk;
  wire frame_align_err_thresh_met5_out;
  wire \frame_align_reg[0]_0 ;
  wire \frame_align_reg[0]_1 ;
  wire \frame_align_reg[1]_0 ;
  wire \frame_align_reg[1]_1 ;
  wire [32:32]full_state;
  wire \gen_frame_align.i_frame_align_n_10 ;
  wire \gen_frame_align.i_frame_align_n_13 ;
  wire \gen_frame_align.i_frame_align_n_18 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___65_carry_i_1_n_0;
  wire i___65_carry_i_2_n_0;
  wire i_cgs_n_3;
  wire [1:0]\i_frame_mark/beat_cnt_mod_3 ;
  wire [3:3]\i_frame_mark/default_eof ;
  wire i_ilas_monitor_n_10;
  wire i_ilas_monitor_n_11;
  wire i_ilas_monitor_n_12;
  wire i_ilas_monitor_n_13;
  wire i_ilas_monitor_n_5;
  wire i_ilas_monitor_n_6;
  wire i_ilas_monitor_n_7;
  wire i_ilas_monitor_n_8;
  wire i_ilas_monitor_n_9;
  wire i_pipeline_stage1_n_35;
  wire i_pipeline_stage1_n_44;
  wire i_pipeline_stage1_n_45;
  wire ifs_ready_reg_0;
  wire [1:0]ilas_config_addr;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_reg;
  wire ilas_monitor_reset;
  wire [27:4]in;
  wire [3:0]\in_charisk_d1_reg[3] ;
  wire [7:0]\in_data_d1_reg[31] ;
  wire [31:0]\in_data_d1_reg[31]_0 ;
  wire \in_dly_reg[1] ;
  wire [9:0]\in_dly_reg[35] ;
  wire [31:0]\mem_rd_data_reg[31] ;
  wire \mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire [3:0]\phy_char_err_reg[3]_0 ;
  wire \phy_char_err_reg_n_0_[0] ;
  wire \phy_char_err_reg_n_0_[1] ;
  wire prev_was_last0;
  wire [0:0]\rd_addr_reg[7] ;
  wire reset;
  wire reset_0;
  wire state;
  wire [31:0]status_err_statistics_cnt;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ;
  wire \status_err_statistics_cnt[31]_i_1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_2_n_0 ;
  wire \status_err_statistics_cnt[31]_i_3_n_0 ;
  wire \status_err_statistics_cnt[31]_i_4_n_0 ;
  wire \status_err_statistics_cnt[31]_i_5_n_0 ;
  wire \status_err_statistics_cnt[31]_i_6_n_0 ;
  wire [7:0]status_lane_frame_align_err_cnt;
  wire [31:0]swizzle_out;
  wire [7:6]wr_addr_reg;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED ;

  assign cfg_octets_per_frame_0_sp_1 = cfg_octets_per_frame_0_sn_1;
  assign cfg_octets_per_frame_1_sp_1 = cfg_octets_per_frame_1_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  assign cfg_octets_per_frame_3_sp_1 = cfg_octets_per_frame_3_sn_1;
  assign cfg_octets_per_frame_4_sp_1 = cfg_octets_per_frame_4_sn_1;
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[0]_1 ),
        .Q(\frame_align_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[1]_1 ),
        .Q(\frame_align_reg[1]_0 ),
        .R(1'b0));
  system_rx_0_jesd204_rx_frame_align_20 \gen_frame_align.i_frame_align 
       (.Q(status_lane_frame_align_err_cnt),
        .SR(i_ilas_monitor_n_5),
        .align_err(align_err),
        .align_good(align_good),
        .align_good_reg_0(buffer_ready_n),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_frame_reg[0]_0 (i_ilas_monitor_n_11),
        .\beat_cnt_mf_reg[0] (i_ilas_monitor_n_6),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .\beat_cnt_mod_3_reg[0] (i_ilas_monitor_n_12),
        .\beat_cnt_mod_3_reg[1] (\gen_frame_align.i_frame_align_n_13 ),
        .\beat_cnt_mod_3_reg[1]_0 (i_ilas_monitor_n_13),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .\cfg_octets_per_frame[0]_0 (cfg_octets_per_frame_0_sn_1),
        .cfg_octets_per_frame_0_sp_1(\gen_frame_align.i_frame_align_n_10 ),
        .cfg_octets_per_frame_1_sp_1(cfg_octets_per_frame_1_sn_1),
        .cfg_octets_per_frame_2_sp_1(cfg_octets_per_frame_2_sn_1),
        .cfg_octets_per_frame_3_sp_1(cfg_octets_per_frame_3_sn_1),
        .cfg_octets_per_frame_4_sp_1(cfg_octets_per_frame_4_sn_1),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\gen_frame_align.i_frame_align_n_18 ),
        .char_is_a(char_is_a),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .frame_align_err_thresh_met5_out(frame_align_err_thresh_met5_out),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3] ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] (\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[0] ),
        .\mode_8b10b.gen_lane[0].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[0] (cgs_ready),
        .reset(reset),
        .reset_0(reset_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry_i_1
       (.I0(status_err_statistics_cnt[0]),
        .I1(\phy_char_err_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(status_err_statistics_cnt[1]),
        .O(i___0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_2
       (.I0(status_err_statistics_cnt[0]),
        .I1(p_0_in1_in),
        .I2(\phy_char_err_reg_n_0_[0] ),
        .O(i___0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___65_carry_i_1
       (.I0(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I1(\phy_char_err_reg_n_0_[1] ),
        .I2(p_0_in0_in),
        .I3(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ),
        .O(i___65_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___65_carry_i_2
       (.I0(p_0_in0_in),
        .I1(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I2(\phy_char_err_reg_n_0_[1] ),
        .O(i___65_carry_i_2_n_0));
  system_rx_0_align_mux_21 i_align_mux
       (.D({in,charisk28_aligned_s}),
        .Q(Q),
        .clk(clk),
        .\in_charisk_d1_reg[3]_0 (\in_charisk_d1_reg[3] ),
        .\in_data_d1_reg[31]_0 (\in_data_d1_reg[31] ),
        .\in_data_d1_reg[31]_1 (\in_data_d1_reg[31]_0 ),
        .\in_dly_reg[0] (\frame_align_reg[0]_0 ),
        .\in_dly_reg[0]_0 (\frame_align_reg[1]_0 ),
        .\in_dly_reg[1] (\in_dly_reg[1] ));
  system_rx_0_jesd204_rx_cgs_22 i_cgs
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .SR(i_cgs_n_3),
        .\beat_error_count_reg[1]_0 (\beat_error_count_reg[1] ),
        .cgs_beat_has_error(cgs_beat_has_error),
        .clk(clk),
        .rdy_reg_0(cgs_ready));
  system_rx_0_jesd204_scrambler_23 i_descrambler
       (.Q(full_state),
        .SS(buffer_ready_n),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .clk(clk),
        .\state_reg[7]_0 ({data_aligned[31:24],data_aligned[22:10],data_aligned[7:0]}),
        .swizzle_out(swizzle_out[31:18]));
  system_rx_0_elastic_buffer_24 i_elastic_buffer
       (.E(E),
        .Q(wr_addr_reg),
        .SR(buffer_ready_n),
        .clk(clk),
        .device_clk(device_clk),
        .\mem_rd_data_reg[27]_0 (i_ilas_monitor_n_9),
        .\mem_rd_data_reg[27]_1 (i_ilas_monitor_n_8),
        .\mem_rd_data_reg[30]_0 (i_ilas_monitor_n_10),
        .\mem_rd_data_reg[30]_1 (i_ilas_monitor_n_7),
        .\mem_rd_data_reg[31]_0 (\mem_rd_data_reg[31] ),
        .\rd_addr_reg[7]_0 (\rd_addr_reg[7] ),
        .swizzle_out(swizzle_out));
  system_rx_0_jesd204_ilas_monitor_25 i_ilas_monitor
       (.Q({ilas_monitor_reset,data_aligned}),
        .SR(buffer_ready_n),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_mf_reg[0] (\gen_frame_align.i_frame_align_n_18 ),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .ilas_config_addr(ilas_config_addr),
        .ilas_config_data(ilas_config_data),
        .ilas_config_valid_i_reg_0(ilas_config_valid_i_reg),
        .ilas_config_valid_i_reg_1(i_pipeline_stage1_n_45),
        .ilas_config_valid_i_reg_2(i_pipeline_stage1_n_44),
        .mem_reg_0_63_27_29(wr_addr_reg),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg_0(i_ilas_monitor_n_5),
        .state_reg_1(i_ilas_monitor_n_6),
        .state_reg_2(i_ilas_monitor_n_7),
        .state_reg_3(i_ilas_monitor_n_8),
        .state_reg_4(i_ilas_monitor_n_9),
        .state_reg_5(i_ilas_monitor_n_10),
        .state_reg_6(i_ilas_monitor_n_11),
        .state_reg_7(i_ilas_monitor_n_12),
        .state_reg_8(i_ilas_monitor_n_13),
        .\wr_addr_reg[0] (i_pipeline_stage1_n_35));
  system_rx_0_pipeline_stage__parameterized0_26 i_pipeline_stage1
       (.D(D),
        .Q({ilas_monitor_reset,data_aligned}),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .char_is_a(char_is_a),
        .clk(clk),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[0].eof_err_reg[0] (cfg_octets_per_frame_2_sn_1),
        .\gen_k_char[0].eof_err_reg[0]_0 (cfg_octets_per_frame_3_sn_1),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg[1] (cfg_octets_per_frame_0_sn_1),
        .\gen_k_char[1].eof_err_reg[1]_0 (cfg_octets_per_frame_1_sn_1),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg[2] (\gen_frame_align.i_frame_align_n_10 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3] (\gen_frame_align.i_frame_align_n_13 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\gen_k_char[3].eomf_good_reg[3] (\gen_frame_align.i_frame_align_n_18 ),
        .\in_dly_reg[19]_0 (i_pipeline_stage1_n_44),
        .\in_dly_reg[1]_0 (i_pipeline_stage1_n_45),
        .\in_dly_reg[35]_0 ({\in_dly_reg[35] [9:2],in,\in_dly_reg[35] [1:0],charisk28_aligned_s}),
        .mem_reg_0_63_9_11(full_state),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg(i_pipeline_stage1_n_35),
        .swizzle_out(swizzle_out[17:0]));
  FDRE #(
    .INIT(1'b0)) 
    ifs_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready_reg_0),
        .Q(D),
        .R(1'b0));
  FDRE \phy_char_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [0]),
        .Q(\phy_char_err_reg_n_0_[0] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [1]),
        .Q(\phy_char_err_reg_n_0_[1] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [2]),
        .Q(p_0_in0_in),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [3]),
        .Q(p_0_in1_in),
        .R(i_cgs_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,status_err_statistics_cnt[1],1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 }),
        .S({status_err_statistics_cnt[3:2],i___0_carry_i_1_n_0,i___0_carry_i_2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }),
        .S(status_err_statistics_cnt[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }),
        .S(status_err_statistics_cnt[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }),
        .S(status_err_statistics_cnt[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }),
        .S(status_err_statistics_cnt[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }),
        .S(status_err_statistics_cnt[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }),
        .S(status_err_statistics_cnt[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }),
        .S(status_err_statistics_cnt[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,i___65_carry_i_1_n_0,i___65_carry_i_2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_err_statistics_cnt[31]_i_1 
       (.I0(\status_err_statistics_cnt[31]_i_2_n_0 ),
        .I1(\status_err_statistics_cnt[31]_i_3_n_0 ),
        .I2(\status_err_statistics_cnt[31]_i_4_n_0 ),
        .I3(\status_err_statistics_cnt[31]_i_5_n_0 ),
        .I4(\status_err_statistics_cnt[31]_i_6_n_0 ),
        .O(\status_err_statistics_cnt[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_2 
       (.I0(status_err_statistics_cnt[24]),
        .I1(status_err_statistics_cnt[25]),
        .I2(status_err_statistics_cnt[22]),
        .I3(status_err_statistics_cnt[23]),
        .I4(status_err_statistics_cnt[21]),
        .I5(status_err_statistics_cnt[20]),
        .O(\status_err_statistics_cnt[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_3 
       (.I0(status_err_statistics_cnt[30]),
        .I1(status_err_statistics_cnt[31]),
        .I2(status_err_statistics_cnt[28]),
        .I3(status_err_statistics_cnt[29]),
        .I4(status_err_statistics_cnt[27]),
        .I5(status_err_statistics_cnt[26]),
        .O(\status_err_statistics_cnt[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \status_err_statistics_cnt[31]_i_4 
       (.I0(status_err_statistics_cnt[7]),
        .I1(status_err_statistics_cnt[6]),
        .I2(status_err_statistics_cnt[5]),
        .O(\status_err_statistics_cnt[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_5 
       (.I0(status_err_statistics_cnt[18]),
        .I1(status_err_statistics_cnt[19]),
        .I2(status_err_statistics_cnt[16]),
        .I3(status_err_statistics_cnt[17]),
        .I4(status_err_statistics_cnt[15]),
        .I5(status_err_statistics_cnt[14]),
        .O(\status_err_statistics_cnt[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_6 
       (.I0(status_err_statistics_cnt[12]),
        .I1(status_err_statistics_cnt[13]),
        .I2(status_err_statistics_cnt[10]),
        .I3(status_err_statistics_cnt[11]),
        .I4(status_err_statistics_cnt[9]),
        .I5(status_err_statistics_cnt[8]),
        .O(\status_err_statistics_cnt[31]_i_6_n_0 ));
  FDRE \status_err_statistics_cnt_reg[0] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ),
        .Q(status_err_statistics_cnt[0]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[10] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ),
        .Q(status_err_statistics_cnt[10]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[11] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ),
        .Q(status_err_statistics_cnt[11]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[12] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ),
        .Q(status_err_statistics_cnt[12]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[13] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ),
        .Q(status_err_statistics_cnt[13]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[14] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ),
        .Q(status_err_statistics_cnt[14]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[15] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ),
        .Q(status_err_statistics_cnt[15]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[16] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ),
        .Q(status_err_statistics_cnt[16]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[17] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ),
        .Q(status_err_statistics_cnt[17]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[18] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ),
        .Q(status_err_statistics_cnt[18]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[19] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ),
        .Q(status_err_statistics_cnt[19]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[1] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ),
        .Q(status_err_statistics_cnt[1]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[20] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ),
        .Q(status_err_statistics_cnt[20]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[21] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ),
        .Q(status_err_statistics_cnt[21]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[22] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ),
        .Q(status_err_statistics_cnt[22]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[23] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ),
        .Q(status_err_statistics_cnt[23]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[24] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ),
        .Q(status_err_statistics_cnt[24]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[25] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ),
        .Q(status_err_statistics_cnt[25]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[26] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ),
        .Q(status_err_statistics_cnt[26]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[27] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ),
        .Q(status_err_statistics_cnt[27]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[28] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ),
        .Q(status_err_statistics_cnt[28]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[29] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ),
        .Q(status_err_statistics_cnt[29]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[2] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ),
        .Q(status_err_statistics_cnt[2]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[30] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ),
        .Q(status_err_statistics_cnt[30]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[31] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ),
        .Q(status_err_statistics_cnt[31]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[3] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ),
        .Q(status_err_statistics_cnt[3]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[4] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ),
        .Q(status_err_statistics_cnt[4]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[5] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ),
        .Q(status_err_statistics_cnt[5]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[6] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ),
        .Q(status_err_statistics_cnt[6]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[7] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ),
        .Q(status_err_statistics_cnt[7]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[8] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ),
        .Q(status_err_statistics_cnt[8]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[9] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ),
        .Q(status_err_statistics_cnt[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_lane" *) 
module system_rx_0_jesd204_rx_lane_0
   (D,
    \frame_align_reg[1]_0 ,
    \frame_align_reg[0]_0 ,
    ilas_config_valid_i_reg,
    Q,
    \in_data_d1_reg[31] ,
    \beat_error_count_reg[1] ,
    \FSM_onehot_state_reg[1] ,
    status_lane_frame_align_err_cnt,
    cfg_lanes_disable_1_sp_1,
    cfg_octets_per_frame_2_sp_1,
    cfg_octets_per_frame_1_sp_1,
    ilas_config_addr,
    frame_align_err_thresh_met3_out,
    rdy_reg,
    reset_0,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[2] ,
    ilas_config_data,
    status_err_statistics_cnt,
    \mem_rd_data_reg[31] ,
    buffer_release_n_reg,
    clk,
    ifs_ready_reg_0,
    \frame_align_reg[1]_1 ,
    \frame_align_reg[0]_1 ,
    event_unexpected_lane_state_error_INST_0_i_1,
    \in_dly_reg[35] ,
    \in_dly_reg[1] ,
    \in_data_d1_reg[31]_0 ,
    \gen_k_char[0].eof_err_reg[0] ,
    cfg_octets_per_frame,
    cfg_lanes_disable,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    cfg_octets_per_multiframe,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ,
    cfg_disable_scrambler,
    \FSM_onehot_state_reg[0]_0 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_1 ,
    \in_charisk_d1_reg[3] ,
    \phy_char_err_reg[3]_0 ,
    SR,
    E,
    device_clk,
    \rd_addr_reg[0] );
  output [0:0]D;
  output \frame_align_reg[1]_0 ;
  output \frame_align_reg[0]_0 ;
  output ilas_config_valid_i_reg;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31] ;
  output \beat_error_count_reg[1] ;
  output \FSM_onehot_state_reg[1] ;
  output [7:0]status_lane_frame_align_err_cnt;
  output cfg_lanes_disable_1_sp_1;
  output cfg_octets_per_frame_2_sp_1;
  output cfg_octets_per_frame_1_sp_1;
  output [1:0]ilas_config_addr;
  output frame_align_err_thresh_met3_out;
  output rdy_reg;
  output reset_0;
  output \FSM_onehot_state_reg[0] ;
  output \FSM_onehot_state_reg[2] ;
  output [31:0]ilas_config_data;
  output [31:0]status_err_statistics_cnt;
  output [31:0]\mem_rd_data_reg[31] ;
  input [0:0]buffer_release_n_reg;
  input clk;
  input ifs_ready_reg_0;
  input \frame_align_reg[1]_1 ;
  input \frame_align_reg[0]_1 ;
  input [0:0]event_unexpected_lane_state_error_INST_0_i_1;
  input [9:0]\in_dly_reg[35] ;
  input \in_dly_reg[1] ;
  input [31:0]\in_data_d1_reg[31]_0 ;
  input \gen_k_char[0].eof_err_reg[0] ;
  input [4:0]cfg_octets_per_frame;
  input [1:0]cfg_lanes_disable;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [7:0]cfg_octets_per_multiframe;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ;
  input cfg_disable_scrambler;
  input \FSM_onehot_state_reg[0]_0 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input [3:0]\in_charisk_d1_reg[3] ;
  input [3:0]\phy_char_err_reg[3]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input device_clk;
  input [0:0]\rd_addr_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[2] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]beat_cnt_frame;
  wire \beat_error_count_reg[1] ;
  wire [1:1]buffer_ready_n;
  wire [0:0]buffer_release_n_reg;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [1:0]cfg_lanes_disable;
  wire cfg_lanes_disable_1_sn_1;
  wire [4:0]cfg_octets_per_frame;
  wire cfg_octets_per_frame_1_sn_1;
  wire cfg_octets_per_frame_2_sn_1;
  wire [7:0]cfg_octets_per_multiframe;
  wire cgs_beat_has_error;
  wire [1:1]cgs_ready;
  wire [2:0]char_is_a;
  wire [1:0]charisk28_aligned_s;
  wire clk;
  wire [31:0]data_aligned;
  wire device_clk;
  wire [0:0]event_unexpected_lane_state_error_INST_0_i_1;
  wire frame_align_err_thresh_met3_out;
  wire \frame_align_reg[0]_0 ;
  wire \frame_align_reg[0]_1 ;
  wire \frame_align_reg[1]_0 ;
  wire \frame_align_reg[1]_1 ;
  wire [32:32]full_state;
  wire \gen_frame_align.i_frame_align_n_10 ;
  wire \gen_frame_align.i_frame_align_n_13 ;
  wire \gen_frame_align.i_frame_align_n_18 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___65_carry_i_1__0_n_0;
  wire i___65_carry_i_2__0_n_0;
  wire i_cgs_n_3;
  wire [1:0]\i_frame_mark/beat_cnt_mod_3 ;
  wire [3:3]\i_frame_mark/default_eof ;
  wire i_ilas_monitor_n_10;
  wire i_ilas_monitor_n_11;
  wire i_ilas_monitor_n_12;
  wire i_ilas_monitor_n_13;
  wire i_ilas_monitor_n_14;
  wire i_ilas_monitor_n_6;
  wire i_ilas_monitor_n_7;
  wire i_ilas_monitor_n_8;
  wire i_ilas_monitor_n_9;
  wire i_pipeline_stage1_n_37;
  wire i_pipeline_stage1_n_44;
  wire i_pipeline_stage1_n_45;
  wire ifs_ready_reg_0;
  wire [1:0]ilas_config_addr;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_reg;
  wire ilas_monitor_reset;
  wire [27:4]in;
  wire [3:0]\in_charisk_d1_reg[3] ;
  wire [7:0]\in_data_d1_reg[31] ;
  wire [31:0]\in_data_d1_reg[31]_0 ;
  wire \in_dly_reg[1] ;
  wire [9:0]\in_dly_reg[35] ;
  wire [31:0]\mem_rd_data_reg[31] ;
  wire \mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire [3:0]\phy_char_err_reg[3]_0 ;
  wire \phy_char_err_reg_n_0_[0] ;
  wire \phy_char_err_reg_n_0_[1] ;
  wire prev_was_last0;
  wire [0:0]\rd_addr_reg[0] ;
  wire rdy_reg;
  wire reset;
  wire reset_0;
  wire state;
  wire [31:0]status_err_statistics_cnt;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ;
  wire \status_err_statistics_cnt[31]_i_1__0_n_0 ;
  wire \status_err_statistics_cnt[31]_i_2__0_n_0 ;
  wire \status_err_statistics_cnt[31]_i_3__0_n_0 ;
  wire \status_err_statistics_cnt[31]_i_4__0_n_0 ;
  wire \status_err_statistics_cnt[31]_i_5__0_n_0 ;
  wire \status_err_statistics_cnt[31]_i_6__0_n_0 ;
  wire [7:0]status_lane_frame_align_err_cnt;
  wire [31:0]swizzle_out;
  wire [7:6]wr_addr_reg;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED ;

  assign cfg_lanes_disable_1_sp_1 = cfg_lanes_disable_1_sn_1;
  assign cfg_octets_per_frame_1_sp_1 = cfg_octets_per_frame_1_sn_1;
  assign cfg_octets_per_frame_2_sp_1 = cfg_octets_per_frame_2_sn_1;
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[0]_1 ),
        .Q(\frame_align_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[1]_1 ),
        .Q(\frame_align_reg[1]_0 ),
        .R(1'b0));
  system_rx_0_jesd204_rx_frame_align_12 \gen_frame_align.i_frame_align 
       (.Q(status_lane_frame_align_err_cnt),
        .SR(i_ilas_monitor_n_6),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_frame_reg[0]_0 (i_ilas_monitor_n_12),
        .\beat_cnt_mf_reg[0] (i_ilas_monitor_n_7),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .\beat_cnt_mod_3_reg[0] (i_ilas_monitor_n_13),
        .\beat_cnt_mod_3_reg[1] (\gen_frame_align.i_frame_align_n_13 ),
        .\beat_cnt_mod_3_reg[1]_0 (i_ilas_monitor_n_14),
        .buffer_ready_n(buffer_ready_n),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(\gen_frame_align.i_frame_align_n_10 ),
        .cfg_octets_per_frame_1_sp_1(cfg_octets_per_frame_1_sn_1),
        .cfg_octets_per_frame_2_sp_1(cfg_octets_per_frame_2_sn_1),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\gen_frame_align.i_frame_align_n_18 ),
        .cgs_ready(cgs_ready),
        .char_is_a(char_is_a),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .frame_align_err_thresh_met3_out(frame_align_err_thresh_met3_out),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3] ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] (\mode_8b10b.gen_lane[1].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[1] ),
        .reset(reset),
        .reset_0(reset_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry_i_1__0
       (.I0(status_err_statistics_cnt[0]),
        .I1(\phy_char_err_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(status_err_statistics_cnt[1]),
        .O(i___0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_2__0
       (.I0(status_err_statistics_cnt[0]),
        .I1(p_0_in1_in),
        .I2(\phy_char_err_reg_n_0_[0] ),
        .O(i___0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___65_carry_i_1__0
       (.I0(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I1(\phy_char_err_reg_n_0_[1] ),
        .I2(p_0_in0_in),
        .I3(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ),
        .O(i___65_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___65_carry_i_2__0
       (.I0(p_0_in0_in),
        .I1(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I2(\phy_char_err_reg_n_0_[1] ),
        .O(i___65_carry_i_2__0_n_0));
  system_rx_0_align_mux_13 i_align_mux
       (.D({in,charisk28_aligned_s}),
        .Q(Q),
        .clk(clk),
        .\in_charisk_d1_reg[3]_0 (\in_charisk_d1_reg[3] ),
        .\in_data_d1_reg[31]_0 (\in_data_d1_reg[31] ),
        .\in_data_d1_reg[31]_1 (\in_data_d1_reg[31]_0 ),
        .\in_dly_reg[0] (\frame_align_reg[0]_0 ),
        .\in_dly_reg[0]_0 (\frame_align_reg[1]_0 ),
        .\in_dly_reg[1] (\in_dly_reg[1] ));
  system_rx_0_jesd204_rx_cgs_14 i_cgs
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .SR(i_cgs_n_3),
        .\beat_error_count_reg[1]_0 (\beat_error_count_reg[1] ),
        .cfg_lanes_disable(cfg_lanes_disable),
        .cgs_beat_has_error(cgs_beat_has_error),
        .cgs_ready(cgs_ready),
        .clk(clk),
        .event_unexpected_lane_state_error_INST_0_i_1(event_unexpected_lane_state_error_INST_0_i_1),
        .rdy_reg_0(rdy_reg));
  system_rx_0_jesd204_scrambler_15 i_descrambler
       (.Q(full_state),
        .SR(buffer_ready_n),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .clk(clk),
        .\state_reg[7]_0 ({data_aligned[31:24],data_aligned[22:10],data_aligned[7:0]}),
        .swizzle_out(swizzle_out[31:18]));
  system_rx_0_elastic_buffer_16 i_elastic_buffer
       (.E(E),
        .Q(wr_addr_reg),
        .SR(buffer_ready_n),
        .clk(clk),
        .device_clk(device_clk),
        .\mem_rd_data_reg[27]_0 (i_ilas_monitor_n_10),
        .\mem_rd_data_reg[27]_1 (i_ilas_monitor_n_9),
        .\mem_rd_data_reg[30]_0 (i_ilas_monitor_n_11),
        .\mem_rd_data_reg[30]_1 (i_ilas_monitor_n_8),
        .\mem_rd_data_reg[31]_0 (\mem_rd_data_reg[31] ),
        .\rd_addr_reg[0]_0 (\rd_addr_reg[0] ),
        .swizzle_out(swizzle_out));
  system_rx_0_jesd204_ilas_monitor_17 i_ilas_monitor
       (.Q({ilas_monitor_reset,data_aligned}),
        .SR(buffer_ready_n),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_mf_reg[0] (\gen_frame_align.i_frame_align_n_18 ),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .buffer_release_n_reg(buffer_release_n_reg),
        .cfg_lanes_disable(cfg_lanes_disable),
        .cfg_lanes_disable_1_sp_1(cfg_lanes_disable_1_sn_1),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .ilas_config_addr(ilas_config_addr),
        .ilas_config_data(ilas_config_data),
        .ilas_config_valid_i_reg_0(ilas_config_valid_i_reg),
        .ilas_config_valid_i_reg_1(i_pipeline_stage1_n_45),
        .ilas_config_valid_i_reg_2(i_pipeline_stage1_n_44),
        .mem_reg_0_63_27_29(wr_addr_reg),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg_0(i_ilas_monitor_n_6),
        .state_reg_1(i_ilas_monitor_n_7),
        .state_reg_2(i_ilas_monitor_n_8),
        .state_reg_3(i_ilas_monitor_n_9),
        .state_reg_4(i_ilas_monitor_n_10),
        .state_reg_5(i_ilas_monitor_n_11),
        .state_reg_6(i_ilas_monitor_n_12),
        .state_reg_7(i_ilas_monitor_n_13),
        .state_reg_8(i_ilas_monitor_n_14),
        .\wr_addr_reg[7] (i_pipeline_stage1_n_37));
  system_rx_0_pipeline_stage__parameterized0_18 i_pipeline_stage1
       (.D(D),
        .Q({ilas_monitor_reset,data_aligned}),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .char_is_a(char_is_a),
        .clk(clk),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[0].eof_err_reg[0] (\gen_k_char[0].eof_err_reg[0] ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg[1] (\gen_k_char[1].eof_err_reg[1] ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\gen_k_char[1].eof_err_reg[1]_0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg[2] (\gen_frame_align.i_frame_align_n_10 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3] (\gen_frame_align.i_frame_align_n_13 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\gen_k_char[3].eomf_good_reg[3] (\gen_frame_align.i_frame_align_n_18 ),
        .\in_dly_reg[19]_0 (i_pipeline_stage1_n_44),
        .\in_dly_reg[1]_0 (i_pipeline_stage1_n_45),
        .\in_dly_reg[35]_0 ({\in_dly_reg[35] [9:2],in,\in_dly_reg[35] [1:0],charisk28_aligned_s}),
        .mem_reg_0_63_9_11(full_state),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg(i_pipeline_stage1_n_37),
        .swizzle_out(swizzle_out[17:0]));
  FDRE #(
    .INIT(1'b0)) 
    ifs_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready_reg_0),
        .Q(D),
        .R(1'b0));
  FDRE \phy_char_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [0]),
        .Q(\phy_char_err_reg_n_0_[0] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [1]),
        .Q(\phy_char_err_reg_n_0_[1] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [2]),
        .Q(p_0_in0_in),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [3]),
        .Q(p_0_in1_in),
        .R(i_cgs_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,status_err_statistics_cnt[1],1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 }),
        .S({status_err_statistics_cnt[3:2],i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }),
        .S(status_err_statistics_cnt[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }),
        .S(status_err_statistics_cnt[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }),
        .S(status_err_statistics_cnt[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }),
        .S(status_err_statistics_cnt[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }),
        .S(status_err_statistics_cnt[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }),
        .S(status_err_statistics_cnt[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }),
        .S(status_err_statistics_cnt[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,i___65_carry_i_1__0_n_0,i___65_carry_i_2__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_err_statistics_cnt[31]_i_1__0 
       (.I0(\status_err_statistics_cnt[31]_i_2__0_n_0 ),
        .I1(\status_err_statistics_cnt[31]_i_3__0_n_0 ),
        .I2(\status_err_statistics_cnt[31]_i_4__0_n_0 ),
        .I3(\status_err_statistics_cnt[31]_i_5__0_n_0 ),
        .I4(\status_err_statistics_cnt[31]_i_6__0_n_0 ),
        .O(\status_err_statistics_cnt[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_2__0 
       (.I0(status_err_statistics_cnt[24]),
        .I1(status_err_statistics_cnt[25]),
        .I2(status_err_statistics_cnt[22]),
        .I3(status_err_statistics_cnt[23]),
        .I4(status_err_statistics_cnt[21]),
        .I5(status_err_statistics_cnt[20]),
        .O(\status_err_statistics_cnt[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_3__0 
       (.I0(status_err_statistics_cnt[30]),
        .I1(status_err_statistics_cnt[31]),
        .I2(status_err_statistics_cnt[28]),
        .I3(status_err_statistics_cnt[29]),
        .I4(status_err_statistics_cnt[27]),
        .I5(status_err_statistics_cnt[26]),
        .O(\status_err_statistics_cnt[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \status_err_statistics_cnt[31]_i_4__0 
       (.I0(status_err_statistics_cnt[7]),
        .I1(status_err_statistics_cnt[6]),
        .I2(status_err_statistics_cnt[5]),
        .O(\status_err_statistics_cnt[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_5__0 
       (.I0(status_err_statistics_cnt[18]),
        .I1(status_err_statistics_cnt[19]),
        .I2(status_err_statistics_cnt[16]),
        .I3(status_err_statistics_cnt[17]),
        .I4(status_err_statistics_cnt[15]),
        .I5(status_err_statistics_cnt[14]),
        .O(\status_err_statistics_cnt[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_6__0 
       (.I0(status_err_statistics_cnt[12]),
        .I1(status_err_statistics_cnt[13]),
        .I2(status_err_statistics_cnt[10]),
        .I3(status_err_statistics_cnt[11]),
        .I4(status_err_statistics_cnt[9]),
        .I5(status_err_statistics_cnt[8]),
        .O(\status_err_statistics_cnt[31]_i_6__0_n_0 ));
  FDRE \status_err_statistics_cnt_reg[0] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ),
        .Q(status_err_statistics_cnt[0]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[10] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ),
        .Q(status_err_statistics_cnt[10]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[11] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ),
        .Q(status_err_statistics_cnt[11]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[12] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ),
        .Q(status_err_statistics_cnt[12]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[13] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ),
        .Q(status_err_statistics_cnt[13]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[14] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ),
        .Q(status_err_statistics_cnt[14]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[15] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ),
        .Q(status_err_statistics_cnt[15]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[16] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ),
        .Q(status_err_statistics_cnt[16]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[17] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ),
        .Q(status_err_statistics_cnt[17]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[18] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ),
        .Q(status_err_statistics_cnt[18]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[19] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ),
        .Q(status_err_statistics_cnt[19]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[1] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ),
        .Q(status_err_statistics_cnt[1]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[20] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ),
        .Q(status_err_statistics_cnt[20]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[21] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ),
        .Q(status_err_statistics_cnt[21]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[22] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ),
        .Q(status_err_statistics_cnt[22]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[23] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ),
        .Q(status_err_statistics_cnt[23]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[24] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ),
        .Q(status_err_statistics_cnt[24]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[25] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ),
        .Q(status_err_statistics_cnt[25]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[26] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ),
        .Q(status_err_statistics_cnt[26]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[27] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ),
        .Q(status_err_statistics_cnt[27]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[28] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ),
        .Q(status_err_statistics_cnt[28]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[29] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ),
        .Q(status_err_statistics_cnt[29]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[2] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ),
        .Q(status_err_statistics_cnt[2]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[30] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ),
        .Q(status_err_statistics_cnt[30]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[31] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ),
        .Q(status_err_statistics_cnt[31]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[3] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ),
        .Q(status_err_statistics_cnt[3]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[4] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ),
        .Q(status_err_statistics_cnt[4]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[5] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ),
        .Q(status_err_statistics_cnt[5]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[6] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ),
        .Q(status_err_statistics_cnt[6]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[7] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ),
        .Q(status_err_statistics_cnt[7]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[8] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ),
        .Q(status_err_statistics_cnt[8]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[9] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__0_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ),
        .Q(status_err_statistics_cnt[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_lane" *) 
module system_rx_0_jesd204_rx_lane_1
   (buffer_ready_n,
    D,
    \frame_align_reg[1]_0 ,
    \frame_align_reg[0]_0 ,
    ilas_config_valid_i_reg,
    cgs_ready,
    Q,
    \in_data_d1_reg[31] ,
    \beat_error_count_reg[1] ,
    \FSM_onehot_state_reg[1] ,
    status_lane_frame_align_err_cnt,
    ilas_config_addr,
    frame_align_err_thresh_met1_out,
    \mode_8b10b.unexpected_lane_state_error06_in ,
    reset_0,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[2] ,
    ilas_config_data,
    status_err_statistics_cnt,
    \mem_rd_data_reg[31] ,
    clk,
    ifs_ready_reg_0,
    \frame_align_reg[1]_1 ,
    \frame_align_reg[0]_1 ,
    \in_dly_reg[35] ,
    \in_dly_reg[1] ,
    \in_data_d1_reg[31]_0 ,
    \gen_k_char[0].eof_err_reg[0] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    cfg_octets_per_multiframe,
    cfg_lanes_disable,
    event_unexpected_lane_state_error,
    event_unexpected_lane_state_error_0,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ,
    cfg_disable_scrambler,
    \FSM_onehot_state_reg[0]_0 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_1 ,
    \in_charisk_d1_reg[3] ,
    \phy_char_err_reg[3]_0 ,
    SR,
    E,
    device_clk,
    \rd_addr_reg[7] );
  output [0:0]buffer_ready_n;
  output [0:0]D;
  output \frame_align_reg[1]_0 ;
  output \frame_align_reg[0]_0 ;
  output ilas_config_valid_i_reg;
  output [0:0]cgs_ready;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31] ;
  output \beat_error_count_reg[1] ;
  output \FSM_onehot_state_reg[1] ;
  output [7:0]status_lane_frame_align_err_cnt;
  output [1:0]ilas_config_addr;
  output frame_align_err_thresh_met1_out;
  output \mode_8b10b.unexpected_lane_state_error06_in ;
  output reset_0;
  output \FSM_onehot_state_reg[0] ;
  output \FSM_onehot_state_reg[2] ;
  output [31:0]ilas_config_data;
  output [31:0]status_err_statistics_cnt;
  output [31:0]\mem_rd_data_reg[31] ;
  input clk;
  input ifs_ready_reg_0;
  input \frame_align_reg[1]_1 ;
  input \frame_align_reg[0]_1 ;
  input [9:0]\in_dly_reg[35] ;
  input \in_dly_reg[1] ;
  input [31:0]\in_data_d1_reg[31]_0 ;
  input \gen_k_char[0].eof_err_reg[0] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [7:0]cfg_octets_per_multiframe;
  input [1:0]cfg_lanes_disable;
  input event_unexpected_lane_state_error;
  input [0:0]event_unexpected_lane_state_error_0;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ;
  input cfg_disable_scrambler;
  input \FSM_onehot_state_reg[0]_0 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input [3:0]\in_charisk_d1_reg[3] ;
  input [3:0]\phy_char_err_reg[3]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input device_clk;
  input [0:0]\rd_addr_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[2] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]beat_cnt_frame;
  wire \beat_error_count_reg[1] ;
  wire [0:0]buffer_ready_n;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [1:0]cfg_lanes_disable;
  wire [4:0]cfg_octets_per_frame;
  wire [7:0]cfg_octets_per_multiframe;
  wire cgs_beat_has_error;
  wire [0:0]cgs_ready;
  wire [2:0]char_is_a;
  wire [1:0]charisk28_aligned_s;
  wire clk;
  wire [31:0]data_aligned;
  wire device_clk;
  wire event_unexpected_lane_state_error;
  wire [0:0]event_unexpected_lane_state_error_0;
  wire frame_align_err_thresh_met1_out;
  wire \frame_align_reg[0]_0 ;
  wire \frame_align_reg[0]_1 ;
  wire \frame_align_reg[1]_0 ;
  wire \frame_align_reg[1]_1 ;
  wire [32:32]full_state;
  wire \gen_frame_align.i_frame_align_n_10 ;
  wire \gen_frame_align.i_frame_align_n_13 ;
  wire \gen_frame_align.i_frame_align_n_16 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire i___0_carry_i_1__1_n_0;
  wire i___0_carry_i_2__1_n_0;
  wire i___65_carry_i_1__1_n_0;
  wire i___65_carry_i_2__1_n_0;
  wire i_cgs_n_3;
  wire [1:0]\i_frame_mark/beat_cnt_mod_3 ;
  wire [3:3]\i_frame_mark/default_eof ;
  wire i_ilas_monitor_n_10;
  wire i_ilas_monitor_n_11;
  wire i_ilas_monitor_n_12;
  wire i_ilas_monitor_n_13;
  wire i_ilas_monitor_n_5;
  wire i_ilas_monitor_n_6;
  wire i_ilas_monitor_n_7;
  wire i_ilas_monitor_n_8;
  wire i_ilas_monitor_n_9;
  wire i_pipeline_stage1_n_37;
  wire i_pipeline_stage1_n_44;
  wire i_pipeline_stage1_n_45;
  wire ifs_ready_reg_0;
  wire [1:0]ilas_config_addr;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_reg;
  wire ilas_monitor_reset;
  wire [27:4]in;
  wire [3:0]\in_charisk_d1_reg[3] ;
  wire [7:0]\in_data_d1_reg[31] ;
  wire [31:0]\in_data_d1_reg[31]_0 ;
  wire \in_dly_reg[1] ;
  wire [9:0]\in_dly_reg[35] ;
  wire [31:0]\mem_rd_data_reg[31] ;
  wire \mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ;
  wire \mode_8b10b.unexpected_lane_state_error06_in ;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire [3:0]\phy_char_err_reg[3]_0 ;
  wire \phy_char_err_reg_n_0_[0] ;
  wire \phy_char_err_reg_n_0_[1] ;
  wire prev_was_last0;
  wire [0:0]\rd_addr_reg[7] ;
  wire reset;
  wire reset_0;
  wire state;
  wire [31:0]status_err_statistics_cnt;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ;
  wire \status_err_statistics_cnt[31]_i_1__1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_2__1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_3__1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_4__1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_5__1_n_0 ;
  wire \status_err_statistics_cnt[31]_i_6__1_n_0 ;
  wire [7:0]status_lane_frame_align_err_cnt;
  wire [31:0]swizzle_out;
  wire [7:6]wr_addr_reg;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[0]_1 ),
        .Q(\frame_align_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[1]_1 ),
        .Q(\frame_align_reg[1]_0 ),
        .R(1'b0));
  system_rx_0_jesd204_rx_frame_align_4 \gen_frame_align.i_frame_align 
       (.Q(status_lane_frame_align_err_cnt),
        .SR(i_ilas_monitor_n_5),
        .align_err(align_err),
        .align_good(align_good),
        .align_good_reg_0(buffer_ready_n),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_frame_reg[0]_0 (i_ilas_monitor_n_11),
        .\beat_cnt_mf_reg[0] (i_ilas_monitor_n_6),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .\beat_cnt_mod_3_reg[0] (i_ilas_monitor_n_12),
        .\beat_cnt_mod_3_reg[1] (\gen_frame_align.i_frame_align_n_13 ),
        .\beat_cnt_mod_3_reg[1]_0 (i_ilas_monitor_n_13),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(\gen_frame_align.i_frame_align_n_10 ),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\gen_frame_align.i_frame_align_n_16 ),
        .char_is_a(char_is_a),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .frame_align_err_thresh_met1_out(frame_align_err_thresh_met1_out),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3] ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_2 (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_3 (\gen_k_char[3].eof_err_reg[3]_1 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] (\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[2] ),
        .\mode_8b10b.gen_lane[2].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[2] (cgs_ready),
        .reset(reset),
        .reset_0(reset_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry_i_1__1
       (.I0(status_err_statistics_cnt[0]),
        .I1(\phy_char_err_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(status_err_statistics_cnt[1]),
        .O(i___0_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_2__1
       (.I0(status_err_statistics_cnt[0]),
        .I1(p_0_in1_in),
        .I2(\phy_char_err_reg_n_0_[0] ),
        .O(i___0_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___65_carry_i_1__1
       (.I0(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I1(\phy_char_err_reg_n_0_[1] ),
        .I2(p_0_in0_in),
        .I3(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ),
        .O(i___65_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___65_carry_i_2__1
       (.I0(p_0_in0_in),
        .I1(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I2(\phy_char_err_reg_n_0_[1] ),
        .O(i___65_carry_i_2__1_n_0));
  system_rx_0_align_mux_5 i_align_mux
       (.D({in,charisk28_aligned_s}),
        .Q(Q),
        .clk(clk),
        .\in_charisk_d1_reg[3]_0 (\in_charisk_d1_reg[3] ),
        .\in_data_d1_reg[31]_0 (\in_data_d1_reg[31] ),
        .\in_data_d1_reg[31]_1 (\in_data_d1_reg[31]_0 ),
        .\in_dly_reg[0] (\frame_align_reg[0]_0 ),
        .\in_dly_reg[0]_0 (\frame_align_reg[1]_0 ),
        .\in_dly_reg[1] (\in_dly_reg[1] ));
  system_rx_0_jesd204_rx_cgs_6 i_cgs
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .SR(i_cgs_n_3),
        .\beat_error_count_reg[1]_0 (\beat_error_count_reg[1] ),
        .cfg_lanes_disable(cfg_lanes_disable),
        .cgs_beat_has_error(cgs_beat_has_error),
        .clk(clk),
        .event_unexpected_lane_state_error(event_unexpected_lane_state_error),
        .event_unexpected_lane_state_error_0(event_unexpected_lane_state_error_0),
        .\mode_8b10b.unexpected_lane_state_error06_in (\mode_8b10b.unexpected_lane_state_error06_in ),
        .rdy_reg_0(cgs_ready));
  system_rx_0_jesd204_scrambler_7 i_descrambler
       (.Q(full_state),
        .SS(buffer_ready_n),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .clk(clk),
        .\state_reg[7]_0 ({data_aligned[31:24],data_aligned[22:10],data_aligned[7:0]}),
        .swizzle_out(swizzle_out[31:18]));
  system_rx_0_elastic_buffer_8 i_elastic_buffer
       (.E(E),
        .Q(wr_addr_reg),
        .SR(buffer_ready_n),
        .clk(clk),
        .device_clk(device_clk),
        .\mem_rd_data_reg[27]_0 (i_ilas_monitor_n_9),
        .\mem_rd_data_reg[27]_1 (i_ilas_monitor_n_8),
        .\mem_rd_data_reg[30]_0 (i_ilas_monitor_n_10),
        .\mem_rd_data_reg[30]_1 (i_ilas_monitor_n_7),
        .\mem_rd_data_reg[31]_0 (\mem_rd_data_reg[31] ),
        .\rd_addr_reg[7]_0 (\rd_addr_reg[7] ),
        .swizzle_out(swizzle_out));
  system_rx_0_jesd204_ilas_monitor_9 i_ilas_monitor
       (.Q({ilas_monitor_reset,data_aligned}),
        .SR(buffer_ready_n),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_mf_reg[0] (\gen_frame_align.i_frame_align_n_16 ),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .ilas_config_addr(ilas_config_addr),
        .ilas_config_data(ilas_config_data),
        .ilas_config_valid_i_reg_0(ilas_config_valid_i_reg),
        .ilas_config_valid_i_reg_1(i_pipeline_stage1_n_45),
        .ilas_config_valid_i_reg_2(i_pipeline_stage1_n_44),
        .mem_reg_0_63_27_29(wr_addr_reg),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg_0(i_ilas_monitor_n_5),
        .state_reg_1(i_ilas_monitor_n_6),
        .state_reg_2(i_ilas_monitor_n_7),
        .state_reg_3(i_ilas_monitor_n_8),
        .state_reg_4(i_ilas_monitor_n_9),
        .state_reg_5(i_ilas_monitor_n_10),
        .state_reg_6(i_ilas_monitor_n_11),
        .state_reg_7(i_ilas_monitor_n_12),
        .state_reg_8(i_ilas_monitor_n_13),
        .\wr_addr_reg[0] (i_pipeline_stage1_n_37));
  system_rx_0_pipeline_stage__parameterized0_10 i_pipeline_stage1
       (.D(D),
        .Q({ilas_monitor_reset,data_aligned}),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .char_is_a(char_is_a),
        .clk(clk),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[0].eof_err_reg[0] (\gen_k_char[0].eof_err_reg[0] ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg[1] (\gen_k_char[1].eof_err_reg[1] ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\gen_k_char[1].eof_err_reg[1]_0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg[2] (\gen_frame_align.i_frame_align_n_10 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3] (\gen_frame_align.i_frame_align_n_13 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\gen_k_char[3].eomf_good_reg[3] (\gen_frame_align.i_frame_align_n_16 ),
        .\in_dly_reg[19]_0 (i_pipeline_stage1_n_44),
        .\in_dly_reg[1]_0 (i_pipeline_stage1_n_45),
        .\in_dly_reg[35]_0 ({\in_dly_reg[35] [9:2],in,\in_dly_reg[35] [1:0],charisk28_aligned_s}),
        .mem_reg_0_63_9_11(full_state),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg(i_pipeline_stage1_n_37),
        .swizzle_out(swizzle_out[17:0]));
  FDRE #(
    .INIT(1'b0)) 
    ifs_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready_reg_0),
        .Q(D),
        .R(1'b0));
  FDRE \phy_char_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [0]),
        .Q(\phy_char_err_reg_n_0_[0] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [1]),
        .Q(\phy_char_err_reg_n_0_[1] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [2]),
        .Q(p_0_in0_in),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [3]),
        .Q(p_0_in1_in),
        .R(i_cgs_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,status_err_statistics_cnt[1],1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 }),
        .S({status_err_statistics_cnt[3:2],i___0_carry_i_1__1_n_0,i___0_carry_i_2__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }),
        .S(status_err_statistics_cnt[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }),
        .S(status_err_statistics_cnt[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }),
        .S(status_err_statistics_cnt[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }),
        .S(status_err_statistics_cnt[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }),
        .S(status_err_statistics_cnt[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }),
        .S(status_err_statistics_cnt[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }),
        .S(status_err_statistics_cnt[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,i___65_carry_i_1__1_n_0,i___65_carry_i_2__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_err_statistics_cnt[31]_i_1__1 
       (.I0(\status_err_statistics_cnt[31]_i_2__1_n_0 ),
        .I1(\status_err_statistics_cnt[31]_i_3__1_n_0 ),
        .I2(\status_err_statistics_cnt[31]_i_4__1_n_0 ),
        .I3(\status_err_statistics_cnt[31]_i_5__1_n_0 ),
        .I4(\status_err_statistics_cnt[31]_i_6__1_n_0 ),
        .O(\status_err_statistics_cnt[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_2__1 
       (.I0(status_err_statistics_cnt[24]),
        .I1(status_err_statistics_cnt[25]),
        .I2(status_err_statistics_cnt[22]),
        .I3(status_err_statistics_cnt[23]),
        .I4(status_err_statistics_cnt[21]),
        .I5(status_err_statistics_cnt[20]),
        .O(\status_err_statistics_cnt[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_3__1 
       (.I0(status_err_statistics_cnt[30]),
        .I1(status_err_statistics_cnt[31]),
        .I2(status_err_statistics_cnt[28]),
        .I3(status_err_statistics_cnt[29]),
        .I4(status_err_statistics_cnt[27]),
        .I5(status_err_statistics_cnt[26]),
        .O(\status_err_statistics_cnt[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \status_err_statistics_cnt[31]_i_4__1 
       (.I0(status_err_statistics_cnt[7]),
        .I1(status_err_statistics_cnt[6]),
        .I2(status_err_statistics_cnt[5]),
        .O(\status_err_statistics_cnt[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_5__1 
       (.I0(status_err_statistics_cnt[18]),
        .I1(status_err_statistics_cnt[19]),
        .I2(status_err_statistics_cnt[16]),
        .I3(status_err_statistics_cnt[17]),
        .I4(status_err_statistics_cnt[15]),
        .I5(status_err_statistics_cnt[14]),
        .O(\status_err_statistics_cnt[31]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_6__1 
       (.I0(status_err_statistics_cnt[12]),
        .I1(status_err_statistics_cnt[13]),
        .I2(status_err_statistics_cnt[10]),
        .I3(status_err_statistics_cnt[11]),
        .I4(status_err_statistics_cnt[9]),
        .I5(status_err_statistics_cnt[8]),
        .O(\status_err_statistics_cnt[31]_i_6__1_n_0 ));
  FDRE \status_err_statistics_cnt_reg[0] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ),
        .Q(status_err_statistics_cnt[0]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[10] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ),
        .Q(status_err_statistics_cnt[10]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[11] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ),
        .Q(status_err_statistics_cnt[11]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[12] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ),
        .Q(status_err_statistics_cnt[12]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[13] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ),
        .Q(status_err_statistics_cnt[13]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[14] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ),
        .Q(status_err_statistics_cnt[14]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[15] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ),
        .Q(status_err_statistics_cnt[15]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[16] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ),
        .Q(status_err_statistics_cnt[16]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[17] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ),
        .Q(status_err_statistics_cnt[17]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[18] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ),
        .Q(status_err_statistics_cnt[18]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[19] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ),
        .Q(status_err_statistics_cnt[19]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[1] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ),
        .Q(status_err_statistics_cnt[1]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[20] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ),
        .Q(status_err_statistics_cnt[20]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[21] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ),
        .Q(status_err_statistics_cnt[21]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[22] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ),
        .Q(status_err_statistics_cnt[22]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[23] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ),
        .Q(status_err_statistics_cnt[23]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[24] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ),
        .Q(status_err_statistics_cnt[24]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[25] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ),
        .Q(status_err_statistics_cnt[25]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[26] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ),
        .Q(status_err_statistics_cnt[26]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[27] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ),
        .Q(status_err_statistics_cnt[27]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[28] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ),
        .Q(status_err_statistics_cnt[28]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[29] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ),
        .Q(status_err_statistics_cnt[29]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[2] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ),
        .Q(status_err_statistics_cnt[2]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[30] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ),
        .Q(status_err_statistics_cnt[30]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[31] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ),
        .Q(status_err_statistics_cnt[31]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[3] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ),
        .Q(status_err_statistics_cnt[3]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[4] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ),
        .Q(status_err_statistics_cnt[4]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[5] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ),
        .Q(status_err_statistics_cnt[5]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[6] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ),
        .Q(status_err_statistics_cnt[6]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[7] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ),
        .Q(status_err_statistics_cnt[7]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[8] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ),
        .Q(status_err_statistics_cnt[8]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[9] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_1__1_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ),
        .Q(status_err_statistics_cnt[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_rx_lane" *) 
module system_rx_0_jesd204_rx_lane_2
   (D,
    \frame_align_reg[1]_0 ,
    \frame_align_reg[0]_0 ,
    ilas_config_valid_i_reg,
    rdy_reg,
    Q,
    \in_data_d1_reg[31] ,
    \beat_error_count_reg[1] ,
    \FSM_onehot_state_reg[1] ,
    status_lane_frame_align_err_cnt,
    ilas_config_addr,
    frame_align_err_thresh_met,
    reset_0,
    E,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[2] ,
    buffer_release_opportunity_reg,
    ilas_config_data,
    status_err_statistics_cnt,
    \mem_rd_data_reg[31] ,
    buffer_release_n_reg,
    clk,
    ifs_ready_reg_0,
    \frame_align_reg[1]_1 ,
    \frame_align_reg[0]_1 ,
    \in_dly_reg[35] ,
    \in_dly_reg[1] ,
    \in_data_d1_reg[31]_0 ,
    \gen_k_char[0].eof_err_reg[0] ,
    cfg_octets_per_frame,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    \gen_k_char[3].eof_err_reg[3]_0 ,
    \gen_k_char[3].eof_err_reg[3]_1 ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    cfg_lanes_disable,
    cfg_octets_per_multiframe,
    cfg_frame_align_err_threshold,
    reset,
    \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ,
    cfg_disable_scrambler,
    \rd_addr_reg[7] ,
    buffer_release_n_reg_0,
    buffer_release_opportunity,
    \FSM_onehot_state_reg[0]_0 ,
    cgs_beat_has_error,
    \FSM_onehot_state_reg[0]_1 ,
    \in_charisk_d1_reg[3] ,
    \phy_char_err_reg[3]_0 ,
    SR,
    device_clk);
  output [0:0]D;
  output \frame_align_reg[1]_0 ;
  output \frame_align_reg[0]_0 ;
  output ilas_config_valid_i_reg;
  output [0:0]rdy_reg;
  output [1:0]Q;
  output [7:0]\in_data_d1_reg[31] ;
  output \beat_error_count_reg[1] ;
  output \FSM_onehot_state_reg[1] ;
  output [7:0]status_lane_frame_align_err_cnt;
  output [1:0]ilas_config_addr;
  output frame_align_err_thresh_met;
  output reset_0;
  output [0:0]E;
  output \FSM_onehot_state_reg[0] ;
  output \FSM_onehot_state_reg[2] ;
  output buffer_release_opportunity_reg;
  output [31:0]ilas_config_data;
  output [31:0]status_err_statistics_cnt;
  output [31:0]\mem_rd_data_reg[31] ;
  input [0:0]buffer_release_n_reg;
  input clk;
  input ifs_ready_reg_0;
  input \frame_align_reg[1]_1 ;
  input \frame_align_reg[0]_1 ;
  input [9:0]\in_dly_reg[35] ;
  input \in_dly_reg[1] ;
  input [31:0]\in_data_d1_reg[31]_0 ;
  input \gen_k_char[0].eof_err_reg[0] ;
  input [4:0]cfg_octets_per_frame;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_0 ;
  input \gen_k_char[3].eof_err_reg[3]_1 ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [1:0]cfg_lanes_disable;
  input [7:0]cfg_octets_per_multiframe;
  input [7:0]cfg_frame_align_err_threshold;
  input reset;
  input \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ;
  input cfg_disable_scrambler;
  input [0:0]\rd_addr_reg[7] ;
  input buffer_release_n_reg_0;
  input buffer_release_opportunity;
  input \FSM_onehot_state_reg[0]_0 ;
  input cgs_beat_has_error;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input [3:0]\in_charisk_d1_reg[3] ;
  input [3:0]\phy_char_err_reg[3]_0 ;
  input [0:0]SR;
  input device_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[2] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_err;
  wire align_good;
  wire [0:0]beat_cnt_frame;
  wire \beat_error_count_reg[1] ;
  wire [3:3]buffer_ready_n;
  wire [0:0]buffer_release_n_reg;
  wire buffer_release_n_reg_0;
  wire buffer_release_opportunity;
  wire buffer_release_opportunity_reg;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [1:0]cfg_lanes_disable;
  wire [4:0]cfg_octets_per_frame;
  wire [7:0]cfg_octets_per_multiframe;
  wire cgs_beat_has_error;
  wire [2:0]char_is_a;
  wire [1:0]charisk28_aligned_s;
  wire clk;
  wire [31:0]data_aligned;
  wire device_clk;
  wire frame_align_err_thresh_met;
  wire \frame_align_reg[0]_0 ;
  wire \frame_align_reg[0]_1 ;
  wire \frame_align_reg[1]_0 ;
  wire \frame_align_reg[1]_1 ;
  wire [32:32]full_state;
  wire \gen_frame_align.i_frame_align_n_10 ;
  wire \gen_frame_align.i_frame_align_n_13 ;
  wire \gen_frame_align.i_frame_align_n_16 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eof_err_reg[3]_0 ;
  wire \gen_k_char[3].eof_err_reg[3]_1 ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire i___0_carry_i_1__2_n_0;
  wire i___0_carry_i_2__2_n_0;
  wire i___65_carry_i_1__2_n_0;
  wire i___65_carry_i_2__2_n_0;
  wire i_cgs_n_3;
  wire [1:0]\i_frame_mark/beat_cnt_mod_3 ;
  wire [3:3]\i_frame_mark/default_eof ;
  wire i_ilas_monitor_n_10;
  wire i_ilas_monitor_n_11;
  wire i_ilas_monitor_n_12;
  wire i_ilas_monitor_n_13;
  wire i_ilas_monitor_n_14;
  wire i_ilas_monitor_n_6;
  wire i_ilas_monitor_n_7;
  wire i_ilas_monitor_n_8;
  wire i_ilas_monitor_n_9;
  wire i_pipeline_stage1_n_37;
  wire i_pipeline_stage1_n_44;
  wire i_pipeline_stage1_n_45;
  wire ifs_ready_reg_0;
  wire [1:0]ilas_config_addr;
  wire [31:0]ilas_config_data;
  wire ilas_config_valid_i_reg;
  wire ilas_monitor_reset;
  wire [27:4]in;
  wire [3:0]\in_charisk_d1_reg[3] ;
  wire [7:0]\in_data_d1_reg[31] ;
  wire [31:0]\in_data_d1_reg[31]_0 ;
  wire \in_dly_reg[1] ;
  wire [9:0]\in_dly_reg[35] ;
  wire [31:0]\mem_rd_data_reg[31] ;
  wire \mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire [3:0]\phy_char_err_reg[3]_0 ;
  wire \phy_char_err_reg_n_0_[0] ;
  wire \phy_char_err_reg_n_0_[1] ;
  wire prev_was_last0;
  wire [0:0]\rd_addr_reg[7] ;
  wire [0:0]rdy_reg;
  wire reset;
  wire reset_0;
  wire state;
  wire [31:0]status_err_statistics_cnt;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ;
  wire \status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ;
  wire \status_err_statistics_cnt[31]_i_2__2_n_0 ;
  wire \status_err_statistics_cnt[31]_i_4__2_n_0 ;
  wire \status_err_statistics_cnt[31]_i_5__2_n_0 ;
  wire \status_err_statistics_cnt[31]_i_6__2_n_0 ;
  wire \status_err_statistics_cnt[31]_i_7_n_0 ;
  wire \status_err_statistics_cnt[31]_i_8_n_0 ;
  wire [7:0]status_lane_frame_align_err_cnt;
  wire [31:0]swizzle_out;
  wire [7:6]wr_addr_reg;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[0]_1 ),
        .Q(\frame_align_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_align_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\frame_align_reg[1]_1 ),
        .Q(\frame_align_reg[1]_0 ),
        .R(1'b0));
  system_rx_0_jesd204_rx_frame_align \gen_frame_align.i_frame_align 
       (.Q(status_lane_frame_align_err_cnt),
        .SR(i_ilas_monitor_n_6),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_frame_reg[0]_0 (i_ilas_monitor_n_12),
        .\beat_cnt_mf_reg[0] (i_ilas_monitor_n_7),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .\beat_cnt_mod_3_reg[0] (i_ilas_monitor_n_13),
        .\beat_cnt_mod_3_reg[1] (\gen_frame_align.i_frame_align_n_13 ),
        .\beat_cnt_mod_3_reg[1]_0 (i_ilas_monitor_n_14),
        .buffer_ready_n(buffer_ready_n),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_frame_0_sp_1(\gen_frame_align.i_frame_align_n_10 ),
        .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
        .\cfg_octets_per_multiframe[8] (\gen_frame_align.i_frame_align_n_16 ),
        .char_is_a(char_is_a),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .frame_align_err_thresh_met(frame_align_err_thresh_met),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3]_0 (\gen_k_char[3].eof_err_reg[3] ),
        .\gen_k_char[3].eof_err_reg[3]_1 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_2 (\gen_k_char[3].eof_err_reg[3]_0 ),
        .\gen_k_char[3].eof_err_reg[3]_3 (\gen_k_char[3].eof_err_reg[3]_1 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] (\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.event_frame_alignment_error_per_lane_reg[3] ),
        .\mode_8b10b.gen_lane[3].gen_frame_align_err_thresh.frame_align_err_thresh_met_reg[3] (rdy_reg),
        .reset(reset),
        .reset_0(reset_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry_i_1__2
       (.I0(status_err_statistics_cnt[0]),
        .I1(\phy_char_err_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(status_err_statistics_cnt[1]),
        .O(i___0_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_2__2
       (.I0(status_err_statistics_cnt[0]),
        .I1(p_0_in1_in),
        .I2(\phy_char_err_reg_n_0_[0] ),
        .O(i___0_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___65_carry_i_1__2
       (.I0(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I1(\phy_char_err_reg_n_0_[1] ),
        .I2(p_0_in0_in),
        .I3(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ),
        .O(i___65_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___65_carry_i_2__2
       (.I0(p_0_in0_in),
        .I1(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 ),
        .I2(\phy_char_err_reg_n_0_[1] ),
        .O(i___65_carry_i_2__2_n_0));
  system_rx_0_align_mux i_align_mux
       (.D({in,charisk28_aligned_s}),
        .Q(Q),
        .clk(clk),
        .\in_charisk_d1_reg[3]_0 (\in_charisk_d1_reg[3] ),
        .\in_data_d1_reg[31]_0 (\in_data_d1_reg[31] ),
        .\in_data_d1_reg[31]_1 (\in_data_d1_reg[31]_0 ),
        .\in_dly_reg[0] (\frame_align_reg[0]_0 ),
        .\in_dly_reg[0]_0 (\frame_align_reg[1]_0 ),
        .\in_dly_reg[1] (\in_dly_reg[1] ));
  system_rx_0_jesd204_rx_cgs i_cgs
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .SR(i_cgs_n_3),
        .\beat_error_count_reg[1]_0 (\beat_error_count_reg[1] ),
        .cgs_beat_has_error(cgs_beat_has_error),
        .clk(clk),
        .rdy_reg_0(rdy_reg));
  system_rx_0_jesd204_scrambler i_descrambler
       (.Q(full_state),
        .SR(buffer_ready_n),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .clk(clk),
        .\state_reg[7]_0 ({data_aligned[31:24],data_aligned[22:10],data_aligned[7:0]}),
        .swizzle_out(swizzle_out[31:18]));
  system_rx_0_elastic_buffer i_elastic_buffer
       (.E(E),
        .Q(wr_addr_reg),
        .SR(buffer_ready_n),
        .clk(clk),
        .device_clk(device_clk),
        .\mem_rd_data_reg[27]_0 (i_ilas_monitor_n_10),
        .\mem_rd_data_reg[27]_1 (i_ilas_monitor_n_9),
        .\mem_rd_data_reg[30]_0 (i_ilas_monitor_n_11),
        .\mem_rd_data_reg[30]_1 (i_ilas_monitor_n_8),
        .\mem_rd_data_reg[31]_0 (\mem_rd_data_reg[31] ),
        .\rd_addr_reg[7]_0 (\rd_addr_reg[7] ),
        .swizzle_out(swizzle_out));
  system_rx_0_jesd204_ilas_monitor i_ilas_monitor
       (.Q({ilas_monitor_reset,data_aligned}),
        .SR(buffer_ready_n),
        .align_err(align_err),
        .align_good(align_good),
        .\beat_cnt_frame_reg[0] (beat_cnt_frame),
        .\beat_cnt_mf_reg[0] (\gen_frame_align.i_frame_align_n_16 ),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .buffer_release_n_reg(buffer_release_n_reg),
        .buffer_release_n_reg_0(buffer_release_n_reg_0),
        .buffer_release_n_reg_1(\rd_addr_reg[7] ),
        .buffer_release_opportunity(buffer_release_opportunity),
        .buffer_release_opportunity_reg(buffer_release_opportunity_reg),
        .cfg_lanes_disable(cfg_lanes_disable),
        .clk(clk),
        .default_eof(\i_frame_mark/default_eof ),
        .ilas_config_addr(ilas_config_addr),
        .ilas_config_data(ilas_config_data),
        .ilas_config_valid_i_reg_0(ilas_config_valid_i_reg),
        .ilas_config_valid_i_reg_1(i_pipeline_stage1_n_45),
        .ilas_config_valid_i_reg_2(i_pipeline_stage1_n_44),
        .mem_reg_0_63_27_29(wr_addr_reg),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg_0(i_ilas_monitor_n_6),
        .state_reg_1(i_ilas_monitor_n_7),
        .state_reg_2(i_ilas_monitor_n_8),
        .state_reg_3(i_ilas_monitor_n_9),
        .state_reg_4(i_ilas_monitor_n_10),
        .state_reg_5(i_ilas_monitor_n_11),
        .state_reg_6(i_ilas_monitor_n_12),
        .state_reg_7(i_ilas_monitor_n_13),
        .state_reg_8(i_ilas_monitor_n_14),
        .\wr_addr_reg[7] (i_pipeline_stage1_n_37));
  system_rx_0_pipeline_stage__parameterized0 i_pipeline_stage1
       (.D(D),
        .Q({ilas_monitor_reset,data_aligned}),
        .beat_cnt_mod_3(\i_frame_mark/beat_cnt_mod_3 ),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .char_is_a(char_is_a),
        .clk(clk),
        .\gen_k_char[0].eof_err_reg0 (\gen_k_char[0].eof_err_reg0 ),
        .\gen_k_char[0].eof_err_reg[0] (\gen_k_char[0].eof_err_reg[0] ),
        .\gen_k_char[0].eof_err_reg[0]_0 (\gen_k_char[0].eof_err_reg[0]_0 ),
        .\gen_k_char[1].eof_err_reg0 (\gen_k_char[1].eof_err_reg0 ),
        .\gen_k_char[1].eof_err_reg[1] (\gen_k_char[1].eof_err_reg[1] ),
        .\gen_k_char[1].eof_err_reg[1]_0 (\gen_k_char[1].eof_err_reg[1]_0 ),
        .\gen_k_char[2].eof_err_reg0 (\gen_k_char[2].eof_err_reg0 ),
        .\gen_k_char[2].eof_err_reg[2] (\gen_frame_align.i_frame_align_n_10 ),
        .\gen_k_char[3].eof_err_reg0 (\gen_k_char[3].eof_err_reg0 ),
        .\gen_k_char[3].eof_err_reg[3] (\gen_frame_align.i_frame_align_n_13 ),
        .\gen_k_char[3].eomf_err_reg0 (\gen_k_char[3].eomf_err_reg0 ),
        .\gen_k_char[3].eomf_good_reg0 (\gen_k_char[3].eomf_good_reg0 ),
        .\gen_k_char[3].eomf_good_reg[3] (\gen_frame_align.i_frame_align_n_16 ),
        .\in_dly_reg[19]_0 (i_pipeline_stage1_n_44),
        .\in_dly_reg[1]_0 (i_pipeline_stage1_n_45),
        .\in_dly_reg[35]_0 ({\in_dly_reg[35] [9:2],in,\in_dly_reg[35] [1:0],charisk28_aligned_s}),
        .mem_reg_0_63_9_11(full_state),
        .prev_was_last0(prev_was_last0),
        .state(state),
        .state_reg(i_pipeline_stage1_n_37),
        .swizzle_out(swizzle_out[17:0]));
  FDRE #(
    .INIT(1'b0)) 
    ifs_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ifs_ready_reg_0),
        .Q(D),
        .R(1'b0));
  FDRE \phy_char_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [0]),
        .Q(\phy_char_err_reg_n_0_[0] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [1]),
        .Q(\phy_char_err_reg_n_0_[1] ),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [2]),
        .Q(p_0_in0_in),
        .R(i_cgs_n_3));
  FDRE \phy_char_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\phy_char_err_reg[3]_0 [3]),
        .Q(p_0_in1_in),
        .R(i_cgs_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,status_err_statistics_cnt[1],1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_7 }),
        .S({status_err_statistics_cnt[3:2],i___0_carry_i_1__2_n_0,i___0_carry_i_2__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }),
        .S(status_err_statistics_cnt[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }),
        .S(status_err_statistics_cnt[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }),
        .S(status_err_statistics_cnt[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }),
        .S(status_err_statistics_cnt[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }),
        .S(status_err_statistics_cnt[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }),
        .S(status_err_statistics_cnt[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___0_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___0_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }),
        .S(status_err_statistics_cnt[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry 
       (.CI(1'b0),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_6 ,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry_n_5 ,i___65_carry_i_1__2_n_0,i___65_carry_i_2__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__0 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__0_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__1 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__2 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__3 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__4 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__4_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__5 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_0 ),
        .CO({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \status_err_statistics_cnt0_inferred__1/i___65_carry__6 
       (.CI(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_0 ),
        .CO({\NLW_status_err_statistics_cnt0_inferred__1/i___65_carry__6_CO_UNCONNECTED [3],\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_1 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_2 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 }),
        .S({\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_4 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_5 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_6 ,\status_err_statistics_cnt0_inferred__1/i___0_carry__6_n_7 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_err_statistics_cnt[31]_i_2__2 
       (.I0(\status_err_statistics_cnt[31]_i_4__2_n_0 ),
        .I1(\status_err_statistics_cnt[31]_i_5__2_n_0 ),
        .I2(\status_err_statistics_cnt[31]_i_6__2_n_0 ),
        .I3(\status_err_statistics_cnt[31]_i_7_n_0 ),
        .I4(\status_err_statistics_cnt[31]_i_8_n_0 ),
        .O(\status_err_statistics_cnt[31]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_4__2 
       (.I0(status_err_statistics_cnt[24]),
        .I1(status_err_statistics_cnt[25]),
        .I2(status_err_statistics_cnt[22]),
        .I3(status_err_statistics_cnt[23]),
        .I4(status_err_statistics_cnt[21]),
        .I5(status_err_statistics_cnt[20]),
        .O(\status_err_statistics_cnt[31]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_5__2 
       (.I0(status_err_statistics_cnt[30]),
        .I1(status_err_statistics_cnt[31]),
        .I2(status_err_statistics_cnt[28]),
        .I3(status_err_statistics_cnt[29]),
        .I4(status_err_statistics_cnt[27]),
        .I5(status_err_statistics_cnt[26]),
        .O(\status_err_statistics_cnt[31]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \status_err_statistics_cnt[31]_i_6__2 
       (.I0(status_err_statistics_cnt[7]),
        .I1(status_err_statistics_cnt[6]),
        .I2(status_err_statistics_cnt[5]),
        .O(\status_err_statistics_cnt[31]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_7 
       (.I0(status_err_statistics_cnt[18]),
        .I1(status_err_statistics_cnt[19]),
        .I2(status_err_statistics_cnt[16]),
        .I3(status_err_statistics_cnt[17]),
        .I4(status_err_statistics_cnt[15]),
        .I5(status_err_statistics_cnt[14]),
        .O(\status_err_statistics_cnt[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \status_err_statistics_cnt[31]_i_8 
       (.I0(status_err_statistics_cnt[12]),
        .I1(status_err_statistics_cnt[13]),
        .I2(status_err_statistics_cnt[10]),
        .I3(status_err_statistics_cnt[11]),
        .I4(status_err_statistics_cnt[9]),
        .I5(status_err_statistics_cnt[8]),
        .O(\status_err_statistics_cnt[31]_i_8_n_0 ));
  FDRE \status_err_statistics_cnt_reg[0] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_7 ),
        .Q(status_err_statistics_cnt[0]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[10] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_5 ),
        .Q(status_err_statistics_cnt[10]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[11] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_4 ),
        .Q(status_err_statistics_cnt[11]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[12] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_7 ),
        .Q(status_err_statistics_cnt[12]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[13] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_6 ),
        .Q(status_err_statistics_cnt[13]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[14] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_5 ),
        .Q(status_err_statistics_cnt[14]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[15] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__2_n_4 ),
        .Q(status_err_statistics_cnt[15]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[16] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_7 ),
        .Q(status_err_statistics_cnt[16]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[17] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_6 ),
        .Q(status_err_statistics_cnt[17]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[18] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_5 ),
        .Q(status_err_statistics_cnt[18]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[19] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__3_n_4 ),
        .Q(status_err_statistics_cnt[19]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[1] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_6 ),
        .Q(status_err_statistics_cnt[1]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[20] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_7 ),
        .Q(status_err_statistics_cnt[20]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[21] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_6 ),
        .Q(status_err_statistics_cnt[21]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[22] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_5 ),
        .Q(status_err_statistics_cnt[22]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[23] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__4_n_4 ),
        .Q(status_err_statistics_cnt[23]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[24] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_7 ),
        .Q(status_err_statistics_cnt[24]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[25] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_6 ),
        .Q(status_err_statistics_cnt[25]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[26] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_5 ),
        .Q(status_err_statistics_cnt[26]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[27] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__5_n_4 ),
        .Q(status_err_statistics_cnt[27]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[28] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_7 ),
        .Q(status_err_statistics_cnt[28]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[29] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_6 ),
        .Q(status_err_statistics_cnt[29]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[2] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_5 ),
        .Q(status_err_statistics_cnt[2]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[30] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_5 ),
        .Q(status_err_statistics_cnt[30]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[31] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__6_n_4 ),
        .Q(status_err_statistics_cnt[31]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[3] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry_n_4 ),
        .Q(status_err_statistics_cnt[3]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[4] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_7 ),
        .Q(status_err_statistics_cnt[4]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[5] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_6 ),
        .Q(status_err_statistics_cnt[5]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[6] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_5 ),
        .Q(status_err_statistics_cnt[6]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[7] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__0_n_4 ),
        .Q(status_err_statistics_cnt[7]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[8] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_7 ),
        .Q(status_err_statistics_cnt[8]),
        .R(SR));
  FDRE \status_err_statistics_cnt_reg[9] 
       (.C(clk),
        .CE(\status_err_statistics_cnt[31]_i_2__2_n_0 ),
        .D(\status_err_statistics_cnt0_inferred__1/i___65_carry__1_n_6 ),
        .Q(status_err_statistics_cnt[9]),
        .R(SR));
endmodule

module system_rx_0_jesd204_scrambler
   (swizzle_out,
    Q,
    cfg_disable_scrambler,
    \state_reg[7]_0 ,
    SR,
    clk);
  output [13:0]swizzle_out;
  output [0:0]Q;
  input cfg_disable_scrambler;
  input [28:0]\state_reg[7]_0 ;
  input [0:0]SR;
  input clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire cfg_disable_scrambler;
  wire clk;
  wire [46:33]full_state;
  wire [28:0]\state_reg[7]_0 ;
  wire [13:0]swizzle_out;

  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_1__2
       (.I0(full_state[38]),
        .I1(full_state[39]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [0]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_2__2
       (.I0(full_state[39]),
        .I1(full_state[40]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [1]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_3__2
       (.I0(full_state[40]),
        .I1(full_state[41]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [2]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_1__2
       (.I0(full_state[34]),
        .I1(full_state[35]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [10]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_2__2
       (.I0(full_state[35]),
        .I1(full_state[36]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [11]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_3__2
       (.I0(full_state[36]),
        .I1(full_state[37]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [12]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_1__2
       (.I0(full_state[37]),
        .I1(full_state[38]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [13]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_1__2
       (.I0(full_state[41]),
        .I1(full_state[42]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [3]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_2__2
       (.I0(full_state[42]),
        .I1(full_state[43]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [4]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_3__2
       (.I0(full_state[43]),
        .I1(full_state[44]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [5]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_1__2
       (.I0(full_state[44]),
        .I1(full_state[45]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [6]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_2__2
       (.I0(full_state[45]),
        .I1(full_state[46]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [7]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_2__2
       (.I0(Q),
        .I1(full_state[33]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [8]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_3__2
       (.I0(full_state[33]),
        .I1(full_state[34]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [9]),
        .O(swizzle_out[1]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [21]),
        .Q(Q),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [16]),
        .Q(full_state[42]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [17]),
        .Q(full_state[43]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [18]),
        .Q(full_state[44]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [19]),
        .Q(full_state[45]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [20]),
        .Q(full_state[46]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [22]),
        .Q(full_state[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [23]),
        .Q(full_state[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [24]),
        .Q(full_state[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [25]),
        .Q(full_state[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [26]),
        .Q(full_state[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [27]),
        .Q(full_state[38]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [28]),
        .Q(full_state[39]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [14]),
        .Q(full_state[40]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [15]),
        .Q(full_state[41]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_scrambler" *) 
module system_rx_0_jesd204_scrambler_15
   (swizzle_out,
    Q,
    cfg_disable_scrambler,
    \state_reg[7]_0 ,
    SR,
    clk);
  output [13:0]swizzle_out;
  output [0:0]Q;
  input cfg_disable_scrambler;
  input [28:0]\state_reg[7]_0 ;
  input [0:0]SR;
  input clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire cfg_disable_scrambler;
  wire clk;
  wire [46:33]full_state;
  wire [28:0]\state_reg[7]_0 ;
  wire [13:0]swizzle_out;

  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_1__0
       (.I0(full_state[38]),
        .I1(full_state[39]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [0]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_2__0
       (.I0(full_state[39]),
        .I1(full_state[40]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [1]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_3__0
       (.I0(full_state[40]),
        .I1(full_state[41]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [2]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_1__0
       (.I0(full_state[34]),
        .I1(full_state[35]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [10]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_2__0
       (.I0(full_state[35]),
        .I1(full_state[36]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [11]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_3__0
       (.I0(full_state[36]),
        .I1(full_state[37]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [12]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_1__0
       (.I0(full_state[37]),
        .I1(full_state[38]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [13]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_1__0
       (.I0(full_state[41]),
        .I1(full_state[42]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [3]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_2__0
       (.I0(full_state[42]),
        .I1(full_state[43]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [4]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_3__0
       (.I0(full_state[43]),
        .I1(full_state[44]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [5]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_1__0
       (.I0(full_state[44]),
        .I1(full_state[45]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [6]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_2__0
       (.I0(full_state[45]),
        .I1(full_state[46]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [7]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_2__0
       (.I0(Q),
        .I1(full_state[33]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [8]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_3__0
       (.I0(full_state[33]),
        .I1(full_state[34]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [9]),
        .O(swizzle_out[1]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [21]),
        .Q(Q),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [16]),
        .Q(full_state[42]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [17]),
        .Q(full_state[43]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [18]),
        .Q(full_state[44]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [19]),
        .Q(full_state[45]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [20]),
        .Q(full_state[46]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [22]),
        .Q(full_state[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [23]),
        .Q(full_state[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [24]),
        .Q(full_state[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [25]),
        .Q(full_state[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [26]),
        .Q(full_state[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [27]),
        .Q(full_state[38]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [28]),
        .Q(full_state[39]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [14]),
        .Q(full_state[40]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [15]),
        .Q(full_state[41]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_scrambler" *) 
module system_rx_0_jesd204_scrambler_23
   (swizzle_out,
    Q,
    cfg_disable_scrambler,
    \state_reg[7]_0 ,
    SS,
    clk);
  output [13:0]swizzle_out;
  output [0:0]Q;
  input cfg_disable_scrambler;
  input [28:0]\state_reg[7]_0 ;
  input [0:0]SS;
  input clk;

  wire [0:0]Q;
  wire [0:0]SS;
  wire cfg_disable_scrambler;
  wire clk;
  wire [46:33]full_state;
  wire [28:0]\state_reg[7]_0 ;
  wire [13:0]swizzle_out;

  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_1
       (.I0(full_state[38]),
        .I1(full_state[39]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [0]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_2
       (.I0(full_state[39]),
        .I1(full_state[40]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [1]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_3
       (.I0(full_state[40]),
        .I1(full_state[41]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [2]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_1
       (.I0(full_state[34]),
        .I1(full_state[35]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [10]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_2
       (.I0(full_state[35]),
        .I1(full_state[36]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [11]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_3
       (.I0(full_state[36]),
        .I1(full_state[37]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [12]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_1
       (.I0(full_state[37]),
        .I1(full_state[38]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [13]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_1
       (.I0(full_state[41]),
        .I1(full_state[42]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [3]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_2
       (.I0(full_state[42]),
        .I1(full_state[43]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [4]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_3
       (.I0(full_state[43]),
        .I1(full_state[44]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [5]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_1
       (.I0(full_state[44]),
        .I1(full_state[45]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [6]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_2
       (.I0(full_state[45]),
        .I1(full_state[46]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [7]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_2
       (.I0(Q),
        .I1(full_state[33]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [8]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_3
       (.I0(full_state[33]),
        .I1(full_state[34]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [9]),
        .O(swizzle_out[1]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [21]),
        .Q(Q),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [16]),
        .Q(full_state[42]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [17]),
        .Q(full_state[43]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [18]),
        .Q(full_state[44]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [19]),
        .Q(full_state[45]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [20]),
        .Q(full_state[46]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [22]),
        .Q(full_state[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [23]),
        .Q(full_state[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [24]),
        .Q(full_state[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [25]),
        .Q(full_state[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [26]),
        .Q(full_state[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [27]),
        .Q(full_state[38]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [28]),
        .Q(full_state[39]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [14]),
        .Q(full_state[40]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [15]),
        .Q(full_state[41]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "jesd204_scrambler" *) 
module system_rx_0_jesd204_scrambler_7
   (swizzle_out,
    Q,
    cfg_disable_scrambler,
    \state_reg[7]_0 ,
    SS,
    clk);
  output [13:0]swizzle_out;
  output [0:0]Q;
  input cfg_disable_scrambler;
  input [28:0]\state_reg[7]_0 ;
  input [0:0]SS;
  input clk;

  wire [0:0]Q;
  wire [0:0]SS;
  wire cfg_disable_scrambler;
  wire clk;
  wire [46:33]full_state;
  wire [28:0]\state_reg[7]_0 ;
  wire [13:0]swizzle_out;

  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_1__1
       (.I0(full_state[38]),
        .I1(full_state[39]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [0]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_2__1
       (.I0(full_state[39]),
        .I1(full_state[40]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [1]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_0_2_i_3__1
       (.I0(full_state[40]),
        .I1(full_state[41]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [2]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_1__1
       (.I0(full_state[34]),
        .I1(full_state[35]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [10]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_2__1
       (.I0(full_state[35]),
        .I1(full_state[36]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [11]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_12_14_i_3__1
       (.I0(full_state[36]),
        .I1(full_state[37]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [12]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_1__1
       (.I0(full_state[37]),
        .I1(full_state[38]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [13]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_1__1
       (.I0(full_state[41]),
        .I1(full_state[42]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [3]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_2__1
       (.I0(full_state[42]),
        .I1(full_state[43]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [4]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_3_5_i_3__1
       (.I0(full_state[43]),
        .I1(full_state[44]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [5]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_1__1
       (.I0(full_state[44]),
        .I1(full_state[45]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [6]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_2__1
       (.I0(full_state[45]),
        .I1(full_state[46]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [7]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_2__1
       (.I0(Q),
        .I1(full_state[33]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [8]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_3__1
       (.I0(full_state[33]),
        .I1(full_state[34]),
        .I2(cfg_disable_scrambler),
        .I3(\state_reg[7]_0 [9]),
        .O(swizzle_out[1]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [21]),
        .Q(Q),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [16]),
        .Q(full_state[42]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [17]),
        .Q(full_state[43]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [18]),
        .Q(full_state[44]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [19]),
        .Q(full_state[45]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [20]),
        .Q(full_state[46]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [22]),
        .Q(full_state[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [23]),
        .Q(full_state[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [24]),
        .Q(full_state[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [25]),
        .Q(full_state[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [26]),
        .Q(full_state[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [27]),
        .Q(full_state[38]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [28]),
        .Q(full_state[39]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [14]),
        .Q(full_state[40]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\state_reg[7]_0 [15]),
        .Q(full_state[41]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized0
   (\gen_k_char[2].eof_err_reg0 ,
    Q,
    \gen_k_char[3].eof_err_reg0 ,
    \gen_k_char[1].eof_err_reg0 ,
    \gen_k_char[0].eof_err_reg0 ,
    state_reg,
    \gen_k_char[3].eomf_good_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    char_is_a,
    prev_was_last0,
    \in_dly_reg[19]_0 ,
    \in_dly_reg[1]_0 ,
    swizzle_out,
    D,
    \gen_k_char[0].eof_err_reg[0] ,
    \gen_k_char[2].eof_err_reg[2] ,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    beat_cnt_mod_3,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    state,
    \gen_k_char[3].eomf_good_reg[3] ,
    mem_reg_0_63_9_11,
    cfg_disable_scrambler,
    clk,
    \in_dly_reg[35]_0 );
  output \gen_k_char[2].eof_err_reg0 ;
  output [32:0]Q;
  output \gen_k_char[3].eof_err_reg0 ;
  output \gen_k_char[1].eof_err_reg0 ;
  output \gen_k_char[0].eof_err_reg0 ;
  output state_reg;
  output \gen_k_char[3].eomf_good_reg0 ;
  output \gen_k_char[3].eomf_err_reg0 ;
  output [2:0]char_is_a;
  output prev_was_last0;
  output \in_dly_reg[19]_0 ;
  output \in_dly_reg[1]_0 ;
  output [17:0]swizzle_out;
  input [0:0]D;
  input \gen_k_char[0].eof_err_reg[0] ;
  input \gen_k_char[2].eof_err_reg[2] ;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [1:0]beat_cnt_mod_3;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input state;
  input \gen_k_char[3].eomf_good_reg[3] ;
  input [0:0]mem_reg_0_63_9_11;
  input cfg_disable_scrambler;
  input clk;
  input [35:0]\in_dly_reg[35]_0 ;

  wire [0:0]D;
  wire [32:0]Q;
  wire [1:0]beat_cnt_mod_3;
  wire cfg_disable_scrambler;
  wire [2:0]char_is_a;
  wire clk;
  wire \gen_k_char[0].eof_err[0]_i_2__2_n_0 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err[1]_i_3__2_n_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eof_err_reg[2] ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \gen_k_char[3].eomf_good_reg[3] ;
  wire ilas_monitor_reset_s;
  wire \in_dly_reg[19]_0 ;
  wire \in_dly_reg[1]_0 ;
  wire [35:0]\in_dly_reg[35]_0 ;
  wire \in_dly_reg_n_0_[0] ;
  wire \in_dly_reg_n_0_[1] ;
  wire \in_dly_reg_n_0_[2] ;
  wire \in_dly_reg_n_0_[3] ;
  wire [0:0]mem_reg_0_63_9_11;
  wire prev_was_last0;
  wire state;
  wire state_reg;
  wire [17:0]swizzle_out;

  LUT5 #(
    .INIT(32'h00000008)) 
    \align_err_cnt[7]_i_3__2 
       (.I0(state),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(state_reg));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[0].eof_err[0]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\gen_k_char[0].eof_err[0]_i_2__2_n_0 ),
        .I3(\gen_k_char[0].eof_err_reg[0] ),
        .I4(\gen_k_char[0].eof_err_reg[0]_0 ),
        .I5(beat_cnt_mod_3[1]),
        .O(\gen_k_char[0].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[0].eof_err[0]_i_2__2 
       (.I0(\in_dly_reg_n_0_[0] ),
        .I1(Q[5]),
        .O(\gen_k_char[0].eof_err[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[0].eomf_err[0]_i_1__2 
       (.I0(Q[5]),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(char_is_a[0]));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[1].eof_err[1]_i_2 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gen_k_char[1].eof_err[1]_i_3__2_n_0 ),
        .I3(\gen_k_char[1].eof_err_reg[1] ),
        .I4(\gen_k_char[1].eof_err_reg[1]_0 ),
        .I5(beat_cnt_mod_3[0]),
        .O(\gen_k_char[1].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[1].eof_err[1]_i_3__2 
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\gen_k_char[1].eof_err[1]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[1].eomf_err[1]_i_1__2 
       (.I0(Q[13]),
        .I1(\in_dly_reg_n_0_[1] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(char_is_a[1]));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \gen_k_char[2].eof_err[2]_i_1__2 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\in_dly_reg_n_0_[2] ),
        .I3(Q[21]),
        .I4(\gen_k_char[0].eof_err_reg[0] ),
        .I5(\gen_k_char[2].eof_err_reg[2] ),
        .O(\gen_k_char[2].eof_err_reg0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[2].eomf_err[2]_i_1__2 
       (.I0(Q[21]),
        .I1(\in_dly_reg_n_0_[2] ),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(char_is_a[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_k_char[3].eof_err[3]_i_1__0 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(\gen_k_char[3].eof_err_reg[3] ),
        .O(\gen_k_char[3].eof_err_reg0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_k_char[3].eomf_err[3]_i_1__2 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_err_reg0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \gen_k_char[3].eomf_good[3]_i_1__2 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_good_reg0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_3__2
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\in_dly_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_4__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\in_dly_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_dly[36]_i_1__2 
       (.I0(D),
        .O(ilas_monitor_reset_s));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [0]),
        .Q(\in_dly_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [10]),
        .Q(Q[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [11]),
        .Q(Q[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [12]),
        .Q(Q[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [13]),
        .Q(Q[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [14]),
        .Q(Q[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [15]),
        .Q(Q[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [16]),
        .Q(Q[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [17]),
        .Q(Q[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [18]),
        .Q(Q[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [19]),
        .Q(Q[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [1]),
        .Q(\in_dly_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [20]),
        .Q(Q[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [21]),
        .Q(Q[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [22]),
        .Q(Q[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [23]),
        .Q(Q[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [24]),
        .Q(Q[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [25]),
        .Q(Q[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [26]),
        .Q(Q[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [27]),
        .Q(Q[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [28]),
        .Q(Q[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [29]),
        .Q(Q[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [2]),
        .Q(\in_dly_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [30]),
        .Q(Q[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [31]),
        .Q(Q[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [32]),
        .Q(Q[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [33]),
        .Q(Q[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [34]),
        .Q(Q[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [35]),
        .Q(Q[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(ilas_monitor_reset_s),
        .Q(Q[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [3]),
        .Q(\in_dly_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [4]),
        .Q(Q[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [5]),
        .Q(Q[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [6]),
        .Q(Q[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [7]),
        .Q(Q[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [8]),
        .Q(Q[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [9]),
        .Q(Q[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_2__2
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[16]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_3__2
       (.I0(Q[0]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[17]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_1__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cfg_disable_scrambler),
        .I3(Q[18]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(cfg_disable_scrambler),
        .I3(Q[19]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_3__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(cfg_disable_scrambler),
        .I3(Q[20]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_1__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(cfg_disable_scrambler),
        .I3(Q[21]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_2__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[22]),
        .O(swizzle_out[14]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_3__2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[23]),
        .O(swizzle_out[15]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_1__2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[24]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_2__2
       (.I0(Q[8]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[25]),
        .O(swizzle_out[1]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_3__2
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(cfg_disable_scrambler),
        .I3(Q[26]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_1__2
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(cfg_disable_scrambler),
        .I3(Q[27]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_2__2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(cfg_disable_scrambler),
        .I3(Q[28]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_3__2
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(cfg_disable_scrambler),
        .I3(Q[29]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_1__2
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[30]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_2__2
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[31]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_3__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[8]),
        .O(swizzle_out[16]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_1__2
       (.I0(mem_reg_0_63_9_11),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[9]),
        .O(swizzle_out[17]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    prev_was_last_i_1__2
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(Q[32]),
        .O(prev_was_last0));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized0_10
   (\gen_k_char[2].eof_err_reg0 ,
    Q,
    \gen_k_char[3].eof_err_reg0 ,
    \gen_k_char[1].eof_err_reg0 ,
    \gen_k_char[0].eof_err_reg0 ,
    state_reg,
    \gen_k_char[3].eomf_good_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    char_is_a,
    prev_was_last0,
    \in_dly_reg[19]_0 ,
    \in_dly_reg[1]_0 ,
    swizzle_out,
    D,
    \gen_k_char[0].eof_err_reg[0] ,
    \gen_k_char[2].eof_err_reg[2] ,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    beat_cnt_mod_3,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    state,
    \gen_k_char[3].eomf_good_reg[3] ,
    mem_reg_0_63_9_11,
    cfg_disable_scrambler,
    clk,
    \in_dly_reg[35]_0 );
  output \gen_k_char[2].eof_err_reg0 ;
  output [32:0]Q;
  output \gen_k_char[3].eof_err_reg0 ;
  output \gen_k_char[1].eof_err_reg0 ;
  output \gen_k_char[0].eof_err_reg0 ;
  output state_reg;
  output \gen_k_char[3].eomf_good_reg0 ;
  output \gen_k_char[3].eomf_err_reg0 ;
  output [2:0]char_is_a;
  output prev_was_last0;
  output \in_dly_reg[19]_0 ;
  output \in_dly_reg[1]_0 ;
  output [17:0]swizzle_out;
  input [0:0]D;
  input \gen_k_char[0].eof_err_reg[0] ;
  input \gen_k_char[2].eof_err_reg[2] ;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [1:0]beat_cnt_mod_3;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input state;
  input \gen_k_char[3].eomf_good_reg[3] ;
  input [0:0]mem_reg_0_63_9_11;
  input cfg_disable_scrambler;
  input clk;
  input [35:0]\in_dly_reg[35]_0 ;

  wire [0:0]D;
  wire [32:0]Q;
  wire [1:0]beat_cnt_mod_3;
  wire cfg_disable_scrambler;
  wire [2:0]char_is_a;
  wire clk;
  wire \gen_k_char[0].eof_err[0]_i_2__1_n_0 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err[1]_i_3__1_n_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eof_err_reg[2] ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \gen_k_char[3].eomf_good_reg[3] ;
  wire ilas_monitor_reset_s;
  wire \in_dly_reg[19]_0 ;
  wire \in_dly_reg[1]_0 ;
  wire [35:0]\in_dly_reg[35]_0 ;
  wire \in_dly_reg_n_0_[0] ;
  wire \in_dly_reg_n_0_[1] ;
  wire \in_dly_reg_n_0_[2] ;
  wire \in_dly_reg_n_0_[3] ;
  wire [0:0]mem_reg_0_63_9_11;
  wire prev_was_last0;
  wire state;
  wire state_reg;
  wire [17:0]swizzle_out;

  LUT5 #(
    .INIT(32'h00000008)) 
    \align_err_cnt[7]_i_3__1 
       (.I0(state),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(state_reg));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[0].eof_err[0]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\gen_k_char[0].eof_err[0]_i_2__1_n_0 ),
        .I3(\gen_k_char[0].eof_err_reg[0] ),
        .I4(\gen_k_char[0].eof_err_reg[0]_0 ),
        .I5(beat_cnt_mod_3[1]),
        .O(\gen_k_char[0].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[0].eof_err[0]_i_2__1 
       (.I0(\in_dly_reg_n_0_[0] ),
        .I1(Q[5]),
        .O(\gen_k_char[0].eof_err[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[0].eomf_err[0]_i_1__1 
       (.I0(Q[5]),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(char_is_a[0]));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[1].eof_err[1]_i_2__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gen_k_char[1].eof_err[1]_i_3__1_n_0 ),
        .I3(\gen_k_char[1].eof_err_reg[1] ),
        .I4(\gen_k_char[1].eof_err_reg[1]_0 ),
        .I5(beat_cnt_mod_3[0]),
        .O(\gen_k_char[1].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[1].eof_err[1]_i_3__1 
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\gen_k_char[1].eof_err[1]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[1].eomf_err[1]_i_1__1 
       (.I0(Q[13]),
        .I1(\in_dly_reg_n_0_[1] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(char_is_a[1]));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \gen_k_char[2].eof_err[2]_i_1__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\in_dly_reg_n_0_[2] ),
        .I3(Q[21]),
        .I4(\gen_k_char[0].eof_err_reg[0] ),
        .I5(\gen_k_char[2].eof_err_reg[2] ),
        .O(\gen_k_char[2].eof_err_reg0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[2].eomf_err[2]_i_1__1 
       (.I0(Q[21]),
        .I1(\in_dly_reg_n_0_[2] ),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(char_is_a[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_k_char[3].eof_err[3]_i_1__1 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(\gen_k_char[3].eof_err_reg[3] ),
        .O(\gen_k_char[3].eof_err_reg0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_k_char[3].eomf_err[3]_i_1__1 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_err_reg0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \gen_k_char[3].eomf_good[3]_i_1__1 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_good_reg0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_3__1
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\in_dly_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_4__1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\in_dly_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_dly[36]_i_1__1 
       (.I0(D),
        .O(ilas_monitor_reset_s));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [0]),
        .Q(\in_dly_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [10]),
        .Q(Q[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [11]),
        .Q(Q[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [12]),
        .Q(Q[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [13]),
        .Q(Q[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [14]),
        .Q(Q[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [15]),
        .Q(Q[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [16]),
        .Q(Q[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [17]),
        .Q(Q[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [18]),
        .Q(Q[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [19]),
        .Q(Q[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [1]),
        .Q(\in_dly_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [20]),
        .Q(Q[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [21]),
        .Q(Q[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [22]),
        .Q(Q[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [23]),
        .Q(Q[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [24]),
        .Q(Q[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [25]),
        .Q(Q[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [26]),
        .Q(Q[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [27]),
        .Q(Q[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [28]),
        .Q(Q[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [29]),
        .Q(Q[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [2]),
        .Q(\in_dly_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [30]),
        .Q(Q[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [31]),
        .Q(Q[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [32]),
        .Q(Q[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [33]),
        .Q(Q[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [34]),
        .Q(Q[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [35]),
        .Q(Q[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(ilas_monitor_reset_s),
        .Q(Q[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [3]),
        .Q(\in_dly_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [4]),
        .Q(Q[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [5]),
        .Q(Q[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [6]),
        .Q(Q[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [7]),
        .Q(Q[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [8]),
        .Q(Q[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [9]),
        .Q(Q[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_2__1
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[16]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_3__1
       (.I0(Q[0]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[17]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cfg_disable_scrambler),
        .I3(Q[18]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_2__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(cfg_disable_scrambler),
        .I3(Q[19]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(cfg_disable_scrambler),
        .I3(Q[20]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_1__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(cfg_disable_scrambler),
        .I3(Q[21]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_2__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[22]),
        .O(swizzle_out[14]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_3__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[23]),
        .O(swizzle_out[15]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_1__1
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[24]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_2__1
       (.I0(Q[8]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[25]),
        .O(swizzle_out[1]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_3__1
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(cfg_disable_scrambler),
        .I3(Q[26]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_1__1
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(cfg_disable_scrambler),
        .I3(Q[27]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_2__1
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(cfg_disable_scrambler),
        .I3(Q[28]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_3__1
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(cfg_disable_scrambler),
        .I3(Q[29]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_1__1
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[30]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_2__1
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[31]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_3__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[8]),
        .O(swizzle_out[16]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_1__1
       (.I0(mem_reg_0_63_9_11),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[9]),
        .O(swizzle_out[17]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    prev_was_last_i_1__1
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(Q[32]),
        .O(prev_was_last0));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized0_18
   (\gen_k_char[2].eof_err_reg0 ,
    Q,
    \gen_k_char[3].eof_err_reg0 ,
    \gen_k_char[1].eof_err_reg0 ,
    \gen_k_char[0].eof_err_reg0 ,
    state_reg,
    \gen_k_char[3].eomf_good_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    char_is_a,
    prev_was_last0,
    \in_dly_reg[19]_0 ,
    \in_dly_reg[1]_0 ,
    swizzle_out,
    D,
    \gen_k_char[0].eof_err_reg[0] ,
    \gen_k_char[2].eof_err_reg[2] ,
    \gen_k_char[3].eof_err_reg[3] ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    beat_cnt_mod_3,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    state,
    \gen_k_char[3].eomf_good_reg[3] ,
    mem_reg_0_63_9_11,
    cfg_disable_scrambler,
    clk,
    \in_dly_reg[35]_0 );
  output \gen_k_char[2].eof_err_reg0 ;
  output [32:0]Q;
  output \gen_k_char[3].eof_err_reg0 ;
  output \gen_k_char[1].eof_err_reg0 ;
  output \gen_k_char[0].eof_err_reg0 ;
  output state_reg;
  output \gen_k_char[3].eomf_good_reg0 ;
  output \gen_k_char[3].eomf_err_reg0 ;
  output [2:0]char_is_a;
  output prev_was_last0;
  output \in_dly_reg[19]_0 ;
  output \in_dly_reg[1]_0 ;
  output [17:0]swizzle_out;
  input [0:0]D;
  input \gen_k_char[0].eof_err_reg[0] ;
  input \gen_k_char[2].eof_err_reg[2] ;
  input \gen_k_char[3].eof_err_reg[3] ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [1:0]beat_cnt_mod_3;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input state;
  input \gen_k_char[3].eomf_good_reg[3] ;
  input [0:0]mem_reg_0_63_9_11;
  input cfg_disable_scrambler;
  input clk;
  input [35:0]\in_dly_reg[35]_0 ;

  wire [0:0]D;
  wire [32:0]Q;
  wire [1:0]beat_cnt_mod_3;
  wire cfg_disable_scrambler;
  wire [2:0]char_is_a;
  wire clk;
  wire \gen_k_char[0].eof_err[0]_i_2__0_n_0 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err[1]_i_3__0_n_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eof_err_reg[2] ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \gen_k_char[3].eomf_good_reg[3] ;
  wire ilas_monitor_reset_s;
  wire \in_dly_reg[19]_0 ;
  wire \in_dly_reg[1]_0 ;
  wire [35:0]\in_dly_reg[35]_0 ;
  wire \in_dly_reg_n_0_[0] ;
  wire \in_dly_reg_n_0_[1] ;
  wire \in_dly_reg_n_0_[2] ;
  wire \in_dly_reg_n_0_[3] ;
  wire [0:0]mem_reg_0_63_9_11;
  wire prev_was_last0;
  wire state;
  wire state_reg;
  wire [17:0]swizzle_out;

  LUT5 #(
    .INIT(32'h00000008)) 
    \align_err_cnt[7]_i_3__0 
       (.I0(state),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(state_reg));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[0].eof_err[0]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\gen_k_char[0].eof_err[0]_i_2__0_n_0 ),
        .I3(\gen_k_char[0].eof_err_reg[0] ),
        .I4(\gen_k_char[0].eof_err_reg[0]_0 ),
        .I5(beat_cnt_mod_3[1]),
        .O(\gen_k_char[0].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[0].eof_err[0]_i_2__0 
       (.I0(\in_dly_reg_n_0_[0] ),
        .I1(Q[5]),
        .O(\gen_k_char[0].eof_err[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[0].eomf_err[0]_i_1__0 
       (.I0(Q[5]),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(char_is_a[0]));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[1].eof_err[1]_i_2__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gen_k_char[1].eof_err[1]_i_3__0_n_0 ),
        .I3(\gen_k_char[1].eof_err_reg[1] ),
        .I4(\gen_k_char[1].eof_err_reg[1]_0 ),
        .I5(beat_cnt_mod_3[0]),
        .O(\gen_k_char[1].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[1].eof_err[1]_i_3__0 
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\gen_k_char[1].eof_err[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[1].eomf_err[1]_i_1__0 
       (.I0(Q[13]),
        .I1(\in_dly_reg_n_0_[1] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(char_is_a[1]));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \gen_k_char[2].eof_err[2]_i_1__0 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\in_dly_reg_n_0_[2] ),
        .I3(Q[21]),
        .I4(\gen_k_char[0].eof_err_reg[0] ),
        .I5(\gen_k_char[2].eof_err_reg[2] ),
        .O(\gen_k_char[2].eof_err_reg0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[2].eomf_err[2]_i_1__0 
       (.I0(Q[21]),
        .I1(\in_dly_reg_n_0_[2] ),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(char_is_a[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_k_char[3].eof_err[3]_i_1__2 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(\gen_k_char[3].eof_err_reg[3] ),
        .O(\gen_k_char[3].eof_err_reg0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_k_char[3].eomf_err[3]_i_1__0 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_err_reg0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \gen_k_char[3].eomf_good[3]_i_1__0 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_good_reg0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_3__0
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\in_dly_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_4__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\in_dly_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_dly[36]_i_1__0 
       (.I0(D),
        .O(ilas_monitor_reset_s));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [0]),
        .Q(\in_dly_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [10]),
        .Q(Q[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [11]),
        .Q(Q[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [12]),
        .Q(Q[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [13]),
        .Q(Q[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [14]),
        .Q(Q[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [15]),
        .Q(Q[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [16]),
        .Q(Q[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [17]),
        .Q(Q[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [18]),
        .Q(Q[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [19]),
        .Q(Q[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [1]),
        .Q(\in_dly_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [20]),
        .Q(Q[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [21]),
        .Q(Q[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [22]),
        .Q(Q[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [23]),
        .Q(Q[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [24]),
        .Q(Q[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [25]),
        .Q(Q[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [26]),
        .Q(Q[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [27]),
        .Q(Q[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [28]),
        .Q(Q[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [29]),
        .Q(Q[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [2]),
        .Q(\in_dly_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [30]),
        .Q(Q[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [31]),
        .Q(Q[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [32]),
        .Q(Q[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [33]),
        .Q(Q[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [34]),
        .Q(Q[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [35]),
        .Q(Q[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(ilas_monitor_reset_s),
        .Q(Q[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [3]),
        .Q(\in_dly_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [4]),
        .Q(Q[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [5]),
        .Q(Q[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [6]),
        .Q(Q[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [7]),
        .Q(Q[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [8]),
        .Q(Q[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [9]),
        .Q(Q[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_2__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[16]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_3__0
       (.I0(Q[0]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[17]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cfg_disable_scrambler),
        .I3(Q[18]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(cfg_disable_scrambler),
        .I3(Q[19]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(cfg_disable_scrambler),
        .I3(Q[20]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_1__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(cfg_disable_scrambler),
        .I3(Q[21]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_2__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[22]),
        .O(swizzle_out[14]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_3__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[23]),
        .O(swizzle_out[15]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_1__0
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[24]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_2__0
       (.I0(Q[8]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[25]),
        .O(swizzle_out[1]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_3__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(cfg_disable_scrambler),
        .I3(Q[26]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_1__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(cfg_disable_scrambler),
        .I3(Q[27]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_2__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(cfg_disable_scrambler),
        .I3(Q[28]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_3__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(cfg_disable_scrambler),
        .I3(Q[29]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_1__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[30]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_2__0
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[31]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_3__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[8]),
        .O(swizzle_out[16]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_1__0
       (.I0(mem_reg_0_63_9_11),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[9]),
        .O(swizzle_out[17]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    prev_was_last_i_1__0
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(Q[32]),
        .O(prev_was_last0));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized0_26
   (\gen_k_char[2].eof_err_reg0 ,
    Q,
    \gen_k_char[3].eof_err_reg0 ,
    state_reg,
    \gen_k_char[3].eomf_good_reg0 ,
    \gen_k_char[3].eomf_err_reg0 ,
    \gen_k_char[1].eof_err_reg0 ,
    \gen_k_char[0].eof_err_reg0 ,
    char_is_a,
    prev_was_last0,
    \in_dly_reg[19]_0 ,
    \in_dly_reg[1]_0 ,
    swizzle_out,
    D,
    \gen_k_char[0].eof_err_reg[0] ,
    \gen_k_char[2].eof_err_reg[2] ,
    \gen_k_char[3].eof_err_reg[3] ,
    state,
    \gen_k_char[3].eomf_good_reg[3] ,
    \gen_k_char[1].eof_err_reg[1] ,
    \gen_k_char[1].eof_err_reg[1]_0 ,
    beat_cnt_mod_3,
    \gen_k_char[0].eof_err_reg[0]_0 ,
    mem_reg_0_63_9_11,
    cfg_disable_scrambler,
    clk,
    \in_dly_reg[35]_0 );
  output \gen_k_char[2].eof_err_reg0 ;
  output [32:0]Q;
  output \gen_k_char[3].eof_err_reg0 ;
  output state_reg;
  output \gen_k_char[3].eomf_good_reg0 ;
  output \gen_k_char[3].eomf_err_reg0 ;
  output \gen_k_char[1].eof_err_reg0 ;
  output \gen_k_char[0].eof_err_reg0 ;
  output [2:0]char_is_a;
  output prev_was_last0;
  output \in_dly_reg[19]_0 ;
  output \in_dly_reg[1]_0 ;
  output [17:0]swizzle_out;
  input [0:0]D;
  input \gen_k_char[0].eof_err_reg[0] ;
  input \gen_k_char[2].eof_err_reg[2] ;
  input \gen_k_char[3].eof_err_reg[3] ;
  input state;
  input \gen_k_char[3].eomf_good_reg[3] ;
  input \gen_k_char[1].eof_err_reg[1] ;
  input \gen_k_char[1].eof_err_reg[1]_0 ;
  input [1:0]beat_cnt_mod_3;
  input \gen_k_char[0].eof_err_reg[0]_0 ;
  input [0:0]mem_reg_0_63_9_11;
  input cfg_disable_scrambler;
  input clk;
  input [35:0]\in_dly_reg[35]_0 ;

  wire [0:0]D;
  wire [32:0]Q;
  wire [1:0]beat_cnt_mod_3;
  wire cfg_disable_scrambler;
  wire [2:0]char_is_a;
  wire clk;
  wire \gen_k_char[0].eof_err[0]_i_2_n_0 ;
  wire \gen_k_char[0].eof_err_reg0 ;
  wire \gen_k_char[0].eof_err_reg[0] ;
  wire \gen_k_char[0].eof_err_reg[0]_0 ;
  wire \gen_k_char[1].eof_err[1]_i_3_n_0 ;
  wire \gen_k_char[1].eof_err_reg0 ;
  wire \gen_k_char[1].eof_err_reg[1] ;
  wire \gen_k_char[1].eof_err_reg[1]_0 ;
  wire \gen_k_char[2].eof_err_reg0 ;
  wire \gen_k_char[2].eof_err_reg[2] ;
  wire \gen_k_char[3].eof_err_reg0 ;
  wire \gen_k_char[3].eof_err_reg[3] ;
  wire \gen_k_char[3].eomf_err_reg0 ;
  wire \gen_k_char[3].eomf_good_reg0 ;
  wire \gen_k_char[3].eomf_good_reg[3] ;
  wire ilas_monitor_reset_s;
  wire \in_dly_reg[19]_0 ;
  wire \in_dly_reg[1]_0 ;
  wire [35:0]\in_dly_reg[35]_0 ;
  wire \in_dly_reg_n_0_[0] ;
  wire \in_dly_reg_n_0_[1] ;
  wire \in_dly_reg_n_0_[2] ;
  wire \in_dly_reg_n_0_[3] ;
  wire [0:0]mem_reg_0_63_9_11;
  wire prev_was_last0;
  wire state;
  wire state_reg;
  wire [17:0]swizzle_out;

  LUT5 #(
    .INIT(32'h00000008)) 
    \align_err_cnt[7]_i_3 
       (.I0(state),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(state_reg));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[0].eof_err[0]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\gen_k_char[0].eof_err[0]_i_2_n_0 ),
        .I3(\gen_k_char[0].eof_err_reg[0] ),
        .I4(\gen_k_char[0].eof_err_reg[0]_0 ),
        .I5(beat_cnt_mod_3[1]),
        .O(\gen_k_char[0].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[0].eof_err[0]_i_2 
       (.I0(\in_dly_reg_n_0_[0] ),
        .I1(Q[5]),
        .O(\gen_k_char[0].eof_err[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[0].eomf_err[0]_i_1 
       (.I0(Q[5]),
        .I1(\in_dly_reg_n_0_[0] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(char_is_a[0]));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    \gen_k_char[1].eof_err[1]_i_2__2 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gen_k_char[1].eof_err[1]_i_3_n_0 ),
        .I3(\gen_k_char[1].eof_err_reg[1] ),
        .I4(\gen_k_char[1].eof_err_reg[1]_0 ),
        .I5(beat_cnt_mod_3[0]),
        .O(\gen_k_char[1].eof_err_reg0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_k_char[1].eof_err[1]_i_3 
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\gen_k_char[1].eof_err[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[1].eomf_err[1]_i_1 
       (.I0(Q[13]),
        .I1(\in_dly_reg_n_0_[1] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(char_is_a[1]));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \gen_k_char[2].eof_err[2]_i_1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\in_dly_reg_n_0_[2] ),
        .I3(Q[21]),
        .I4(\gen_k_char[0].eof_err_reg[0] ),
        .I5(\gen_k_char[2].eof_err_reg[2] ),
        .O(\gen_k_char[2].eof_err_reg0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_k_char[2].eomf_err[2]_i_1 
       (.I0(Q[21]),
        .I1(\in_dly_reg_n_0_[2] ),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(char_is_a[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_k_char[3].eof_err[3]_i_1 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(\gen_k_char[3].eof_err_reg[3] ),
        .O(\gen_k_char[3].eof_err_reg0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_k_char[3].eomf_err[3]_i_1 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_err_reg0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \gen_k_char[3].eomf_good[3]_i_1 
       (.I0(Q[31]),
        .I1(\gen_k_char[3].eomf_good_reg[3] ),
        .I2(Q[29]),
        .I3(\in_dly_reg_n_0_[3] ),
        .I4(Q[30]),
        .O(\gen_k_char[3].eomf_good_reg0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_3
       (.I0(\in_dly_reg_n_0_[1] ),
        .I1(Q[13]),
        .O(\in_dly_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ilas_config_valid_i_i_4
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\in_dly_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_dly[36]_i_1 
       (.I0(D),
        .O(ilas_monitor_reset_s));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [0]),
        .Q(\in_dly_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [10]),
        .Q(Q[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [11]),
        .Q(Q[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [12]),
        .Q(Q[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [13]),
        .Q(Q[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [14]),
        .Q(Q[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [15]),
        .Q(Q[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [16]),
        .Q(Q[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [17]),
        .Q(Q[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [18]),
        .Q(Q[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [19]),
        .Q(Q[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [1]),
        .Q(\in_dly_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [20]),
        .Q(Q[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [21]),
        .Q(Q[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [22]),
        .Q(Q[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [23]),
        .Q(Q[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [24]),
        .Q(Q[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [25]),
        .Q(Q[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [26]),
        .Q(Q[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [27]),
        .Q(Q[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [28]),
        .Q(Q[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [29]),
        .Q(Q[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [2]),
        .Q(\in_dly_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [30]),
        .Q(Q[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [31]),
        .Q(Q[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [32]),
        .Q(Q[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [33]),
        .Q(Q[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [34]),
        .Q(Q[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [35]),
        .Q(Q[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(ilas_monitor_reset_s),
        .Q(Q[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [3]),
        .Q(\in_dly_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [4]),
        .Q(Q[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [5]),
        .Q(Q[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [6]),
        .Q(Q[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [7]),
        .Q(Q[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [8]),
        .Q(Q[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[35]_0 [9]),
        .Q(Q[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_2
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[16]),
        .O(swizzle_out[8]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_15_17_i_3
       (.I0(Q[0]),
        .I1(Q[15]),
        .I2(cfg_disable_scrambler),
        .I3(Q[17]),
        .O(swizzle_out[9]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cfg_disable_scrambler),
        .I3(Q[18]),
        .O(swizzle_out[10]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(cfg_disable_scrambler),
        .I3(Q[19]),
        .O(swizzle_out[11]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_18_20_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(cfg_disable_scrambler),
        .I3(Q[20]),
        .O(swizzle_out[12]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(cfg_disable_scrambler),
        .I3(Q[21]),
        .O(swizzle_out[13]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[22]),
        .O(swizzle_out[14]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_21_23_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(cfg_disable_scrambler),
        .I3(Q[23]),
        .O(swizzle_out[15]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_1
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[24]),
        .O(swizzle_out[0]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_2
       (.I0(Q[8]),
        .I1(Q[23]),
        .I2(cfg_disable_scrambler),
        .I3(Q[25]),
        .O(swizzle_out[1]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_24_26_i_3
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(cfg_disable_scrambler),
        .I3(Q[26]),
        .O(swizzle_out[2]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_1
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(cfg_disable_scrambler),
        .I3(Q[27]),
        .O(swizzle_out[3]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(cfg_disable_scrambler),
        .I3(Q[28]),
        .O(swizzle_out[4]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_27_29_i_3
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(cfg_disable_scrambler),
        .I3(Q[29]),
        .O(swizzle_out[5]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_1
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[30]),
        .O(swizzle_out[6]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_30_31_i_2
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(cfg_disable_scrambler),
        .I3(Q[31]),
        .O(swizzle_out[7]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_6_8_i_3
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[8]),
        .O(swizzle_out[16]));
  LUT4 #(
    .INIT(16'hF906)) 
    mem_reg_0_63_9_11_i_1
       (.I0(mem_reg_0_63_9_11),
        .I1(Q[7]),
        .I2(cfg_disable_scrambler),
        .I3(Q[9]),
        .O(swizzle_out[17]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    prev_was_last_i_1
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(\in_dly_reg_n_0_[3] ),
        .I3(Q[29]),
        .I4(Q[32]),
        .O(prev_was_last0));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized2
   (ifs_ready_reg,
    cgs_beat_has_error,
    ifs_ready_reg_0,
    cgs_beat_has_error_0,
    ifs_ready_reg_1,
    cgs_beat_has_error_1,
    ifs_ready_reg_2,
    cgs_beat_has_error_2,
    \frame_align_reg[0] ,
    \frame_align_reg[0]_0 ,
    \frame_align_reg[0]_1 ,
    \frame_align_reg[0]_2 ,
    \FSM_onehot_state_reg[0] ,
    D,
    \in_dly_reg[75]_0 ,
    \in_dly_reg[23]_0 ,
    \in_dly_reg[187]_0 ,
    \in_dly_reg[4]_0 ,
    \FSM_onehot_state_reg[0]_0 ,
    \in_dly_reg[27]_0 ,
    \in_dly_reg[107]_0 ,
    \in_dly_reg[27]_1 ,
    \in_dly_reg[8]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \in_dly_reg[31]_0 ,
    \in_dly_reg[139]_0 ,
    \in_dly_reg[31]_1 ,
    \in_dly_reg[12]_0 ,
    \FSM_onehot_state_reg[0]_2 ,
    \in_dly_reg[35]_0 ,
    \in_dly_reg[171]_0 ,
    \in_dly_reg[35]_1 ,
    \in_dly_reg[16]_0 ,
    ifs_ready_reg_3,
    ifs_ready_reg_4,
    ifs_ready_reg_5,
    ifs_ready_reg_6,
    ifs_ready,
    Q,
    \frame_align_reg[0]_3 ,
    \frame_align_reg[0]_4 ,
    \frame_align_reg[0]_5 ,
    \frame_align_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_3 ,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state[2]_i_2_0 ,
    \FSM_onehot_state[2]_i_2_1 ,
    ctrl_err_statistics_mask,
    \in_dly_reg[3] ,
    \in_dly_reg[2] ,
    \in_dly_reg[35]_2 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state[2]_i_2__0_0 ,
    \FSM_onehot_state[2]_i_2__0_1 ,
    \in_dly_reg[3]_0 ,
    \in_dly_reg[2]_0 ,
    \in_dly_reg[35]_3 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state[2]_i_2__1_0 ,
    \FSM_onehot_state[2]_i_2__1_1 ,
    \in_dly_reg[3]_1 ,
    \in_dly_reg[2]_1 ,
    \in_dly_reg[35]_4 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[0]_10 ,
    \FSM_onehot_state[2]_i_2__2_0 ,
    \FSM_onehot_state[2]_i_2__2_1 ,
    \in_dly_reg[3]_2 ,
    \in_dly_reg[2]_2 ,
    \in_dly_reg[35]_5 ,
    \in_dly_reg[187]_1 ,
    clk);
  output ifs_ready_reg;
  output cgs_beat_has_error;
  output ifs_ready_reg_0;
  output cgs_beat_has_error_0;
  output ifs_ready_reg_1;
  output cgs_beat_has_error_1;
  output ifs_ready_reg_2;
  output cgs_beat_has_error_2;
  output \frame_align_reg[0] ;
  output \frame_align_reg[0]_0 ;
  output \frame_align_reg[0]_1 ;
  output \frame_align_reg[0]_2 ;
  output \FSM_onehot_state_reg[0] ;
  output [3:0]D;
  output [9:0]\in_dly_reg[75]_0 ;
  output [3:0]\in_dly_reg[23]_0 ;
  output [127:0]\in_dly_reg[187]_0 ;
  output \in_dly_reg[4]_0 ;
  output \FSM_onehot_state_reg[0]_0 ;
  output [3:0]\in_dly_reg[27]_0 ;
  output [9:0]\in_dly_reg[107]_0 ;
  output [3:0]\in_dly_reg[27]_1 ;
  output \in_dly_reg[8]_0 ;
  output \FSM_onehot_state_reg[0]_1 ;
  output [3:0]\in_dly_reg[31]_0 ;
  output [9:0]\in_dly_reg[139]_0 ;
  output [3:0]\in_dly_reg[31]_1 ;
  output \in_dly_reg[12]_0 ;
  output \FSM_onehot_state_reg[0]_2 ;
  output [3:0]\in_dly_reg[35]_0 ;
  output [9:0]\in_dly_reg[171]_0 ;
  output [3:0]\in_dly_reg[35]_1 ;
  output \in_dly_reg[16]_0 ;
  output ifs_ready_reg_3;
  output ifs_ready_reg_4;
  output ifs_ready_reg_5;
  output ifs_ready_reg_6;
  input [3:0]ifs_ready;
  input [3:0]Q;
  input \frame_align_reg[0]_3 ;
  input \frame_align_reg[0]_4 ;
  input \frame_align_reg[0]_5 ;
  input \frame_align_reg[0]_6 ;
  input \FSM_onehot_state_reg[0]_3 ;
  input \FSM_onehot_state_reg[0]_4 ;
  input \FSM_onehot_state[2]_i_2_0 ;
  input \FSM_onehot_state[2]_i_2_1 ;
  input [2:0]ctrl_err_statistics_mask;
  input \in_dly_reg[3] ;
  input [1:0]\in_dly_reg[2] ;
  input [7:0]\in_dly_reg[35]_2 ;
  input \FSM_onehot_state_reg[0]_5 ;
  input \FSM_onehot_state_reg[0]_6 ;
  input \FSM_onehot_state[2]_i_2__0_0 ;
  input \FSM_onehot_state[2]_i_2__0_1 ;
  input \in_dly_reg[3]_0 ;
  input [1:0]\in_dly_reg[2]_0 ;
  input [7:0]\in_dly_reg[35]_3 ;
  input \FSM_onehot_state_reg[0]_7 ;
  input \FSM_onehot_state_reg[0]_8 ;
  input \FSM_onehot_state[2]_i_2__1_0 ;
  input \FSM_onehot_state[2]_i_2__1_1 ;
  input \in_dly_reg[3]_1 ;
  input [1:0]\in_dly_reg[2]_1 ;
  input [7:0]\in_dly_reg[35]_4 ;
  input \FSM_onehot_state_reg[0]_9 ;
  input \FSM_onehot_state_reg[0]_10 ;
  input \FSM_onehot_state[2]_i_2__2_0 ;
  input \FSM_onehot_state[2]_i_2__2_1 ;
  input \in_dly_reg[3]_2 ;
  input [1:0]\in_dly_reg[2]_2 ;
  input [7:0]\in_dly_reg[35]_5 ;
  input [175:0]\in_dly_reg[187]_1 ;
  input clk;

  wire [3:0]D;
  wire \FSM_onehot_state[2]_i_10__0_n_0 ;
  wire \FSM_onehot_state[2]_i_10__1_n_0 ;
  wire \FSM_onehot_state[2]_i_10__2_n_0 ;
  wire \FSM_onehot_state[2]_i_10_n_0 ;
  wire \FSM_onehot_state[2]_i_11__0_n_0 ;
  wire \FSM_onehot_state[2]_i_11__1_n_0 ;
  wire \FSM_onehot_state[2]_i_11__2_n_0 ;
  wire \FSM_onehot_state[2]_i_11_n_0 ;
  wire \FSM_onehot_state[2]_i_12__0_n_0 ;
  wire \FSM_onehot_state[2]_i_12__1_n_0 ;
  wire \FSM_onehot_state[2]_i_12__2_n_0 ;
  wire \FSM_onehot_state[2]_i_12_n_0 ;
  wire \FSM_onehot_state[2]_i_2_0 ;
  wire \FSM_onehot_state[2]_i_2_1 ;
  wire \FSM_onehot_state[2]_i_2__0_0 ;
  wire \FSM_onehot_state[2]_i_2__0_1 ;
  wire \FSM_onehot_state[2]_i_2__1_0 ;
  wire \FSM_onehot_state[2]_i_2__1_1 ;
  wire \FSM_onehot_state[2]_i_2__2_0 ;
  wire \FSM_onehot_state[2]_i_2__2_1 ;
  wire \FSM_onehot_state[2]_i_4__0_n_0 ;
  wire \FSM_onehot_state[2]_i_4__1_n_0 ;
  wire \FSM_onehot_state[2]_i_4__2_n_0 ;
  wire \FSM_onehot_state[2]_i_4_n_0 ;
  wire \FSM_onehot_state[2]_i_5__0_n_0 ;
  wire \FSM_onehot_state[2]_i_5__1_n_0 ;
  wire \FSM_onehot_state[2]_i_5__2_n_0 ;
  wire \FSM_onehot_state[2]_i_5_n_0 ;
  wire \FSM_onehot_state[2]_i_7__0_n_0 ;
  wire \FSM_onehot_state[2]_i_7__1_n_0 ;
  wire \FSM_onehot_state[2]_i_7__2_n_0 ;
  wire \FSM_onehot_state[2]_i_7_n_0 ;
  wire \FSM_onehot_state[2]_i_8__0_n_0 ;
  wire \FSM_onehot_state[2]_i_8__1_n_0 ;
  wire \FSM_onehot_state[2]_i_8__2_n_0 ;
  wire \FSM_onehot_state[2]_i_8_n_0 ;
  wire \FSM_onehot_state[2]_i_9__0_n_0 ;
  wire \FSM_onehot_state[2]_i_9__1_n_0 ;
  wire \FSM_onehot_state[2]_i_9__2_n_0 ;
  wire \FSM_onehot_state[2]_i_9_n_0 ;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[0]_10 ;
  wire \FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire [3:0]Q;
  wire cgs_beat_has_error;
  wire cgs_beat_has_error_0;
  wire cgs_beat_has_error_1;
  wire cgs_beat_has_error_2;
  wire clk;
  wire [2:0]ctrl_err_statistics_mask;
  wire \frame_align[1]_i_6__0_n_0 ;
  wire \frame_align[1]_i_6__1_n_0 ;
  wire \frame_align[1]_i_6__2_n_0 ;
  wire \frame_align[1]_i_6_n_0 ;
  wire \frame_align_reg[0] ;
  wire \frame_align_reg[0]_0 ;
  wire \frame_align_reg[0]_1 ;
  wire \frame_align_reg[0]_2 ;
  wire \frame_align_reg[0]_3 ;
  wire \frame_align_reg[0]_4 ;
  wire \frame_align_reg[0]_5 ;
  wire \frame_align_reg[0]_6 ;
  wire [3:0]ifs_ready;
  wire ifs_ready_i_2__0_n_0;
  wire ifs_ready_i_2__1_n_0;
  wire ifs_ready_i_2__2_n_0;
  wire ifs_ready_i_2_n_0;
  wire ifs_ready_reg;
  wire ifs_ready_reg_0;
  wire ifs_ready_reg_1;
  wire ifs_ready_reg_2;
  wire ifs_ready_reg_3;
  wire ifs_ready_reg_4;
  wire ifs_ready_reg_5;
  wire ifs_ready_reg_6;
  wire \in_charisk_d1[0]_i_2__0_n_0 ;
  wire \in_charisk_d1[0]_i_2__1_n_0 ;
  wire \in_charisk_d1[0]_i_2__2_n_0 ;
  wire \in_charisk_d1[0]_i_2_n_0 ;
  wire \in_charisk_d1[1]_i_2__0_n_0 ;
  wire \in_charisk_d1[1]_i_2__1_n_0 ;
  wire \in_charisk_d1[1]_i_2__2_n_0 ;
  wire \in_charisk_d1[1]_i_2_n_0 ;
  wire \in_charisk_d1[2]_i_2__0_n_0 ;
  wire \in_charisk_d1[2]_i_2__1_n_0 ;
  wire \in_charisk_d1[2]_i_2__2_n_0 ;
  wire \in_charisk_d1[2]_i_2_n_0 ;
  wire \in_charisk_d1[3]_i_2__0_n_0 ;
  wire \in_charisk_d1[3]_i_2__1_n_0 ;
  wire \in_charisk_d1[3]_i_2__2_n_0 ;
  wire \in_charisk_d1[3]_i_2_n_0 ;
  wire \in_dly[3]_i_2__0_n_0 ;
  wire \in_dly[3]_i_2__1_n_0 ;
  wire \in_dly[3]_i_2__2_n_0 ;
  wire \in_dly[3]_i_2_n_0 ;
  wire \in_dly[3]_i_3__0_n_0 ;
  wire \in_dly[3]_i_3__1_n_0 ;
  wire \in_dly[3]_i_3__2_n_0 ;
  wire \in_dly[3]_i_3_n_0 ;
  wire \in_dly[3]_i_4__0_n_0 ;
  wire \in_dly[3]_i_4__1_n_0 ;
  wire \in_dly[3]_i_4__2_n_0 ;
  wire \in_dly[3]_i_4_n_0 ;
  wire [9:0]\in_dly_reg[107]_0 ;
  wire \in_dly_reg[12]_0 ;
  wire [9:0]\in_dly_reg[139]_0 ;
  wire \in_dly_reg[16]_0 ;
  wire [9:0]\in_dly_reg[171]_0 ;
  wire [127:0]\in_dly_reg[187]_0 ;
  wire [175:0]\in_dly_reg[187]_1 ;
  wire [3:0]\in_dly_reg[23]_0 ;
  wire [3:0]\in_dly_reg[27]_0 ;
  wire [3:0]\in_dly_reg[27]_1 ;
  wire [1:0]\in_dly_reg[2] ;
  wire [1:0]\in_dly_reg[2]_0 ;
  wire [1:0]\in_dly_reg[2]_1 ;
  wire [1:0]\in_dly_reg[2]_2 ;
  wire [3:0]\in_dly_reg[31]_0 ;
  wire [3:0]\in_dly_reg[31]_1 ;
  wire [3:0]\in_dly_reg[35]_0 ;
  wire [3:0]\in_dly_reg[35]_1 ;
  wire [7:0]\in_dly_reg[35]_2 ;
  wire [7:0]\in_dly_reg[35]_3 ;
  wire [7:0]\in_dly_reg[35]_4 ;
  wire [7:0]\in_dly_reg[35]_5 ;
  wire \in_dly_reg[3] ;
  wire \in_dly_reg[3]_0 ;
  wire \in_dly_reg[3]_1 ;
  wire \in_dly_reg[3]_2 ;
  wire \in_dly_reg[4]_0 ;
  wire [9:0]\in_dly_reg[75]_0 ;
  wire \in_dly_reg[8]_0 ;
  wire [3:0]\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 ;
  wire [3:0]\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 ;
  wire [3:0]\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 ;
  wire [3:0]\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 ;
  wire \phy_char_err[0]_i_2__0_n_0 ;
  wire \phy_char_err[0]_i_2__1_n_0 ;
  wire \phy_char_err[0]_i_2__2_n_0 ;
  wire \phy_char_err[0]_i_2_n_0 ;
  wire \phy_char_err[1]_i_2__0_n_0 ;
  wire \phy_char_err[1]_i_2__1_n_0 ;
  wire \phy_char_err[1]_i_2__2_n_0 ;
  wire \phy_char_err[1]_i_2_n_0 ;
  wire \phy_char_err[2]_i_2__0_n_0 ;
  wire \phy_char_err[2]_i_2__1_n_0 ;
  wire \phy_char_err[2]_i_2__2_n_0 ;
  wire \phy_char_err[2]_i_2_n_0 ;
  wire \phy_char_err[3]_i_3__0_n_0 ;
  wire \phy_char_err[3]_i_3__1_n_0 ;
  wire \phy_char_err[3]_i_3__2_n_0 ;
  wire \phy_char_err[3]_i_3_n_0 ;
  wire [15:0]phy_charisk_r;
  wire [15:0]phy_disperr_r;
  wire [15:0]phy_notintable_r;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_10 
       (.I0(phy_notintable_r[2]),
        .I1(phy_disperr_r[2]),
        .O(\FSM_onehot_state[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_10__0 
       (.I0(phy_notintable_r[6]),
        .I1(phy_disperr_r[6]),
        .O(\FSM_onehot_state[2]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_10__1 
       (.I0(phy_notintable_r[10]),
        .I1(phy_disperr_r[10]),
        .O(\FSM_onehot_state[2]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_10__2 
       (.I0(phy_notintable_r[14]),
        .I1(phy_disperr_r[14]),
        .O(\FSM_onehot_state[2]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_onehot_state[2]_i_11 
       (.I0(\in_dly_reg[187]_0 [5]),
        .I1(\in_dly_reg[187]_0 [7]),
        .I2(\in_dly_reg[187]_0 [6]),
        .I3(phy_notintable_r[0]),
        .I4(phy_disperr_r[0]),
        .I5(phy_charisk_r[0]),
        .O(\FSM_onehot_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_onehot_state[2]_i_11__0 
       (.I0(\in_dly_reg[187]_0 [37]),
        .I1(\in_dly_reg[187]_0 [39]),
        .I2(\in_dly_reg[187]_0 [38]),
        .I3(phy_notintable_r[4]),
        .I4(phy_disperr_r[4]),
        .I5(phy_charisk_r[4]),
        .O(\FSM_onehot_state[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_onehot_state[2]_i_11__1 
       (.I0(\in_dly_reg[187]_0 [69]),
        .I1(\in_dly_reg[187]_0 [71]),
        .I2(\in_dly_reg[187]_0 [70]),
        .I3(phy_notintable_r[8]),
        .I4(phy_disperr_r[8]),
        .I5(phy_charisk_r[8]),
        .O(\FSM_onehot_state[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_onehot_state[2]_i_11__2 
       (.I0(\in_dly_reg[187]_0 [101]),
        .I1(\in_dly_reg[187]_0 [103]),
        .I2(\in_dly_reg[187]_0 [102]),
        .I3(phy_notintable_r[12]),
        .I4(phy_disperr_r[12]),
        .I5(phy_charisk_r[12]),
        .O(\FSM_onehot_state[2]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \FSM_onehot_state[2]_i_12 
       (.I0(\in_dly_reg[187]_0 [15]),
        .I1(\in_dly_reg[187]_0 [14]),
        .I2(phy_charisk_r[1]),
        .I3(\in_dly_reg[187]_0 [13]),
        .I4(phy_disperr_r[1]),
        .I5(phy_notintable_r[1]),
        .O(\FSM_onehot_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \FSM_onehot_state[2]_i_12__0 
       (.I0(\in_dly_reg[187]_0 [47]),
        .I1(\in_dly_reg[187]_0 [46]),
        .I2(phy_charisk_r[5]),
        .I3(\in_dly_reg[187]_0 [45]),
        .I4(phy_disperr_r[5]),
        .I5(phy_notintable_r[5]),
        .O(\FSM_onehot_state[2]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \FSM_onehot_state[2]_i_12__1 
       (.I0(\in_dly_reg[187]_0 [79]),
        .I1(\in_dly_reg[187]_0 [78]),
        .I2(phy_charisk_r[9]),
        .I3(\in_dly_reg[187]_0 [77]),
        .I4(phy_disperr_r[9]),
        .I5(phy_notintable_r[9]),
        .O(\FSM_onehot_state[2]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \FSM_onehot_state[2]_i_12__2 
       (.I0(\in_dly_reg[187]_0 [111]),
        .I1(\in_dly_reg[187]_0 [110]),
        .I2(phy_charisk_r[13]),
        .I3(\in_dly_reg[187]_0 [109]),
        .I4(phy_disperr_r[13]),
        .I5(phy_notintable_r[13]),
        .O(\FSM_onehot_state[2]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAAA)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_state_reg[0]_3 ),
        .I2(\FSM_onehot_state[2]_i_5_n_0 ),
        .I3(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [2]),
        .I4(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [3]),
        .I5(\FSM_onehot_state_reg[0]_4 ),
        .O(\FSM_onehot_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAAA)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(\FSM_onehot_state[2]_i_4__0_n_0 ),
        .I1(\FSM_onehot_state_reg[0]_5 ),
        .I2(\FSM_onehot_state[2]_i_5__0_n_0 ),
        .I3(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [2]),
        .I4(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [3]),
        .I5(\FSM_onehot_state_reg[0]_6 ),
        .O(\FSM_onehot_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAAA)) 
    \FSM_onehot_state[2]_i_2__1 
       (.I0(\FSM_onehot_state[2]_i_4__1_n_0 ),
        .I1(\FSM_onehot_state_reg[0]_7 ),
        .I2(\FSM_onehot_state[2]_i_5__1_n_0 ),
        .I3(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [2]),
        .I4(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [3]),
        .I5(\FSM_onehot_state_reg[0]_8 ),
        .O(\FSM_onehot_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAAA)) 
    \FSM_onehot_state[2]_i_2__2 
       (.I0(\FSM_onehot_state[2]_i_4__2_n_0 ),
        .I1(\FSM_onehot_state_reg[0]_9 ),
        .I2(\FSM_onehot_state[2]_i_5__2_n_0 ),
        .I3(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [2]),
        .I4(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [3]),
        .I5(\FSM_onehot_state_reg[0]_10 ),
        .O(\FSM_onehot_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[2]_i_3 
       (.I0(phy_notintable_r[2]),
        .I1(phy_disperr_r[2]),
        .I2(\FSM_onehot_state[2]_i_7_n_0 ),
        .I3(phy_notintable_r[0]),
        .I4(phy_disperr_r[0]),
        .I5(\FSM_onehot_state[2]_i_8_n_0 ),
        .O(cgs_beat_has_error));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[2]_i_3__0 
       (.I0(phy_notintable_r[6]),
        .I1(phy_disperr_r[6]),
        .I2(\FSM_onehot_state[2]_i_7__0_n_0 ),
        .I3(phy_notintable_r[4]),
        .I4(phy_disperr_r[4]),
        .I5(\FSM_onehot_state[2]_i_8__0_n_0 ),
        .O(cgs_beat_has_error_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[2]_i_3__1 
       (.I0(phy_notintable_r[10]),
        .I1(phy_disperr_r[10]),
        .I2(\FSM_onehot_state[2]_i_7__1_n_0 ),
        .I3(phy_notintable_r[8]),
        .I4(phy_disperr_r[8]),
        .I5(\FSM_onehot_state[2]_i_8__1_n_0 ),
        .O(cgs_beat_has_error_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[2]_i_3__2 
       (.I0(phy_notintable_r[14]),
        .I1(phy_disperr_r[14]),
        .I2(\FSM_onehot_state[2]_i_7__2_n_0 ),
        .I3(phy_notintable_r[12]),
        .I4(phy_disperr_r[12]),
        .I5(\FSM_onehot_state[2]_i_8__2_n_0 ),
        .O(cgs_beat_has_error_2));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAABA8)) 
    \FSM_onehot_state[2]_i_4 
       (.I0(\FSM_onehot_state[2]_i_2_0 ),
        .I1(\FSM_onehot_state[2]_i_8_n_0 ),
        .I2(\FSM_onehot_state[2]_i_9_n_0 ),
        .I3(\FSM_onehot_state[2]_i_2_1 ),
        .I4(\FSM_onehot_state[2]_i_10_n_0 ),
        .I5(\FSM_onehot_state[2]_i_7_n_0 ),
        .O(\FSM_onehot_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAABA8)) 
    \FSM_onehot_state[2]_i_4__0 
       (.I0(\FSM_onehot_state[2]_i_2__0_0 ),
        .I1(\FSM_onehot_state[2]_i_8__0_n_0 ),
        .I2(\FSM_onehot_state[2]_i_9__0_n_0 ),
        .I3(\FSM_onehot_state[2]_i_2__0_1 ),
        .I4(\FSM_onehot_state[2]_i_10__0_n_0 ),
        .I5(\FSM_onehot_state[2]_i_7__0_n_0 ),
        .O(\FSM_onehot_state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAABA8)) 
    \FSM_onehot_state[2]_i_4__1 
       (.I0(\FSM_onehot_state[2]_i_2__1_0 ),
        .I1(\FSM_onehot_state[2]_i_8__1_n_0 ),
        .I2(\FSM_onehot_state[2]_i_9__1_n_0 ),
        .I3(\FSM_onehot_state[2]_i_2__1_1 ),
        .I4(\FSM_onehot_state[2]_i_10__1_n_0 ),
        .I5(\FSM_onehot_state[2]_i_7__1_n_0 ),
        .O(\FSM_onehot_state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAABA8)) 
    \FSM_onehot_state[2]_i_4__2 
       (.I0(\FSM_onehot_state[2]_i_2__2_0 ),
        .I1(\FSM_onehot_state[2]_i_8__2_n_0 ),
        .I2(\FSM_onehot_state[2]_i_9__2_n_0 ),
        .I3(\FSM_onehot_state[2]_i_2__2_1 ),
        .I4(\FSM_onehot_state[2]_i_10__2_n_0 ),
        .I5(\FSM_onehot_state[2]_i_7__2_n_0 ),
        .O(\FSM_onehot_state[2]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[2]_i_5 
       (.I0(\in_charisk_d1[0]_i_2_n_0 ),
        .I1(\FSM_onehot_state[2]_i_11_n_0 ),
        .I2(\in_charisk_d1[1]_i_2_n_0 ),
        .I3(\FSM_onehot_state[2]_i_12_n_0 ),
        .O(\FSM_onehot_state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[2]_i_5__0 
       (.I0(\in_charisk_d1[0]_i_2__0_n_0 ),
        .I1(\FSM_onehot_state[2]_i_11__0_n_0 ),
        .I2(\in_charisk_d1[1]_i_2__0_n_0 ),
        .I3(\FSM_onehot_state[2]_i_12__0_n_0 ),
        .O(\FSM_onehot_state[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[2]_i_5__1 
       (.I0(\in_charisk_d1[0]_i_2__1_n_0 ),
        .I1(\FSM_onehot_state[2]_i_11__1_n_0 ),
        .I2(\in_charisk_d1[1]_i_2__1_n_0 ),
        .I3(\FSM_onehot_state[2]_i_12__1_n_0 ),
        .O(\FSM_onehot_state[2]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[2]_i_5__2 
       (.I0(\in_charisk_d1[0]_i_2__2_n_0 ),
        .I1(\FSM_onehot_state[2]_i_11__2_n_0 ),
        .I2(\in_charisk_d1[1]_i_2__2_n_0 ),
        .I3(\FSM_onehot_state[2]_i_12__2_n_0 ),
        .O(\FSM_onehot_state[2]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_7 
       (.I0(phy_notintable_r[3]),
        .I1(phy_disperr_r[3]),
        .O(\FSM_onehot_state[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_7__0 
       (.I0(phy_notintable_r[7]),
        .I1(phy_disperr_r[7]),
        .O(\FSM_onehot_state[2]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_7__1 
       (.I0(phy_notintable_r[11]),
        .I1(phy_disperr_r[11]),
        .O(\FSM_onehot_state[2]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_7__2 
       (.I0(phy_notintable_r[15]),
        .I1(phy_disperr_r[15]),
        .O(\FSM_onehot_state[2]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_8 
       (.I0(phy_notintable_r[1]),
        .I1(phy_disperr_r[1]),
        .O(\FSM_onehot_state[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_8__0 
       (.I0(phy_notintable_r[5]),
        .I1(phy_disperr_r[5]),
        .O(\FSM_onehot_state[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_8__1 
       (.I0(phy_notintable_r[9]),
        .I1(phy_disperr_r[9]),
        .O(\FSM_onehot_state[2]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_8__2 
       (.I0(phy_notintable_r[13]),
        .I1(phy_disperr_r[13]),
        .O(\FSM_onehot_state[2]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_9 
       (.I0(phy_notintable_r[0]),
        .I1(phy_disperr_r[0]),
        .O(\FSM_onehot_state[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_9__0 
       (.I0(phy_notintable_r[4]),
        .I1(phy_disperr_r[4]),
        .O(\FSM_onehot_state[2]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_9__1 
       (.I0(phy_notintable_r[8]),
        .I1(phy_disperr_r[8]),
        .O(\FSM_onehot_state[2]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_9__2 
       (.I0(phy_notintable_r[12]),
        .I1(phy_disperr_r[12]),
        .O(\FSM_onehot_state[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hC5C0CFC0C0C0CFC0)) 
    \frame_align[0]_i_1 
       (.I0(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [3]),
        .I1(\frame_align_reg[0]_3 ),
        .I2(ifs_ready[0]),
        .I3(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [0]),
        .I4(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [1]),
        .I5(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [2]),
        .O(\frame_align_reg[0] ));
  LUT6 #(
    .INIT(64'hC5C0CFC0C0C0CFC0)) 
    \frame_align[0]_i_1__0 
       (.I0(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [3]),
        .I1(\frame_align_reg[0]_4 ),
        .I2(ifs_ready[1]),
        .I3(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [0]),
        .I4(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [1]),
        .I5(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [2]),
        .O(\frame_align_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hC5C0CFC0C0C0CFC0)) 
    \frame_align[0]_i_1__1 
       (.I0(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [3]),
        .I1(\frame_align_reg[0]_5 ),
        .I2(ifs_ready[2]),
        .I3(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [0]),
        .I4(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [1]),
        .I5(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [2]),
        .O(\frame_align_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hC5C0CFC0C0C0CFC0)) 
    \frame_align[0]_i_1__2 
       (.I0(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [3]),
        .I1(\frame_align_reg[0]_6 ),
        .I2(ifs_ready[3]),
        .I3(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [0]),
        .I4(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [1]),
        .I5(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [2]),
        .O(\frame_align_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF700000007000)) 
    \frame_align[1]_i_1 
       (.I0(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [2]),
        .I1(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [3]),
        .I2(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [0]),
        .I4(ifs_ready[0]),
        .I5(\in_dly_reg[3] ),
        .O(ifs_ready_reg_3));
  LUT6 #(
    .INIT(64'hFFFF700000007000)) 
    \frame_align[1]_i_1__0 
       (.I0(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [2]),
        .I1(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [3]),
        .I2(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [0]),
        .I4(ifs_ready[1]),
        .I5(\in_dly_reg[3]_0 ),
        .O(ifs_ready_reg_4));
  LUT6 #(
    .INIT(64'hFFFF700000007000)) 
    \frame_align[1]_i_1__1 
       (.I0(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [2]),
        .I1(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [3]),
        .I2(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [0]),
        .I4(ifs_ready[2]),
        .I5(\in_dly_reg[3]_1 ),
        .O(ifs_ready_reg_5));
  LUT6 #(
    .INIT(64'hFFFF700000007000)) 
    \frame_align[1]_i_1__2 
       (.I0(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [2]),
        .I1(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [3]),
        .I2(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [0]),
        .I4(ifs_ready[3]),
        .I5(\in_dly_reg[3]_2 ),
        .O(ifs_ready_reg_6));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_2 
       (.I0(\frame_align[1]_i_6_n_0 ),
        .I1(\in_dly_reg[187]_0 [22]),
        .I2(\in_dly_reg[187]_0 [23]),
        .I3(\in_dly_reg[187]_0 [21]),
        .I4(\in_charisk_d1[2]_i_2_n_0 ),
        .O(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [2]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_2__0 
       (.I0(\frame_align[1]_i_6__0_n_0 ),
        .I1(\in_dly_reg[187]_0 [54]),
        .I2(\in_dly_reg[187]_0 [55]),
        .I3(\in_dly_reg[187]_0 [53]),
        .I4(\in_charisk_d1[2]_i_2__0_n_0 ),
        .O(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [2]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_2__1 
       (.I0(\frame_align[1]_i_6__1_n_0 ),
        .I1(\in_dly_reg[187]_0 [86]),
        .I2(\in_dly_reg[187]_0 [87]),
        .I3(\in_dly_reg[187]_0 [85]),
        .I4(\in_charisk_d1[2]_i_2__1_n_0 ),
        .O(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [2]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_2__2 
       (.I0(\frame_align[1]_i_6__2_n_0 ),
        .I1(\in_dly_reg[187]_0 [118]),
        .I2(\in_dly_reg[187]_0 [119]),
        .I3(\in_dly_reg[187]_0 [117]),
        .I4(\in_charisk_d1[2]_i_2__2_n_0 ),
        .O(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [2]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_3 
       (.I0(\FSM_onehot_state[2]_i_7_n_0 ),
        .I1(\in_dly_reg[187]_0 [29]),
        .I2(phy_charisk_r[3]),
        .I3(\in_dly_reg[187]_0 [30]),
        .I4(\in_dly_reg[187]_0 [31]),
        .I5(\in_charisk_d1[3]_i_2_n_0 ),
        .O(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [3]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_3__0 
       (.I0(\FSM_onehot_state[2]_i_7__0_n_0 ),
        .I1(\in_dly_reg[187]_0 [61]),
        .I2(phy_charisk_r[7]),
        .I3(\in_dly_reg[187]_0 [62]),
        .I4(\in_dly_reg[187]_0 [63]),
        .I5(\in_charisk_d1[3]_i_2__0_n_0 ),
        .O(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [3]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_3__1 
       (.I0(\FSM_onehot_state[2]_i_7__1_n_0 ),
        .I1(\in_dly_reg[187]_0 [93]),
        .I2(phy_charisk_r[11]),
        .I3(\in_dly_reg[187]_0 [94]),
        .I4(\in_dly_reg[187]_0 [95]),
        .I5(\in_charisk_d1[3]_i_2__1_n_0 ),
        .O(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [3]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_3__2 
       (.I0(\FSM_onehot_state[2]_i_7__2_n_0 ),
        .I1(\in_dly_reg[187]_0 [125]),
        .I2(phy_charisk_r[15]),
        .I3(\in_dly_reg[187]_0 [126]),
        .I4(\in_dly_reg[187]_0 [127]),
        .I5(\in_charisk_d1[3]_i_2__2_n_0 ),
        .O(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [3]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_4 
       (.I0(\FSM_onehot_state[2]_i_8_n_0 ),
        .I1(\in_dly_reg[187]_0 [13]),
        .I2(phy_charisk_r[1]),
        .I3(\in_dly_reg[187]_0 [14]),
        .I4(\in_dly_reg[187]_0 [15]),
        .I5(\in_charisk_d1[1]_i_2_n_0 ),
        .O(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [1]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_4__0 
       (.I0(\FSM_onehot_state[2]_i_8__0_n_0 ),
        .I1(\in_dly_reg[187]_0 [45]),
        .I2(phy_charisk_r[5]),
        .I3(\in_dly_reg[187]_0 [46]),
        .I4(\in_dly_reg[187]_0 [47]),
        .I5(\in_charisk_d1[1]_i_2__0_n_0 ),
        .O(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [1]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_4__1 
       (.I0(\FSM_onehot_state[2]_i_8__1_n_0 ),
        .I1(\in_dly_reg[187]_0 [77]),
        .I2(phy_charisk_r[9]),
        .I3(\in_dly_reg[187]_0 [78]),
        .I4(\in_dly_reg[187]_0 [79]),
        .I5(\in_charisk_d1[1]_i_2__1_n_0 ),
        .O(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [1]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \frame_align[1]_i_4__2 
       (.I0(\FSM_onehot_state[2]_i_8__2_n_0 ),
        .I1(\in_dly_reg[187]_0 [109]),
        .I2(phy_charisk_r[13]),
        .I3(\in_dly_reg[187]_0 [110]),
        .I4(\in_dly_reg[187]_0 [111]),
        .I5(\in_charisk_d1[1]_i_2__2_n_0 ),
        .O(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [1]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_5 
       (.I0(\in_dly[3]_i_3_n_0 ),
        .I1(\in_dly_reg[187]_0 [6]),
        .I2(\in_dly_reg[187]_0 [7]),
        .I3(\in_dly_reg[187]_0 [5]),
        .I4(\in_charisk_d1[0]_i_2_n_0 ),
        .O(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_5__0 
       (.I0(\in_dly[3]_i_3__0_n_0 ),
        .I1(\in_dly_reg[187]_0 [38]),
        .I2(\in_dly_reg[187]_0 [39]),
        .I3(\in_dly_reg[187]_0 [37]),
        .I4(\in_charisk_d1[0]_i_2__0_n_0 ),
        .O(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_5__1 
       (.I0(\in_dly[3]_i_3__1_n_0 ),
        .I1(\in_dly_reg[187]_0 [70]),
        .I2(\in_dly_reg[187]_0 [71]),
        .I3(\in_dly_reg[187]_0 [69]),
        .I4(\in_charisk_d1[0]_i_2__1_n_0 ),
        .O(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \frame_align[1]_i_5__2 
       (.I0(\in_dly[3]_i_3__2_n_0 ),
        .I1(\in_dly_reg[187]_0 [102]),
        .I2(\in_dly_reg[187]_0 [103]),
        .I3(\in_dly_reg[187]_0 [101]),
        .I4(\in_charisk_d1[0]_i_2__2_n_0 ),
        .O(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    \frame_align[1]_i_6 
       (.I0(phy_charisk_r[2]),
        .I1(phy_disperr_r[2]),
        .I2(phy_notintable_r[2]),
        .O(\frame_align[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \frame_align[1]_i_6__0 
       (.I0(phy_charisk_r[6]),
        .I1(phy_disperr_r[6]),
        .I2(phy_notintable_r[6]),
        .O(\frame_align[1]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \frame_align[1]_i_6__1 
       (.I0(phy_charisk_r[10]),
        .I1(phy_disperr_r[10]),
        .I2(phy_notintable_r[10]),
        .O(\frame_align[1]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \frame_align[1]_i_6__2 
       (.I0(phy_charisk_r[14]),
        .I1(phy_disperr_r[14]),
        .I2(phy_notintable_r[14]),
        .O(\frame_align[1]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AE)) 
    ifs_ready_i_1
       (.I0(ifs_ready[0]),
        .I1(ifs_ready_i_2_n_0),
        .I2(cgs_beat_has_error),
        .I3(Q[0]),
        .O(ifs_ready_reg));
  LUT4 #(
    .INIT(16'h00AE)) 
    ifs_ready_i_1__0
       (.I0(ifs_ready[1]),
        .I1(ifs_ready_i_2__0_n_0),
        .I2(cgs_beat_has_error_0),
        .I3(Q[1]),
        .O(ifs_ready_reg_0));
  LUT4 #(
    .INIT(16'h00AE)) 
    ifs_ready_i_1__1
       (.I0(ifs_ready[2]),
        .I1(ifs_ready_i_2__1_n_0),
        .I2(cgs_beat_has_error_1),
        .I3(Q[2]),
        .O(ifs_ready_reg_1));
  LUT4 #(
    .INIT(16'h00AE)) 
    ifs_ready_i_1__2
       (.I0(ifs_ready[3]),
        .I1(ifs_ready_i_2__2_n_0),
        .I2(cgs_beat_has_error_2),
        .I3(Q[3]),
        .O(ifs_ready_reg_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ifs_ready_i_2
       (.I0(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [3]),
        .I1(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [2]),
        .I2(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[0].i_lane/char_is_cgs__1 [0]),
        .O(ifs_ready_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ifs_ready_i_2__0
       (.I0(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [3]),
        .I1(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [2]),
        .I2(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[1].i_lane/char_is_cgs__1 [0]),
        .O(ifs_ready_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ifs_ready_i_2__1
       (.I0(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [3]),
        .I1(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [2]),
        .I2(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[2].i_lane/char_is_cgs__1 [0]),
        .O(ifs_ready_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ifs_ready_i_2__2
       (.I0(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [3]),
        .I1(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [2]),
        .I2(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [1]),
        .I3(\mode_8b10b.gen_lane[3].i_lane/char_is_cgs__1 [0]),
        .O(ifs_ready_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[0]_i_1 
       (.I0(phy_notintable_r[0]),
        .I1(phy_disperr_r[0]),
        .I2(phy_charisk_r[0]),
        .I3(\in_charisk_d1[0]_i_2_n_0 ),
        .O(\in_dly_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[0]_i_1__0 
       (.I0(phy_notintable_r[4]),
        .I1(phy_disperr_r[4]),
        .I2(phy_charisk_r[4]),
        .I3(\in_charisk_d1[0]_i_2__0_n_0 ),
        .O(\in_dly_reg[27]_1 [0]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[0]_i_1__1 
       (.I0(phy_notintable_r[8]),
        .I1(phy_disperr_r[8]),
        .I2(phy_charisk_r[8]),
        .I3(\in_charisk_d1[0]_i_2__1_n_0 ),
        .O(\in_dly_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[0]_i_1__2 
       (.I0(phy_notintable_r[12]),
        .I1(phy_disperr_r[12]),
        .I2(phy_charisk_r[12]),
        .I3(\in_charisk_d1[0]_i_2__2_n_0 ),
        .O(\in_dly_reg[35]_1 [0]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[0]_i_2 
       (.I0(\in_dly_reg[187]_0 [0]),
        .I1(\in_dly_reg[187]_0 [2]),
        .I2(\in_dly_reg[187]_0 [1]),
        .I3(\in_dly_reg[187]_0 [4]),
        .I4(\in_dly_reg[187]_0 [3]),
        .O(\in_charisk_d1[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[0]_i_2__0 
       (.I0(\in_dly_reg[187]_0 [32]),
        .I1(\in_dly_reg[187]_0 [34]),
        .I2(\in_dly_reg[187]_0 [33]),
        .I3(\in_dly_reg[187]_0 [36]),
        .I4(\in_dly_reg[187]_0 [35]),
        .O(\in_charisk_d1[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[0]_i_2__1 
       (.I0(\in_dly_reg[187]_0 [64]),
        .I1(\in_dly_reg[187]_0 [66]),
        .I2(\in_dly_reg[187]_0 [65]),
        .I3(\in_dly_reg[187]_0 [68]),
        .I4(\in_dly_reg[187]_0 [67]),
        .O(\in_charisk_d1[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[0]_i_2__2 
       (.I0(\in_dly_reg[187]_0 [96]),
        .I1(\in_dly_reg[187]_0 [98]),
        .I2(\in_dly_reg[187]_0 [97]),
        .I3(\in_dly_reg[187]_0 [100]),
        .I4(\in_dly_reg[187]_0 [99]),
        .O(\in_charisk_d1[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[1]_i_1 
       (.I0(phy_notintable_r[1]),
        .I1(phy_disperr_r[1]),
        .I2(phy_charisk_r[1]),
        .I3(\in_charisk_d1[1]_i_2_n_0 ),
        .O(\in_dly_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[1]_i_1__0 
       (.I0(phy_notintable_r[5]),
        .I1(phy_disperr_r[5]),
        .I2(phy_charisk_r[5]),
        .I3(\in_charisk_d1[1]_i_2__0_n_0 ),
        .O(\in_dly_reg[27]_1 [1]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[1]_i_1__1 
       (.I0(phy_notintable_r[9]),
        .I1(phy_disperr_r[9]),
        .I2(phy_charisk_r[9]),
        .I3(\in_charisk_d1[1]_i_2__1_n_0 ),
        .O(\in_dly_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[1]_i_1__2 
       (.I0(phy_notintable_r[13]),
        .I1(phy_disperr_r[13]),
        .I2(phy_charisk_r[13]),
        .I3(\in_charisk_d1[1]_i_2__2_n_0 ),
        .O(\in_dly_reg[35]_1 [1]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[1]_i_2 
       (.I0(\in_dly_reg[187]_0 [8]),
        .I1(\in_dly_reg[187]_0 [10]),
        .I2(\in_dly_reg[187]_0 [9]),
        .I3(\in_dly_reg[187]_0 [12]),
        .I4(\in_dly_reg[187]_0 [11]),
        .O(\in_charisk_d1[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[1]_i_2__0 
       (.I0(\in_dly_reg[187]_0 [40]),
        .I1(\in_dly_reg[187]_0 [42]),
        .I2(\in_dly_reg[187]_0 [41]),
        .I3(\in_dly_reg[187]_0 [44]),
        .I4(\in_dly_reg[187]_0 [43]),
        .O(\in_charisk_d1[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[1]_i_2__1 
       (.I0(\in_dly_reg[187]_0 [72]),
        .I1(\in_dly_reg[187]_0 [74]),
        .I2(\in_dly_reg[187]_0 [73]),
        .I3(\in_dly_reg[187]_0 [76]),
        .I4(\in_dly_reg[187]_0 [75]),
        .O(\in_charisk_d1[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[1]_i_2__2 
       (.I0(\in_dly_reg[187]_0 [104]),
        .I1(\in_dly_reg[187]_0 [106]),
        .I2(\in_dly_reg[187]_0 [105]),
        .I3(\in_dly_reg[187]_0 [108]),
        .I4(\in_dly_reg[187]_0 [107]),
        .O(\in_charisk_d1[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[2]_i_1 
       (.I0(phy_notintable_r[2]),
        .I1(phy_disperr_r[2]),
        .I2(phy_charisk_r[2]),
        .I3(\in_charisk_d1[2]_i_2_n_0 ),
        .O(\in_dly_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[2]_i_1__0 
       (.I0(phy_notintable_r[6]),
        .I1(phy_disperr_r[6]),
        .I2(phy_charisk_r[6]),
        .I3(\in_charisk_d1[2]_i_2__0_n_0 ),
        .O(\in_dly_reg[27]_1 [2]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[2]_i_1__1 
       (.I0(phy_notintable_r[10]),
        .I1(phy_disperr_r[10]),
        .I2(phy_charisk_r[10]),
        .I3(\in_charisk_d1[2]_i_2__1_n_0 ),
        .O(\in_dly_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[2]_i_1__2 
       (.I0(phy_notintable_r[14]),
        .I1(phy_disperr_r[14]),
        .I2(phy_charisk_r[14]),
        .I3(\in_charisk_d1[2]_i_2__2_n_0 ),
        .O(\in_dly_reg[35]_1 [2]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[2]_i_2 
       (.I0(\in_dly_reg[187]_0 [16]),
        .I1(\in_dly_reg[187]_0 [18]),
        .I2(\in_dly_reg[187]_0 [17]),
        .I3(\in_dly_reg[187]_0 [20]),
        .I4(\in_dly_reg[187]_0 [19]),
        .O(\in_charisk_d1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[2]_i_2__0 
       (.I0(\in_dly_reg[187]_0 [48]),
        .I1(\in_dly_reg[187]_0 [50]),
        .I2(\in_dly_reg[187]_0 [49]),
        .I3(\in_dly_reg[187]_0 [52]),
        .I4(\in_dly_reg[187]_0 [51]),
        .O(\in_charisk_d1[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[2]_i_2__1 
       (.I0(\in_dly_reg[187]_0 [80]),
        .I1(\in_dly_reg[187]_0 [82]),
        .I2(\in_dly_reg[187]_0 [81]),
        .I3(\in_dly_reg[187]_0 [84]),
        .I4(\in_dly_reg[187]_0 [83]),
        .O(\in_charisk_d1[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[2]_i_2__2 
       (.I0(\in_dly_reg[187]_0 [112]),
        .I1(\in_dly_reg[187]_0 [114]),
        .I2(\in_dly_reg[187]_0 [113]),
        .I3(\in_dly_reg[187]_0 [116]),
        .I4(\in_dly_reg[187]_0 [115]),
        .O(\in_charisk_d1[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[3]_i_1 
       (.I0(phy_notintable_r[3]),
        .I1(phy_disperr_r[3]),
        .I2(phy_charisk_r[3]),
        .I3(\in_charisk_d1[3]_i_2_n_0 ),
        .O(\in_dly_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[3]_i_1__0 
       (.I0(phy_notintable_r[7]),
        .I1(phy_disperr_r[7]),
        .I2(phy_charisk_r[7]),
        .I3(\in_charisk_d1[3]_i_2__0_n_0 ),
        .O(\in_dly_reg[27]_1 [3]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[3]_i_1__1 
       (.I0(phy_notintable_r[11]),
        .I1(phy_disperr_r[11]),
        .I2(phy_charisk_r[11]),
        .I3(\in_charisk_d1[3]_i_2__1_n_0 ),
        .O(\in_dly_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'h1000)) 
    \in_charisk_d1[3]_i_1__2 
       (.I0(phy_notintable_r[15]),
        .I1(phy_disperr_r[15]),
        .I2(phy_charisk_r[15]),
        .I3(\in_charisk_d1[3]_i_2__2_n_0 ),
        .O(\in_dly_reg[35]_1 [3]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[3]_i_2 
       (.I0(\in_dly_reg[187]_0 [24]),
        .I1(\in_dly_reg[187]_0 [26]),
        .I2(\in_dly_reg[187]_0 [25]),
        .I3(\in_dly_reg[187]_0 [28]),
        .I4(\in_dly_reg[187]_0 [27]),
        .O(\in_charisk_d1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[3]_i_2__0 
       (.I0(\in_dly_reg[187]_0 [56]),
        .I1(\in_dly_reg[187]_0 [58]),
        .I2(\in_dly_reg[187]_0 [57]),
        .I3(\in_dly_reg[187]_0 [60]),
        .I4(\in_dly_reg[187]_0 [59]),
        .O(\in_charisk_d1[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[3]_i_2__1 
       (.I0(\in_dly_reg[187]_0 [88]),
        .I1(\in_dly_reg[187]_0 [90]),
        .I2(\in_dly_reg[187]_0 [89]),
        .I3(\in_dly_reg[187]_0 [92]),
        .I4(\in_dly_reg[187]_0 [91]),
        .O(\in_charisk_d1[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_charisk_d1[3]_i_2__2 
       (.I0(\in_dly_reg[187]_0 [120]),
        .I1(\in_dly_reg[187]_0 [122]),
        .I2(\in_dly_reg[187]_0 [121]),
        .I3(\in_dly_reg[187]_0 [124]),
        .I4(\in_dly_reg[187]_0 [123]),
        .O(\in_charisk_d1[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[28]_i_1 
       (.I0(\in_dly_reg[187]_0 [8]),
        .I1(\in_dly_reg[187]_0 [16]),
        .I2(\in_dly_reg[35]_2 [0]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [0]),
        .O(\in_dly_reg[75]_0 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[28]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [40]),
        .I1(\in_dly_reg[187]_0 [48]),
        .I2(\in_dly_reg[35]_3 [0]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [32]),
        .O(\in_dly_reg[107]_0 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[28]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [72]),
        .I1(\in_dly_reg[187]_0 [80]),
        .I2(\in_dly_reg[35]_4 [0]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [64]),
        .O(\in_dly_reg[139]_0 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[28]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [104]),
        .I1(\in_dly_reg[187]_0 [112]),
        .I2(\in_dly_reg[35]_5 [0]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [96]),
        .O(\in_dly_reg[171]_0 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[29]_i_1 
       (.I0(\in_dly_reg[187]_0 [9]),
        .I1(\in_dly_reg[187]_0 [17]),
        .I2(\in_dly_reg[35]_2 [1]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [1]),
        .O(\in_dly_reg[75]_0 [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[29]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [41]),
        .I1(\in_dly_reg[187]_0 [49]),
        .I2(\in_dly_reg[35]_3 [1]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [33]),
        .O(\in_dly_reg[107]_0 [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[29]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [73]),
        .I1(\in_dly_reg[187]_0 [81]),
        .I2(\in_dly_reg[35]_4 [1]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [65]),
        .O(\in_dly_reg[139]_0 [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[29]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [105]),
        .I1(\in_dly_reg[187]_0 [113]),
        .I2(\in_dly_reg[35]_5 [1]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [97]),
        .O(\in_dly_reg[171]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \in_dly[2]_i_1 
       (.I0(\in_dly[3]_i_2_n_0 ),
        .I1(\frame_align_reg[0]_3 ),
        .I2(\in_dly_reg[4]_0 ),
        .O(\in_dly_reg[75]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \in_dly[2]_i_1__0 
       (.I0(\in_dly[3]_i_2__0_n_0 ),
        .I1(\frame_align_reg[0]_4 ),
        .I2(\in_dly_reg[8]_0 ),
        .O(\in_dly_reg[107]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \in_dly[2]_i_1__1 
       (.I0(\in_dly[3]_i_2__1_n_0 ),
        .I1(\frame_align_reg[0]_5 ),
        .I2(\in_dly_reg[12]_0 ),
        .O(\in_dly_reg[139]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \in_dly[2]_i_1__2 
       (.I0(\in_dly[3]_i_2__2_n_0 ),
        .I1(\frame_align_reg[0]_6 ),
        .I2(\in_dly_reg[16]_0 ),
        .O(\in_dly_reg[171]_0 [0]));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[2]_i_2 
       (.I0(\in_charisk_d1[0]_i_2_n_0 ),
        .I1(phy_disperr_r[0]),
        .I2(phy_notintable_r[0]),
        .I3(phy_charisk_r[0]),
        .I4(\in_dly_reg[3] ),
        .I5(\in_dly_reg[2] [0]),
        .O(\in_dly_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[2]_i_2__0 
       (.I0(\in_charisk_d1[0]_i_2__0_n_0 ),
        .I1(phy_disperr_r[4]),
        .I2(phy_notintable_r[4]),
        .I3(phy_charisk_r[4]),
        .I4(\in_dly_reg[3]_0 ),
        .I5(\in_dly_reg[2]_0 [0]),
        .O(\in_dly_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[2]_i_2__1 
       (.I0(\in_charisk_d1[0]_i_2__1_n_0 ),
        .I1(phy_disperr_r[8]),
        .I2(phy_notintable_r[8]),
        .I3(phy_charisk_r[8]),
        .I4(\in_dly_reg[3]_1 ),
        .I5(\in_dly_reg[2]_1 [0]),
        .O(\in_dly_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[2]_i_2__2 
       (.I0(\in_charisk_d1[0]_i_2__2_n_0 ),
        .I1(phy_disperr_r[12]),
        .I2(phy_notintable_r[12]),
        .I3(phy_charisk_r[12]),
        .I4(\in_dly_reg[3]_2 ),
        .I5(\in_dly_reg[2]_2 [0]),
        .O(\in_dly_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[30]_i_1 
       (.I0(\in_dly_reg[187]_0 [10]),
        .I1(\in_dly_reg[187]_0 [18]),
        .I2(\in_dly_reg[35]_2 [2]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [2]),
        .O(\in_dly_reg[75]_0 [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[30]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [42]),
        .I1(\in_dly_reg[187]_0 [50]),
        .I2(\in_dly_reg[35]_3 [2]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [34]),
        .O(\in_dly_reg[107]_0 [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[30]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [74]),
        .I1(\in_dly_reg[187]_0 [82]),
        .I2(\in_dly_reg[35]_4 [2]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [66]),
        .O(\in_dly_reg[139]_0 [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[30]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [106]),
        .I1(\in_dly_reg[187]_0 [114]),
        .I2(\in_dly_reg[35]_5 [2]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [98]),
        .O(\in_dly_reg[171]_0 [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[31]_i_1 
       (.I0(\in_dly_reg[187]_0 [11]),
        .I1(\in_dly_reg[187]_0 [19]),
        .I2(\in_dly_reg[35]_2 [3]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [3]),
        .O(\in_dly_reg[75]_0 [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[31]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [43]),
        .I1(\in_dly_reg[187]_0 [51]),
        .I2(\in_dly_reg[35]_3 [3]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [35]),
        .O(\in_dly_reg[107]_0 [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[31]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [75]),
        .I1(\in_dly_reg[187]_0 [83]),
        .I2(\in_dly_reg[35]_4 [3]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [67]),
        .O(\in_dly_reg[139]_0 [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[31]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [107]),
        .I1(\in_dly_reg[187]_0 [115]),
        .I2(\in_dly_reg[35]_5 [3]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [99]),
        .O(\in_dly_reg[171]_0 [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[32]_i_1 
       (.I0(\in_dly_reg[187]_0 [12]),
        .I1(\in_dly_reg[187]_0 [20]),
        .I2(\in_dly_reg[35]_2 [4]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [4]),
        .O(\in_dly_reg[75]_0 [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[32]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [44]),
        .I1(\in_dly_reg[187]_0 [52]),
        .I2(\in_dly_reg[35]_3 [4]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [36]),
        .O(\in_dly_reg[107]_0 [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[32]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [76]),
        .I1(\in_dly_reg[187]_0 [84]),
        .I2(\in_dly_reg[35]_4 [4]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [68]),
        .O(\in_dly_reg[139]_0 [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[32]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [108]),
        .I1(\in_dly_reg[187]_0 [116]),
        .I2(\in_dly_reg[35]_5 [4]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [100]),
        .O(\in_dly_reg[171]_0 [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[33]_i_1 
       (.I0(\in_dly_reg[187]_0 [13]),
        .I1(\in_dly_reg[187]_0 [21]),
        .I2(\in_dly_reg[35]_2 [5]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [5]),
        .O(\in_dly_reg[75]_0 [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[33]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [45]),
        .I1(\in_dly_reg[187]_0 [53]),
        .I2(\in_dly_reg[35]_3 [5]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [37]),
        .O(\in_dly_reg[107]_0 [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[33]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [77]),
        .I1(\in_dly_reg[187]_0 [85]),
        .I2(\in_dly_reg[35]_4 [5]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [69]),
        .O(\in_dly_reg[139]_0 [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[33]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [109]),
        .I1(\in_dly_reg[187]_0 [117]),
        .I2(\in_dly_reg[35]_5 [5]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [101]),
        .O(\in_dly_reg[171]_0 [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[34]_i_1 
       (.I0(\in_dly_reg[187]_0 [14]),
        .I1(\in_dly_reg[187]_0 [22]),
        .I2(\in_dly_reg[35]_2 [6]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [6]),
        .O(\in_dly_reg[75]_0 [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[34]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [46]),
        .I1(\in_dly_reg[187]_0 [54]),
        .I2(\in_dly_reg[35]_3 [6]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [38]),
        .O(\in_dly_reg[107]_0 [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[34]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [78]),
        .I1(\in_dly_reg[187]_0 [86]),
        .I2(\in_dly_reg[35]_4 [6]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [70]),
        .O(\in_dly_reg[139]_0 [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[34]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [110]),
        .I1(\in_dly_reg[187]_0 [118]),
        .I2(\in_dly_reg[35]_5 [6]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [102]),
        .O(\in_dly_reg[171]_0 [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[35]_i_1 
       (.I0(\in_dly_reg[187]_0 [15]),
        .I1(\in_dly_reg[187]_0 [23]),
        .I2(\in_dly_reg[35]_2 [7]),
        .I3(\in_dly_reg[3] ),
        .I4(\frame_align_reg[0]_3 ),
        .I5(\in_dly_reg[187]_0 [7]),
        .O(\in_dly_reg[75]_0 [9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[35]_i_1__0 
       (.I0(\in_dly_reg[187]_0 [47]),
        .I1(\in_dly_reg[187]_0 [55]),
        .I2(\in_dly_reg[35]_3 [7]),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\frame_align_reg[0]_4 ),
        .I5(\in_dly_reg[187]_0 [39]),
        .O(\in_dly_reg[107]_0 [9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[35]_i_1__1 
       (.I0(\in_dly_reg[187]_0 [79]),
        .I1(\in_dly_reg[187]_0 [87]),
        .I2(\in_dly_reg[35]_4 [7]),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\frame_align_reg[0]_5 ),
        .I5(\in_dly_reg[187]_0 [71]),
        .O(\in_dly_reg[139]_0 [9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \in_dly[35]_i_1__2 
       (.I0(\in_dly_reg[187]_0 [111]),
        .I1(\in_dly_reg[187]_0 [119]),
        .I2(\in_dly_reg[35]_5 [7]),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\frame_align_reg[0]_6 ),
        .I5(\in_dly_reg[187]_0 [103]),
        .O(\in_dly_reg[171]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22E22222)) 
    \in_dly[3]_i_1 
       (.I0(\in_dly[3]_i_2_n_0 ),
        .I1(\frame_align_reg[0]_3 ),
        .I2(\in_dly[3]_i_3_n_0 ),
        .I3(\in_dly_reg[3] ),
        .I4(\in_charisk_d1[0]_i_2_n_0 ),
        .I5(\in_dly[3]_i_4_n_0 ),
        .O(\in_dly_reg[75]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22E22222)) 
    \in_dly[3]_i_1__0 
       (.I0(\in_dly[3]_i_2__0_n_0 ),
        .I1(\frame_align_reg[0]_4 ),
        .I2(\in_dly[3]_i_3__0_n_0 ),
        .I3(\in_dly_reg[3]_0 ),
        .I4(\in_charisk_d1[0]_i_2__0_n_0 ),
        .I5(\in_dly[3]_i_4__0_n_0 ),
        .O(\in_dly_reg[107]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22E22222)) 
    \in_dly[3]_i_1__1 
       (.I0(\in_dly[3]_i_2__1_n_0 ),
        .I1(\frame_align_reg[0]_5 ),
        .I2(\in_dly[3]_i_3__1_n_0 ),
        .I3(\in_dly_reg[3]_1 ),
        .I4(\in_charisk_d1[0]_i_2__1_n_0 ),
        .I5(\in_dly[3]_i_4__1_n_0 ),
        .O(\in_dly_reg[139]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22E22222)) 
    \in_dly[3]_i_1__2 
       (.I0(\in_dly[3]_i_2__2_n_0 ),
        .I1(\frame_align_reg[0]_6 ),
        .I2(\in_dly[3]_i_3__2_n_0 ),
        .I3(\in_dly_reg[3]_2 ),
        .I4(\in_charisk_d1[0]_i_2__2_n_0 ),
        .I5(\in_dly[3]_i_4__2_n_0 ),
        .O(\in_dly_reg[171]_0 [1]));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[3]_i_2 
       (.I0(\in_charisk_d1[1]_i_2_n_0 ),
        .I1(phy_disperr_r[1]),
        .I2(phy_notintable_r[1]),
        .I3(phy_charisk_r[1]),
        .I4(\in_dly_reg[3] ),
        .I5(\in_dly_reg[2] [1]),
        .O(\in_dly[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[3]_i_2__0 
       (.I0(\in_charisk_d1[1]_i_2__0_n_0 ),
        .I1(phy_disperr_r[5]),
        .I2(phy_notintable_r[5]),
        .I3(phy_charisk_r[5]),
        .I4(\in_dly_reg[3]_0 ),
        .I5(\in_dly_reg[2]_0 [1]),
        .O(\in_dly[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[3]_i_2__1 
       (.I0(\in_charisk_d1[1]_i_2__1_n_0 ),
        .I1(phy_disperr_r[9]),
        .I2(phy_notintable_r[9]),
        .I3(phy_charisk_r[9]),
        .I4(\in_dly_reg[3]_1 ),
        .I5(\in_dly_reg[2]_1 [1]),
        .O(\in_dly[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \in_dly[3]_i_2__2 
       (.I0(\in_charisk_d1[1]_i_2__2_n_0 ),
        .I1(phy_disperr_r[13]),
        .I2(phy_notintable_r[13]),
        .I3(phy_charisk_r[13]),
        .I4(\in_dly_reg[3]_2 ),
        .I5(\in_dly_reg[2]_2 [1]),
        .O(\in_dly[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \in_dly[3]_i_3 
       (.I0(phy_charisk_r[0]),
        .I1(phy_disperr_r[0]),
        .I2(phy_notintable_r[0]),
        .O(\in_dly[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \in_dly[3]_i_3__0 
       (.I0(phy_charisk_r[4]),
        .I1(phy_disperr_r[4]),
        .I2(phy_notintable_r[4]),
        .O(\in_dly[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \in_dly[3]_i_3__1 
       (.I0(phy_charisk_r[8]),
        .I1(phy_disperr_r[8]),
        .I2(phy_notintable_r[8]),
        .O(\in_dly[3]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \in_dly[3]_i_3__2 
       (.I0(phy_charisk_r[12]),
        .I1(phy_disperr_r[12]),
        .I2(phy_notintable_r[12]),
        .O(\in_dly[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \in_dly[3]_i_4 
       (.I0(phy_charisk_r[2]),
        .I1(phy_disperr_r[2]),
        .I2(phy_notintable_r[2]),
        .I3(\frame_align_reg[0]_3 ),
        .I4(\in_dly_reg[3] ),
        .I5(\in_charisk_d1[2]_i_2_n_0 ),
        .O(\in_dly[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \in_dly[3]_i_4__0 
       (.I0(phy_charisk_r[6]),
        .I1(phy_disperr_r[6]),
        .I2(phy_notintable_r[6]),
        .I3(\frame_align_reg[0]_4 ),
        .I4(\in_dly_reg[3]_0 ),
        .I5(\in_charisk_d1[2]_i_2__0_n_0 ),
        .O(\in_dly[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \in_dly[3]_i_4__1 
       (.I0(phy_charisk_r[10]),
        .I1(phy_disperr_r[10]),
        .I2(phy_notintable_r[10]),
        .I3(\frame_align_reg[0]_5 ),
        .I4(\in_dly_reg[3]_1 ),
        .I5(\in_charisk_d1[2]_i_2__1_n_0 ),
        .O(\in_dly[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \in_dly[3]_i_4__2 
       (.I0(phy_charisk_r[14]),
        .I1(phy_disperr_r[14]),
        .I2(phy_notintable_r[14]),
        .I3(\frame_align_reg[0]_6 ),
        .I4(\in_dly_reg[3]_2 ),
        .I5(\in_charisk_d1[2]_i_2__2_n_0 ),
        .O(\in_dly[3]_i_4__2_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [88]),
        .Q(\in_dly_reg[187]_0 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [89]),
        .Q(\in_dly_reg[187]_0 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [90]),
        .Q(\in_dly_reg[187]_0 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [91]),
        .Q(\in_dly_reg[187]_0 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [92]),
        .Q(\in_dly_reg[187]_0 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [93]),
        .Q(\in_dly_reg[187]_0 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [94]),
        .Q(\in_dly_reg[187]_0 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [95]),
        .Q(\in_dly_reg[187]_0 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [96]),
        .Q(\in_dly_reg[187]_0 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [97]),
        .Q(\in_dly_reg[187]_0 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [6]),
        .Q(phy_disperr_r[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [98]),
        .Q(\in_dly_reg[187]_0 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [99]),
        .Q(\in_dly_reg[187]_0 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [100]),
        .Q(\in_dly_reg[187]_0 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [101]),
        .Q(\in_dly_reg[187]_0 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [102]),
        .Q(\in_dly_reg[187]_0 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [103]),
        .Q(\in_dly_reg[187]_0 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [104]),
        .Q(\in_dly_reg[187]_0 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [105]),
        .Q(\in_dly_reg[187]_0 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [106]),
        .Q(\in_dly_reg[187]_0 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [107]),
        .Q(\in_dly_reg[187]_0 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [7]),
        .Q(phy_disperr_r[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [108]),
        .Q(\in_dly_reg[187]_0 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [109]),
        .Q(\in_dly_reg[187]_0 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [110]),
        .Q(\in_dly_reg[187]_0 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [111]),
        .Q(\in_dly_reg[187]_0 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [112]),
        .Q(\in_dly_reg[187]_0 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [113]),
        .Q(\in_dly_reg[187]_0 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [114]),
        .Q(\in_dly_reg[187]_0 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [115]),
        .Q(\in_dly_reg[187]_0 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [116]),
        .Q(\in_dly_reg[187]_0 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [117]),
        .Q(\in_dly_reg[187]_0 [69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [8]),
        .Q(phy_disperr_r[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [118]),
        .Q(\in_dly_reg[187]_0 [70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [119]),
        .Q(\in_dly_reg[187]_0 [71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [120]),
        .Q(\in_dly_reg[187]_0 [72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [121]),
        .Q(\in_dly_reg[187]_0 [73]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [122]),
        .Q(\in_dly_reg[187]_0 [74]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [123]),
        .Q(\in_dly_reg[187]_0 [75]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [124]),
        .Q(\in_dly_reg[187]_0 [76]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [125]),
        .Q(\in_dly_reg[187]_0 [77]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [126]),
        .Q(\in_dly_reg[187]_0 [78]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [127]),
        .Q(\in_dly_reg[187]_0 [79]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [9]),
        .Q(phy_disperr_r[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [128]),
        .Q(\in_dly_reg[187]_0 [80]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [129]),
        .Q(\in_dly_reg[187]_0 [81]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [130]),
        .Q(\in_dly_reg[187]_0 [82]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [131]),
        .Q(\in_dly_reg[187]_0 [83]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [132]),
        .Q(\in_dly_reg[187]_0 [84]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [133]),
        .Q(\in_dly_reg[187]_0 [85]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [134]),
        .Q(\in_dly_reg[187]_0 [86]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [135]),
        .Q(\in_dly_reg[187]_0 [87]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [136]),
        .Q(\in_dly_reg[187]_0 [88]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [137]),
        .Q(\in_dly_reg[187]_0 [89]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [10]),
        .Q(phy_disperr_r[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [138]),
        .Q(\in_dly_reg[187]_0 [90]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [139]),
        .Q(\in_dly_reg[187]_0 [91]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [140]),
        .Q(\in_dly_reg[187]_0 [92]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [141]),
        .Q(\in_dly_reg[187]_0 [93]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [142]),
        .Q(\in_dly_reg[187]_0 [94]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [143]),
        .Q(\in_dly_reg[187]_0 [95]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [144]),
        .Q(\in_dly_reg[187]_0 [96]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [145]),
        .Q(\in_dly_reg[187]_0 [97]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [146]),
        .Q(\in_dly_reg[187]_0 [98]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [147]),
        .Q(\in_dly_reg[187]_0 [99]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [11]),
        .Q(phy_disperr_r[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [148]),
        .Q(\in_dly_reg[187]_0 [100]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [149]),
        .Q(\in_dly_reg[187]_0 [101]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [150]),
        .Q(\in_dly_reg[187]_0 [102]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [151]),
        .Q(\in_dly_reg[187]_0 [103]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [152]),
        .Q(\in_dly_reg[187]_0 [104]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [153]),
        .Q(\in_dly_reg[187]_0 [105]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [154]),
        .Q(\in_dly_reg[187]_0 [106]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [155]),
        .Q(\in_dly_reg[187]_0 [107]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [156]),
        .Q(\in_dly_reg[187]_0 [108]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [157]),
        .Q(\in_dly_reg[187]_0 [109]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [12]),
        .Q(phy_disperr_r[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [158]),
        .Q(\in_dly_reg[187]_0 [110]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [159]),
        .Q(\in_dly_reg[187]_0 [111]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [160]),
        .Q(\in_dly_reg[187]_0 [112]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [161]),
        .Q(\in_dly_reg[187]_0 [113]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [162]),
        .Q(\in_dly_reg[187]_0 [114]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [163]),
        .Q(\in_dly_reg[187]_0 [115]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [164]),
        .Q(\in_dly_reg[187]_0 [116]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [165]),
        .Q(\in_dly_reg[187]_0 [117]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [166]),
        .Q(\in_dly_reg[187]_0 [118]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [167]),
        .Q(\in_dly_reg[187]_0 [119]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [13]),
        .Q(phy_disperr_r[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [168]),
        .Q(\in_dly_reg[187]_0 [120]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [169]),
        .Q(\in_dly_reg[187]_0 [121]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [170]),
        .Q(\in_dly_reg[187]_0 [122]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [171]),
        .Q(\in_dly_reg[187]_0 [123]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [172]),
        .Q(\in_dly_reg[187]_0 [124]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [173]),
        .Q(\in_dly_reg[187]_0 [125]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [174]),
        .Q(\in_dly_reg[187]_0 [126]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [175]),
        .Q(\in_dly_reg[187]_0 [127]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [14]),
        .Q(phy_disperr_r[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [15]),
        .Q(phy_disperr_r[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [16]),
        .Q(phy_notintable_r[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [17]),
        .Q(phy_notintable_r[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [18]),
        .Q(phy_notintable_r[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [19]),
        .Q(phy_notintable_r[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [20]),
        .Q(phy_notintable_r[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [21]),
        .Q(phy_notintable_r[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [22]),
        .Q(phy_notintable_r[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [23]),
        .Q(phy_notintable_r[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [24]),
        .Q(phy_notintable_r[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [25]),
        .Q(phy_notintable_r[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [26]),
        .Q(phy_notintable_r[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [27]),
        .Q(phy_notintable_r[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [28]),
        .Q(phy_notintable_r[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [29]),
        .Q(phy_notintable_r[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [30]),
        .Q(phy_notintable_r[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [31]),
        .Q(phy_notintable_r[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [32]),
        .Q(phy_charisk_r[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [33]),
        .Q(phy_charisk_r[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [34]),
        .Q(phy_charisk_r[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [35]),
        .Q(phy_charisk_r[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [36]),
        .Q(phy_charisk_r[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [37]),
        .Q(phy_charisk_r[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [38]),
        .Q(phy_charisk_r[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [39]),
        .Q(phy_charisk_r[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [40]),
        .Q(phy_charisk_r[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [41]),
        .Q(phy_charisk_r[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [42]),
        .Q(phy_charisk_r[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [43]),
        .Q(phy_charisk_r[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [44]),
        .Q(phy_charisk_r[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [45]),
        .Q(phy_charisk_r[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [0]),
        .Q(phy_disperr_r[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [46]),
        .Q(phy_charisk_r[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [47]),
        .Q(phy_charisk_r[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [1]),
        .Q(phy_disperr_r[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [48]),
        .Q(\in_dly_reg[187]_0 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [49]),
        .Q(\in_dly_reg[187]_0 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [50]),
        .Q(\in_dly_reg[187]_0 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [51]),
        .Q(\in_dly_reg[187]_0 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [52]),
        .Q(\in_dly_reg[187]_0 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [53]),
        .Q(\in_dly_reg[187]_0 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [54]),
        .Q(\in_dly_reg[187]_0 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [55]),
        .Q(\in_dly_reg[187]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [56]),
        .Q(\in_dly_reg[187]_0 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [57]),
        .Q(\in_dly_reg[187]_0 [9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [2]),
        .Q(phy_disperr_r[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [58]),
        .Q(\in_dly_reg[187]_0 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [59]),
        .Q(\in_dly_reg[187]_0 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [60]),
        .Q(\in_dly_reg[187]_0 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [61]),
        .Q(\in_dly_reg[187]_0 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [62]),
        .Q(\in_dly_reg[187]_0 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [63]),
        .Q(\in_dly_reg[187]_0 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [64]),
        .Q(\in_dly_reg[187]_0 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [65]),
        .Q(\in_dly_reg[187]_0 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [66]),
        .Q(\in_dly_reg[187]_0 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [67]),
        .Q(\in_dly_reg[187]_0 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [3]),
        .Q(phy_disperr_r[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [68]),
        .Q(\in_dly_reg[187]_0 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [69]),
        .Q(\in_dly_reg[187]_0 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [70]),
        .Q(\in_dly_reg[187]_0 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [71]),
        .Q(\in_dly_reg[187]_0 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [72]),
        .Q(\in_dly_reg[187]_0 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [73]),
        .Q(\in_dly_reg[187]_0 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [74]),
        .Q(\in_dly_reg[187]_0 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [75]),
        .Q(\in_dly_reg[187]_0 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [76]),
        .Q(\in_dly_reg[187]_0 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [77]),
        .Q(\in_dly_reg[187]_0 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [4]),
        .Q(phy_disperr_r[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [78]),
        .Q(\in_dly_reg[187]_0 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [79]),
        .Q(\in_dly_reg[187]_0 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [80]),
        .Q(\in_dly_reg[187]_0 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [81]),
        .Q(\in_dly_reg[187]_0 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [82]),
        .Q(\in_dly_reg[187]_0 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [83]),
        .Q(\in_dly_reg[187]_0 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [84]),
        .Q(\in_dly_reg[187]_0 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [85]),
        .Q(\in_dly_reg[187]_0 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [86]),
        .Q(\in_dly_reg[187]_0 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [87]),
        .Q(\in_dly_reg[187]_0 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\in_dly_reg[187]_1 [5]),
        .Q(phy_disperr_r[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[0]_i_1 
       (.I0(\phy_char_err[0]_i_2_n_0 ),
        .I1(\in_charisk_d1[0]_i_2_n_0 ),
        .I2(phy_notintable_r[0]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[0]_i_1__0 
       (.I0(\phy_char_err[0]_i_2__0_n_0 ),
        .I1(\in_charisk_d1[0]_i_2__0_n_0 ),
        .I2(phy_notintable_r[4]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[4]),
        .O(\in_dly_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[0]_i_1__1 
       (.I0(\phy_char_err[0]_i_2__1_n_0 ),
        .I1(\in_charisk_d1[0]_i_2__1_n_0 ),
        .I2(phy_notintable_r[8]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[8]),
        .O(\in_dly_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[0]_i_1__2 
       (.I0(\phy_char_err[0]_i_2__2_n_0 ),
        .I1(\in_charisk_d1[0]_i_2__2_n_0 ),
        .I2(phy_notintable_r[12]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[12]),
        .O(\in_dly_reg[35]_0 [0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[0]_i_2 
       (.I0(phy_notintable_r[0]),
        .I1(phy_disperr_r[0]),
        .I2(phy_charisk_r[0]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[0]_i_2__0 
       (.I0(phy_notintable_r[4]),
        .I1(phy_disperr_r[4]),
        .I2(phy_charisk_r[4]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[0]_i_2__1 
       (.I0(phy_notintable_r[8]),
        .I1(phy_disperr_r[8]),
        .I2(phy_charisk_r[8]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[0]_i_2__2 
       (.I0(phy_notintable_r[12]),
        .I1(phy_disperr_r[12]),
        .I2(phy_charisk_r[12]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[1]_i_1 
       (.I0(\phy_char_err[1]_i_2_n_0 ),
        .I1(\in_charisk_d1[1]_i_2_n_0 ),
        .I2(phy_notintable_r[1]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[1]_i_1__0 
       (.I0(\phy_char_err[1]_i_2__0_n_0 ),
        .I1(\in_charisk_d1[1]_i_2__0_n_0 ),
        .I2(phy_notintable_r[5]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[5]),
        .O(\in_dly_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[1]_i_1__1 
       (.I0(\phy_char_err[1]_i_2__1_n_0 ),
        .I1(\in_charisk_d1[1]_i_2__1_n_0 ),
        .I2(phy_notintable_r[9]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[9]),
        .O(\in_dly_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[1]_i_1__2 
       (.I0(\phy_char_err[1]_i_2__2_n_0 ),
        .I1(\in_charisk_d1[1]_i_2__2_n_0 ),
        .I2(phy_notintable_r[13]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[13]),
        .O(\in_dly_reg[35]_0 [1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[1]_i_2 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[1]),
        .I2(phy_disperr_r[1]),
        .I3(phy_notintable_r[1]),
        .O(\phy_char_err[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[1]_i_2__0 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[5]),
        .I2(phy_disperr_r[5]),
        .I3(phy_notintable_r[5]),
        .O(\phy_char_err[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[1]_i_2__1 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[9]),
        .I2(phy_disperr_r[9]),
        .I3(phy_notintable_r[9]),
        .O(\phy_char_err[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[1]_i_2__2 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[13]),
        .I2(phy_disperr_r[13]),
        .I3(phy_notintable_r[13]),
        .O(\phy_char_err[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[2]_i_1 
       (.I0(\phy_char_err[2]_i_2_n_0 ),
        .I1(\in_charisk_d1[2]_i_2_n_0 ),
        .I2(phy_notintable_r[2]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[2]_i_1__0 
       (.I0(\phy_char_err[2]_i_2__0_n_0 ),
        .I1(\in_charisk_d1[2]_i_2__0_n_0 ),
        .I2(phy_notintable_r[6]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[6]),
        .O(\in_dly_reg[27]_0 [2]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[2]_i_1__1 
       (.I0(\phy_char_err[2]_i_2__1_n_0 ),
        .I1(\in_charisk_d1[2]_i_2__1_n_0 ),
        .I2(phy_notintable_r[10]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[10]),
        .O(\in_dly_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[2]_i_1__2 
       (.I0(\phy_char_err[2]_i_2__2_n_0 ),
        .I1(\in_charisk_d1[2]_i_2__2_n_0 ),
        .I2(phy_notintable_r[14]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[14]),
        .O(\in_dly_reg[35]_0 [2]));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[2]_i_2 
       (.I0(phy_notintable_r[2]),
        .I1(phy_disperr_r[2]),
        .I2(phy_charisk_r[2]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[2]_i_2__0 
       (.I0(phy_notintable_r[6]),
        .I1(phy_disperr_r[6]),
        .I2(phy_charisk_r[6]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[2]_i_2__1 
       (.I0(phy_notintable_r[10]),
        .I1(phy_disperr_r[10]),
        .I2(phy_charisk_r[10]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \phy_char_err[2]_i_2__2 
       (.I0(phy_notintable_r[14]),
        .I1(phy_disperr_r[14]),
        .I2(phy_charisk_r[14]),
        .I3(ctrl_err_statistics_mask[2]),
        .O(\phy_char_err[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[3]_i_2 
       (.I0(\phy_char_err[3]_i_3_n_0 ),
        .I1(\in_charisk_d1[3]_i_2_n_0 ),
        .I2(phy_notintable_r[3]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[3]_i_2__0 
       (.I0(\phy_char_err[3]_i_3__0_n_0 ),
        .I1(\in_charisk_d1[3]_i_2__0_n_0 ),
        .I2(phy_notintable_r[7]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[7]),
        .O(\in_dly_reg[27]_0 [3]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[3]_i_2__1 
       (.I0(\phy_char_err[3]_i_3__1_n_0 ),
        .I1(\in_charisk_d1[3]_i_2__1_n_0 ),
        .I2(phy_notintable_r[11]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[11]),
        .O(\in_dly_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \phy_char_err[3]_i_2__2 
       (.I0(\phy_char_err[3]_i_3__2_n_0 ),
        .I1(\in_charisk_d1[3]_i_2__2_n_0 ),
        .I2(phy_notintable_r[15]),
        .I3(ctrl_err_statistics_mask[1]),
        .I4(ctrl_err_statistics_mask[0]),
        .I5(phy_disperr_r[15]),
        .O(\in_dly_reg[35]_0 [3]));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[3]_i_3 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[3]),
        .I2(phy_disperr_r[3]),
        .I3(phy_notintable_r[3]),
        .O(\phy_char_err[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[3]_i_3__0 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[7]),
        .I2(phy_disperr_r[7]),
        .I3(phy_notintable_r[7]),
        .O(\phy_char_err[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[3]_i_3__1 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[11]),
        .I2(phy_disperr_r[11]),
        .I3(phy_notintable_r[11]),
        .O(\phy_char_err[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \phy_char_err[3]_i_3__2 
       (.I0(ctrl_err_statistics_mask[2]),
        .I1(phy_charisk_r[15]),
        .I2(phy_disperr_r[15]),
        .I3(phy_notintable_r[15]),
        .O(\phy_char_err[3]_i_3__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "pipeline_stage" *) 
module system_rx_0_pipeline_stage__parameterized3
   (SR,
    Q,
    rx_eomf,
    D,
    device_clk);
  output [0:0]SR;
  output [129:0]Q;
  input [0:0]rx_eomf;
  input [129:0]D;
  input device_clk;

  wire [129:0]D;
  wire [129:0]Q;
  wire [0:0]SR;
  wire device_clk;
  wire [0:0]rx_eomf;

  LUT2 #(
    .INIT(4'hE)) 
    \beat_cnt_mf[7]_i_1 
       (.I0(Q[129]),
        .I1(rx_eomf),
        .O(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[0] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[100] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[100]),
        .Q(Q[100]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[101] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[101]),
        .Q(Q[101]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[102] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[102]),
        .Q(Q[102]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[103] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[103]),
        .Q(Q[103]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[104] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[104]),
        .Q(Q[104]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[105] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[105]),
        .Q(Q[105]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[106] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[106]),
        .Q(Q[106]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[107] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[107]),
        .Q(Q[107]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[108] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[108]),
        .Q(Q[108]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[109] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[109]),
        .Q(Q[109]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[10] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[110] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[110]),
        .Q(Q[110]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[111] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[111]),
        .Q(Q[111]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[112] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[112]),
        .Q(Q[112]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[113] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[113]),
        .Q(Q[113]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[114] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[114]),
        .Q(Q[114]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[115] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[115]),
        .Q(Q[115]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[116] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[116]),
        .Q(Q[116]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[117] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[117]),
        .Q(Q[117]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[118] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[118]),
        .Q(Q[118]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[119] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[119]),
        .Q(Q[119]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[11] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[120] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[120]),
        .Q(Q[120]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[121] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[121]),
        .Q(Q[121]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[122] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[122]),
        .Q(Q[122]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[123] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[123]),
        .Q(Q[123]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[124] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[124]),
        .Q(Q[124]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[125] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[125]),
        .Q(Q[125]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[126] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[126]),
        .Q(Q[126]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[127] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[127]),
        .Q(Q[127]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[128] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[128]),
        .Q(Q[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[129] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[129]),
        .Q(Q[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[12] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[13] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[14] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[15] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[16] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[17] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[18] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[19] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[1] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[20] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[21] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[22] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[23] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[24] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[25] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[26] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[27] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[28] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[29] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[2] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[30] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[31] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[32] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[33] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[34] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[35] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[36] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[37] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[38] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[39] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[3] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[40] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[41] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[42] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[43] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[44] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[45] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[46] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[47] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[48] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[49] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[4] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[50] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[51] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[52] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[53] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[54] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[55] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[56] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[57] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[58] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[59] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[5] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[60] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[61] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[62] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[63] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[64] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(Q[64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[65] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(Q[65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[66] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(Q[66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[67] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(Q[67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[68] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(Q[68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[69] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(Q[69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[6] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[70] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(Q[70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[71] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(Q[71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[72] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(Q[72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[73] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(Q[73]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[74] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(Q[74]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[75] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(Q[75]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[76] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(Q[76]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[77] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(Q[77]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[78] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(Q[78]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[79] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(Q[79]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[7] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[80] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(Q[80]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[81] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(Q[81]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[82] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(Q[82]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[83] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(Q[83]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[84] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(Q[84]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[85] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(Q[85]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[86] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(Q[86]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[87] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(Q[87]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[88] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(Q[88]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[89] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(Q[89]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[8] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[90] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(Q[90]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[91] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(Q[91]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[92] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(Q[92]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[93] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(Q[93]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[94] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(Q[94]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[95] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(Q[95]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[96] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[96]),
        .Q(Q[96]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[97] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[97]),
        .Q(Q[97]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[98] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[98]),
        .Q(Q[98]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[99] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[99]),
        .Q(Q[99]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \in_dly_reg[9] 
       (.C(device_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_rx_0,jesd204_rx,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "jesd204_rx,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module system_rx_0
   (clk,
    reset,
    device_clk,
    device_reset,
    phy_data,
    phy_header,
    phy_charisk,
    phy_notintable,
    phy_disperr,
    phy_block_sync,
    sysref,
    lmfc_edge,
    lmfc_clk,
    device_event_sysref_alignment_error,
    device_event_sysref_edge,
    event_frame_alignment_error,
    event_unexpected_lane_state_error,
    sync,
    phy_en_char_align,
    rx_data,
    rx_valid,
    rx_eof,
    rx_sof,
    rx_eomf,
    rx_somf,
    cfg_lanes_disable,
    cfg_links_disable,
    cfg_octets_per_multiframe,
    cfg_octets_per_frame,
    cfg_disable_scrambler,
    cfg_disable_char_replacement,
    cfg_frame_align_err_threshold,
    device_cfg_octets_per_multiframe,
    device_cfg_octets_per_frame,
    device_cfg_beats_per_multiframe,
    device_cfg_lmfc_offset,
    device_cfg_sysref_oneshot,
    device_cfg_sysref_disable,
    device_cfg_buffer_early_release,
    device_cfg_buffer_delay,
    ctrl_err_statistics_reset,
    ctrl_err_statistics_mask,
    status_err_statistics_cnt,
    ilas_config_valid,
    ilas_config_addr,
    ilas_config_data,
    status_ctrl_state,
    status_lane_cgs_state,
    status_lane_ifs_ready,
    status_lane_latency,
    status_lane_emb_state,
    status_lane_frame_align_err_cnt,
    status_synth_params0,
    status_synth_params1,
    status_synth_params2);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_cfg_rx_ilas_config_rx_event_rx_status_signal_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_cfg_rx_ilas_config_rx_event_rx_status_signal_clock, ASSOCIATED_BUSIF rx_cfg:rx_ilas_config:rx_event:rx_status, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rx_cfg_rx_ilas_config_rx_event_rx_status_signal_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_cfg_rx_ilas_config_rx_event_rx_status_signal_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_data_signal_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_data_signal_clock, ASSOCIATED_BUSIF rx_data, ASSOCIATED_RESET device_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, INSERT_VIP 0" *) input device_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rx_data_signal_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_data_signal_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input device_reset;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxdata [31:0] [31:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxdata [31:0] [63:32], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxdata [31:0] [95:64], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxdata [31:0] [127:96]" *) input [127:0]phy_data;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxheader [1:0] [1:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxheader [1:0] [3:2], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxheader [1:0] [5:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxheader [1:0] [7:6]" *) input [7:0]phy_header;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxcharisk [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxcharisk [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxcharisk [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxcharisk [3:0] [15:12]" *) input [15:0]phy_charisk;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxnotintable [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxnotintable [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxnotintable [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxnotintable [3:0] [15:12]" *) input [15:0]phy_notintable;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxdisperr [3:0] [3:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxdisperr [3:0] [7:4], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxdisperr [3:0] [11:8], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxdisperr [3:0] [15:12]" *) input [15:0]phy_disperr;
  (* X_INTERFACE_INFO = "xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy0 rxblock_sync [0:0] [0:0], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy1 rxblock_sync [0:0] [1:1], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy2 rxblock_sync [0:0] [2:2], xilinx.com:display_jesd204:jesd204_rx_bus:1.0 rx_phy3 rxblock_sync [0:0] [3:3]" *) input [3:0]phy_block_sync;
  input sysref;
  output lmfc_edge;
  output lmfc_clk;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_event:1.0 rx_event sysref_alignment_error" *) output device_event_sysref_alignment_error;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_event:1.0 rx_event sysref_edge" *) output device_event_sysref_edge;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_event:1.0 rx_event frame_alignment_error" *) output event_frame_alignment_error;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_event:1.0 rx_event unexpected_lane_state_error" *) output event_unexpected_lane_state_error;
  output [0:0]sync;
  output phy_en_char_align;
  output [127:0]rx_data;
  output rx_valid;
  output [3:0]rx_eof;
  output [3:0]rx_sof;
  output [3:0]rx_eomf;
  output [3:0]rx_somf;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg lanes_disable" *) input [3:0]cfg_lanes_disable;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg links_disable" *) input [0:0]cfg_links_disable;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg octets_per_multiframe" *) input [9:0]cfg_octets_per_multiframe;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg octets_per_frame" *) input [7:0]cfg_octets_per_frame;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg disable_scrambler" *) input cfg_disable_scrambler;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg disable_char_replacement" *) input cfg_disable_char_replacement;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg frame_align_err_threshold" *) input [7:0]cfg_frame_align_err_threshold;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_octets_per_multiframe" *) input [9:0]device_cfg_octets_per_multiframe;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_octets_per_frame" *) input [7:0]device_cfg_octets_per_frame;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_beats_per_multiframe" *) input [7:0]device_cfg_beats_per_multiframe;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_lmfc_offset" *) input [7:0]device_cfg_lmfc_offset;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_sysref_oneshot" *) input device_cfg_sysref_oneshot;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_sysref_disable" *) input device_cfg_sysref_disable;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_buffer_early_release" *) input device_cfg_buffer_early_release;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg device_buffer_delay" *) input [7:0]device_cfg_buffer_delay;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg err_statistics_reset" *) input ctrl_err_statistics_reset;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_cfg:1.0 rx_cfg err_statistics_mask" *) input [6:0]ctrl_err_statistics_mask;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status err_statistics_cnt" *) output [127:0]status_err_statistics_cnt;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config valid" *) output [3:0]ilas_config_valid;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config addr" *) output [7:0]ilas_config_addr;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_ilas_config:1.0 rx_ilas_config data" *) output [127:0]ilas_config_data;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status ctrl_state" *) output [1:0]status_ctrl_state;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_cgs_state" *) output [7:0]status_lane_cgs_state;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_ifs_ready" *) output [3:0]status_lane_ifs_ready;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_latency" *) output [55:0]status_lane_latency;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_emb_state" *) output [11:0]status_lane_emb_state;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status lane_frame_align_err_cnt" *) output [31:0]status_lane_frame_align_err_cnt;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params0" *) output [31:0]status_synth_params0;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params1" *) output [31:0]status_synth_params1;
  (* X_INTERFACE_INFO = "analog.com:interface:jesd204_rx_status:1.0 rx_status synth_params2" *) output [31:0]status_synth_params2;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_disable_scrambler;
  wire [7:0]cfg_frame_align_err_threshold;
  wire [3:0]cfg_lanes_disable;
  wire [0:0]cfg_links_disable;
  wire [7:0]cfg_octets_per_frame;
  wire [9:0]cfg_octets_per_multiframe;
  wire clk;
  wire [6:0]ctrl_err_statistics_mask;
  wire ctrl_err_statistics_reset;
  wire [7:0]device_cfg_buffer_delay;
  wire device_cfg_buffer_early_release;
  wire [7:0]device_cfg_lmfc_offset;
  wire [7:0]device_cfg_octets_per_frame;
  wire [9:0]device_cfg_octets_per_multiframe;
  wire device_cfg_sysref_disable;
  wire device_cfg_sysref_oneshot;
  wire device_clk;
  wire device_event_sysref_alignment_error;
  wire device_event_sysref_edge;
  wire device_reset;
  wire event_frame_alignment_error;
  wire event_unexpected_lane_state_error;
  wire [7:0]ilas_config_addr;
  wire [127:0]ilas_config_data;
  wire [3:0]ilas_config_valid;
  wire lmfc_clk;
  wire lmfc_edge;
  wire [15:0]phy_charisk;
  wire [127:0]phy_data;
  wire [15:0]phy_disperr;
  wire phy_en_char_align;
  wire [15:0]phy_notintable;
  wire reset;
  wire [127:0]rx_data;
  wire [3:0]rx_eof;
  wire [3:3]\^rx_eomf ;
  wire [3:0]rx_sof;
  wire [0:0]\^rx_somf ;
  wire rx_valid;
  wire [1:0]status_ctrl_state;
  wire [127:0]status_err_statistics_cnt;
  wire [7:0]status_lane_cgs_state;
  wire [31:0]status_lane_frame_align_err_cnt;
  wire [3:0]status_lane_ifs_ready;
  wire [55:0]status_lane_latency;
  wire [0:0]sync;
  wire sysref;
  wire [2:0]NLW_inst_rx_eomf_UNCONNECTED;
  wire [3:1]NLW_inst_rx_somf_UNCONNECTED;
  wire [11:0]NLW_inst_status_lane_emb_state_UNCONNECTED;
  wire [31:0]NLW_inst_status_synth_params0_UNCONNECTED;
  wire [31:0]NLW_inst_status_synth_params1_UNCONNECTED;
  wire [31:0]NLW_inst_status_synth_params2_UNCONNECTED;

  assign rx_eomf[3] = \^rx_eomf [3];
  assign rx_eomf[2] = \<const0> ;
  assign rx_eomf[1] = \<const0> ;
  assign rx_eomf[0] = \<const0> ;
  assign rx_somf[3] = \<const0> ;
  assign rx_somf[2] = \<const0> ;
  assign rx_somf[1] = \<const0> ;
  assign rx_somf[0] = \^rx_somf [0];
  assign status_lane_emb_state[11] = \<const0> ;
  assign status_lane_emb_state[10] = \<const0> ;
  assign status_lane_emb_state[9] = \<const0> ;
  assign status_lane_emb_state[8] = \<const0> ;
  assign status_lane_emb_state[7] = \<const0> ;
  assign status_lane_emb_state[6] = \<const0> ;
  assign status_lane_emb_state[5] = \<const0> ;
  assign status_lane_emb_state[4] = \<const0> ;
  assign status_lane_emb_state[3] = \<const0> ;
  assign status_lane_emb_state[2] = \<const0> ;
  assign status_lane_emb_state[1] = \<const0> ;
  assign status_lane_emb_state[0] = \<const0> ;
  assign status_synth_params0[31] = \<const0> ;
  assign status_synth_params0[30] = \<const0> ;
  assign status_synth_params0[29] = \<const0> ;
  assign status_synth_params0[28] = \<const0> ;
  assign status_synth_params0[27] = \<const0> ;
  assign status_synth_params0[26] = \<const0> ;
  assign status_synth_params0[25] = \<const0> ;
  assign status_synth_params0[24] = \<const0> ;
  assign status_synth_params0[23] = \<const0> ;
  assign status_synth_params0[22] = \<const0> ;
  assign status_synth_params0[21] = \<const0> ;
  assign status_synth_params0[20] = \<const0> ;
  assign status_synth_params0[19] = \<const0> ;
  assign status_synth_params0[18] = \<const0> ;
  assign status_synth_params0[17] = \<const0> ;
  assign status_synth_params0[16] = \<const0> ;
  assign status_synth_params0[15] = \<const0> ;
  assign status_synth_params0[14] = \<const0> ;
  assign status_synth_params0[13] = \<const0> ;
  assign status_synth_params0[12] = \<const0> ;
  assign status_synth_params0[11] = \<const0> ;
  assign status_synth_params0[10] = \<const0> ;
  assign status_synth_params0[9] = \<const0> ;
  assign status_synth_params0[8] = \<const0> ;
  assign status_synth_params0[7] = \<const0> ;
  assign status_synth_params0[6] = \<const0> ;
  assign status_synth_params0[5] = \<const0> ;
  assign status_synth_params0[4] = \<const0> ;
  assign status_synth_params0[3] = \<const0> ;
  assign status_synth_params0[2] = \<const1> ;
  assign status_synth_params0[1] = \<const0> ;
  assign status_synth_params0[0] = \<const0> ;
  assign status_synth_params1[31] = \<const0> ;
  assign status_synth_params1[30] = \<const0> ;
  assign status_synth_params1[29] = \<const0> ;
  assign status_synth_params1[28] = \<const0> ;
  assign status_synth_params1[27] = \<const0> ;
  assign status_synth_params1[26] = \<const0> ;
  assign status_synth_params1[25] = \<const0> ;
  assign status_synth_params1[24] = \<const0> ;
  assign status_synth_params1[23] = \<const0> ;
  assign status_synth_params1[22] = \<const0> ;
  assign status_synth_params1[21] = \<const0> ;
  assign status_synth_params1[20] = \<const0> ;
  assign status_synth_params1[19] = \<const0> ;
  assign status_synth_params1[18] = \<const0> ;
  assign status_synth_params1[17] = \<const0> ;
  assign status_synth_params1[16] = \<const0> ;
  assign status_synth_params1[15] = \<const0> ;
  assign status_synth_params1[14] = \<const0> ;
  assign status_synth_params1[13] = \<const0> ;
  assign status_synth_params1[12] = \<const0> ;
  assign status_synth_params1[11] = \<const0> ;
  assign status_synth_params1[10] = \<const1> ;
  assign status_synth_params1[9] = \<const0> ;
  assign status_synth_params1[8] = \<const0> ;
  assign status_synth_params1[7] = \<const0> ;
  assign status_synth_params1[6] = \<const0> ;
  assign status_synth_params1[5] = \<const0> ;
  assign status_synth_params1[4] = \<const0> ;
  assign status_synth_params1[3] = \<const0> ;
  assign status_synth_params1[2] = \<const0> ;
  assign status_synth_params1[1] = \<const1> ;
  assign status_synth_params1[0] = \<const0> ;
  assign status_synth_params2[31] = \<const0> ;
  assign status_synth_params2[30] = \<const0> ;
  assign status_synth_params2[29] = \<const0> ;
  assign status_synth_params2[28] = \<const0> ;
  assign status_synth_params2[27] = \<const0> ;
  assign status_synth_params2[26] = \<const0> ;
  assign status_synth_params2[25] = \<const0> ;
  assign status_synth_params2[24] = \<const0> ;
  assign status_synth_params2[23] = \<const0> ;
  assign status_synth_params2[22] = \<const0> ;
  assign status_synth_params2[21] = \<const0> ;
  assign status_synth_params2[20] = \<const0> ;
  assign status_synth_params2[19] = \<const0> ;
  assign status_synth_params2[18] = \<const0> ;
  assign status_synth_params2[17] = \<const0> ;
  assign status_synth_params2[16] = \<const1> ;
  assign status_synth_params2[15] = \<const0> ;
  assign status_synth_params2[14] = \<const0> ;
  assign status_synth_params2[13] = \<const0> ;
  assign status_synth_params2[12] = \<const0> ;
  assign status_synth_params2[11] = \<const0> ;
  assign status_synth_params2[10] = \<const0> ;
  assign status_synth_params2[9] = \<const0> ;
  assign status_synth_params2[8] = \<const1> ;
  assign status_synth_params2[7] = \<const0> ;
  assign status_synth_params2[6] = \<const0> ;
  assign status_synth_params2[5] = \<const0> ;
  assign status_synth_params2[4] = \<const0> ;
  assign status_synth_params2[3] = \<const0> ;
  assign status_synth_params2[2] = \<const0> ;
  assign status_synth_params2[1] = \<const0> ;
  assign status_synth_params2[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* ALIGN_MUX_REGISTERED = "1" *) 
  (* ASYNC_CLK = "0" *) 
  (* CHAR_INFO_REGISTERED = "0" *) 
  (* CW = "16" *) 
  (* DATA_PATH_WIDTH = "4" *) 
  (* DPW_LOG2 = "2" *) 
  (* DW = "128" *) 
  (* ELASTIC_BUFFER_SIZE = "256" *) 
  (* ENABLE_CHAR_REPLACE = "0" *) 
  (* ENABLE_FRAME_ALIGN_CHECK = "1" *) 
  (* ENABLE_FRAME_ALIGN_ERR_RESET = "0" *) 
  (* HW = "8" *) 
  (* LINK_MODE = "1" *) 
  (* LMFC_COUNTER_WIDTH = "8" *) 
  (* MAX_BEATS_PER_MULTIFRAME = "256" *) 
  (* MAX_OCTETS_PER_FRAME = "32" *) 
  (* MAX_OCTETS_PER_MULTIFRAME = "1024" *) 
  (* NUM_INPUT_PIPELINE = "1" *) 
  (* NUM_LANES = "4" *) 
  (* NUM_LINKS = "1" *) 
  (* NUM_OUTPUT_PIPELINE = "1" *) 
  (* ODW = "128" *) 
  (* SCRAMBLER_REGISTERED = "0" *) 
  (* TPL_DATA_PATH_WIDTH = "4" *) 
  system_rx_0_jesd204_rx inst
       (.cfg_disable_char_replacement(1'b0),
        .cfg_disable_scrambler(cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(cfg_frame_align_err_threshold),
        .cfg_lanes_disable(cfg_lanes_disable),
        .cfg_links_disable(cfg_links_disable),
        .cfg_octets_per_frame(cfg_octets_per_frame),
        .cfg_octets_per_multiframe({cfg_octets_per_multiframe[9:2],1'b0,1'b0}),
        .clk(clk),
        .ctrl_err_statistics_mask({1'b0,1'b0,1'b0,1'b0,ctrl_err_statistics_mask[2:0]}),
        .ctrl_err_statistics_reset(ctrl_err_statistics_reset),
        .device_cfg_beats_per_multiframe({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .device_cfg_buffer_delay(device_cfg_buffer_delay),
        .device_cfg_buffer_early_release(device_cfg_buffer_early_release),
        .device_cfg_lmfc_offset(device_cfg_lmfc_offset),
        .device_cfg_octets_per_frame(device_cfg_octets_per_frame),
        .device_cfg_octets_per_multiframe({device_cfg_octets_per_multiframe[9:2],1'b0,1'b0}),
        .device_cfg_sysref_disable(device_cfg_sysref_disable),
        .device_cfg_sysref_oneshot(device_cfg_sysref_oneshot),
        .device_clk(device_clk),
        .device_event_sysref_alignment_error(device_event_sysref_alignment_error),
        .device_event_sysref_edge(device_event_sysref_edge),
        .device_reset(device_reset),
        .event_frame_alignment_error(event_frame_alignment_error),
        .event_unexpected_lane_state_error(event_unexpected_lane_state_error),
        .ilas_config_addr(ilas_config_addr),
        .ilas_config_data(ilas_config_data),
        .ilas_config_valid(ilas_config_valid),
        .lmfc_clk(lmfc_clk),
        .lmfc_edge(lmfc_edge),
        .phy_block_sync({1'b0,1'b0,1'b0,1'b0}),
        .phy_charisk(phy_charisk),
        .phy_data(phy_data),
        .phy_disperr(phy_disperr),
        .phy_en_char_align(phy_en_char_align),
        .phy_header({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .phy_notintable(phy_notintable),
        .reset(reset),
        .rx_data(rx_data),
        .rx_eof(rx_eof),
        .rx_eomf({\^rx_eomf ,NLW_inst_rx_eomf_UNCONNECTED[2:0]}),
        .rx_sof(rx_sof),
        .rx_somf({NLW_inst_rx_somf_UNCONNECTED[3:1],\^rx_somf }),
        .rx_valid(rx_valid),
        .status_ctrl_state(status_ctrl_state),
        .status_err_statistics_cnt(status_err_statistics_cnt),
        .status_lane_cgs_state(status_lane_cgs_state),
        .status_lane_emb_state(NLW_inst_status_lane_emb_state_UNCONNECTED[11:0]),
        .status_lane_frame_align_err_cnt(status_lane_frame_align_err_cnt),
        .status_lane_ifs_ready(status_lane_ifs_ready),
        .status_lane_latency(status_lane_latency),
        .status_synth_params0(NLW_inst_status_synth_params0_UNCONNECTED[31:0]),
        .status_synth_params1(NLW_inst_status_synth_params1_UNCONNECTED[31:0]),
        .status_synth_params2(NLW_inst_status_synth_params2_UNCONNECTED[31:0]),
        .sync(sync),
        .sysref(sysref));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
