<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;CkEBRn47eCl7ImA9WhdXGE8.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/2221/comments/full/7</ns0:id><ns0:author>
			<ns0:name>kschi...@google.com</ns0:name><ns0:uri>/u/108470876877739532758/</ns0:uri></ns0:author><ns0:content type="html">We only accept memory accesses through segment registers for instruction sequences
of the form:

    mov %edi, %edi           ; zero out top half of rdi
    lea %rdi, (%r15, %edi, 1); calculate address, put in rdi
    stos %eax                ; implicity uses %es:(%rdi)

This matches what we do for pseudo-instructions. Sample test cases can be found in:

native_client/src/trusted/validator_x86/testdata/64/strings.dis
native_client/src/trusted/validator_x86/testdata/64/strings.rval

</ns0:content><ns0:updated>2011-08-31T19:57:37.000Z</ns0:updated><ns0:published>2011-08-31T19:57:37.000Z</ns0:published><ns2:updates /><ns0:title>Comment 7 by kschi...@google.com</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=2221#c7" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/2221/comments/full/7" rel="self" type="application/atom+xml" /></ns0:entry>