Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1b01a8c1629748a194891a8c9146095c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ProcessorTB_func_impl xil_defaultlib.ProcessorTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <MemoryController> not found while processing module instance <mmc> [C:/Users/abole/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
