// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_CQContext_table_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        qpif2CQC_upd_dout,
        qpif2CQC_upd_num_data_valid,
        qpif2CQC_upd_fifo_cap,
        qpif2CQC_upd_empty_n,
        qpif2CQC_upd_read,
        cqe2CQC_req_dout,
        cqe2CQC_req_num_data_valid,
        cqe2CQC_req_fifo_cap,
        cqe2CQC_req_empty_n,
        cqe2CQC_req_read,
        cqe2CQC_upd_dout,
        cqe2CQC_upd_num_data_valid,
        cqe2CQC_upd_fifo_cap,
        cqe2CQC_upd_empty_n,
        cqe2CQC_upd_read,
        CQC2cqe_rsp_din,
        CQC2cqe_rsp_num_data_valid,
        CQC2cqe_rsp_fifo_cap,
        CQC2cqe_rsp_full_n,
        CQC2cqe_rsp_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [191:0] qpif2CQC_upd_dout;
input  [1:0] qpif2CQC_upd_num_data_valid;
input  [1:0] qpif2CQC_upd_fifo_cap;
input   qpif2CQC_upd_empty_n;
output   qpif2CQC_upd_read;
input  [15:0] cqe2CQC_req_dout;
input  [1:0] cqe2CQC_req_num_data_valid;
input  [1:0] cqe2CQC_req_fifo_cap;
input   cqe2CQC_req_empty_n;
output   cqe2CQC_req_read;
input  [191:0] cqe2CQC_upd_dout;
input  [1:0] cqe2CQC_upd_num_data_valid;
input  [1:0] cqe2CQC_upd_fifo_cap;
input   cqe2CQC_upd_empty_n;
output   cqe2CQC_upd_read;
output  [191:0] CQC2cqe_rsp_din;
input  [1:0] CQC2cqe_rsp_num_data_valid;
input  [1:0] CQC2cqe_rsp_fifo_cap;
input   CQC2cqe_rsp_full_n;
output   CQC2cqe_rsp_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg qpif2CQC_upd_read;
reg cqe2CQC_req_read;
reg cqe2CQC_upd_read;
reg CQC2cqe_rsp_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_88_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_484;
wire   [0:0] tmp_i_2645_nbreadreq_fu_102_p3;
reg    ap_predicate_op44_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_484_pp0_iter1_reg;
reg   [0:0] tmp_i_2645_reg_522;
wire   [0:0] tmp_388_i_nbreadreq_fu_116_p3;
reg    ap_predicate_op50_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_484_pp0_iter2_reg;
reg   [0:0] tmp_i_2645_reg_522_pp0_iter2_reg;
reg    ap_predicate_op98_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [8:0] CQC_table_cq_id_V_address0;
reg    CQC_table_cq_id_V_ce0;
wire   [9:0] CQC_table_cq_id_V_q0;
wire   [8:0] CQC_table_cq_id_V_address1;
reg    CQC_table_cq_id_V_ce1;
reg    CQC_table_cq_id_V_we1;
reg   [8:0] CQC_table_cq_addr_V_address1;
reg    CQC_table_cq_addr_V_ce1;
reg    CQC_table_cq_addr_V_we1;
reg   [63:0] CQC_table_cq_addr_V_d1;
wire   [63:0] CQC_table_cq_addr_V_q1;
reg   [8:0] CQC_table_cq_depth_V_address1;
reg    CQC_table_cq_depth_V_ce1;
reg    CQC_table_cq_depth_V_we1;
reg   [9:0] CQC_table_cq_depth_V_d1;
wire   [9:0] CQC_table_cq_depth_V_q1;
reg   [8:0] CQC_table_cqe_size_V_address1;
reg    CQC_table_cqe_size_V_ce1;
reg    CQC_table_cqe_size_V_we1;
reg   [7:0] CQC_table_cqe_size_V_d1;
wire   [7:0] CQC_table_cqe_size_V_q1;
reg   [8:0] CQC_table_cqe_idx_V_address1;
reg    CQC_table_cqe_idx_V_ce1;
reg    CQC_table_cqe_idx_V_we1;
reg   [9:0] CQC_table_cqe_idx_V_d1;
wire   [9:0] CQC_table_cqe_idx_V_q1;
reg   [8:0] CQC_table_valid_address1;
reg    CQC_table_valid_ce1;
reg    CQC_table_valid_we1;
reg   [0:0] CQC_table_valid_d1;
wire   [0:0] CQC_table_valid_q1;
reg    qpif2CQC_upd_blk_n;
wire    ap_block_pp0_stage0;
reg    cqe2CQC_req_blk_n;
reg    CQC2cqe_rsp_blk_n;
reg    cqe2CQC_upd_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] CQCUpd_cq_addr_V_reg_488;
reg   [63:0] CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg;
reg   [9:0] CQCUpd_cq_depth_V_reg_493;
reg   [9:0] CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg;
reg   [7:0] CQCUpd_cqe_size_V_reg_498;
reg   [7:0] CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg;
reg   [9:0] CQCUpd_cqe_idx_V_reg_503;
reg   [9:0] CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg;
reg   [0:0] CQCUpd_valid_reg_508;
reg   [0:0] CQCUpd_valid_reg_508_pp0_iter1_reg;
wire   [63:0] zext_ln541_fu_380_p1;
reg   [63:0] zext_ln541_reg_513;
reg   [63:0] zext_ln541_reg_513_pp0_iter1_reg;
wire   [63:0] zext_ln541_16_fu_385_p1;
reg   [63:0] zext_ln541_16_reg_526;
reg   [9:0] CQC_table_cq_id_V_load_reg_568;
wire   [63:0] zext_ln541_17_fu_447_p1;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] CQCUpd_cq_id_V_fu_327_p1;
wire   [8:0] CQCUpd_cq_id_V_1_fu_390_p1;
wire   [176:0] tmp_501_i_fu_456_p11;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_87;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_CQContext_table_0_s_CQC_table_cq_id_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_cq_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CQC_table_cq_id_V_address0),
    .ce0(CQC_table_cq_id_V_ce0),
    .q0(CQC_table_cq_id_V_q0),
    .address1(CQC_table_cq_id_V_address1),
    .ce1(CQC_table_cq_id_V_ce1),
    .we1(CQC_table_cq_id_V_we1),
    .d1(CQCUpd_cq_id_V_fu_327_p1)
);

rocev2_top_CQContext_table_0_s_CQC_table_cq_addr_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_cq_addr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(CQC_table_cq_addr_V_address1),
    .ce1(CQC_table_cq_addr_V_ce1),
    .we1(CQC_table_cq_addr_V_we1),
    .d1(CQC_table_cq_addr_V_d1),
    .q1(CQC_table_cq_addr_V_q1)
);

rocev2_top_CQContext_table_0_s_CQC_table_cq_depth_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_cq_depth_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(CQC_table_cq_depth_V_address1),
    .ce1(CQC_table_cq_depth_V_ce1),
    .we1(CQC_table_cq_depth_V_we1),
    .d1(CQC_table_cq_depth_V_d1),
    .q1(CQC_table_cq_depth_V_q1)
);

rocev2_top_CQContext_table_0_s_CQC_table_cqe_size_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_cqe_size_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(CQC_table_cqe_size_V_address1),
    .ce1(CQC_table_cqe_size_V_ce1),
    .we1(CQC_table_cqe_size_V_we1),
    .d1(CQC_table_cqe_size_V_d1),
    .q1(CQC_table_cqe_size_V_q1)
);

rocev2_top_CQContext_table_0_s_CQC_table_cq_depth_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_cqe_idx_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(CQC_table_cqe_idx_V_address1),
    .ce1(CQC_table_cqe_idx_V_ce1),
    .we1(CQC_table_cqe_idx_V_we1),
    .d1(CQC_table_cqe_idx_V_d1),
    .q1(CQC_table_cqe_idx_V_q1)
);

rocev2_top_CQContext_table_0_s_CQC_table_valid_RAM_2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
CQC_table_valid_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(CQC_table_valid_address1),
    .ce1(CQC_table_valid_ce1),
    .we1(CQC_table_valid_we1),
    .d1(CQC_table_valid_d1),
    .q1(CQC_table_valid_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQCUpd_cq_addr_V_reg_488 <= {{qpif2CQC_upd_dout[127:64]}};
        CQCUpd_cq_depth_V_reg_493 <= {{qpif2CQC_upd_dout[137:128]}};
        CQCUpd_cqe_idx_V_reg_503 <= {{qpif2CQC_upd_dout[169:160]}};
        CQCUpd_cqe_size_V_reg_498 <= {{qpif2CQC_upd_dout[151:144]}};
        CQCUpd_valid_reg_508 <= qpif2CQC_upd_dout[192'd176];
        zext_ln541_reg_513[9 : 0] <= zext_ln541_fu_380_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg <= CQCUpd_cq_addr_V_reg_488;
        CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg <= CQCUpd_cq_depth_V_reg_493;
        CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg <= CQCUpd_cqe_idx_V_reg_503;
        CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg <= CQCUpd_cqe_size_V_reg_498;
        CQCUpd_valid_reg_508_pp0_iter1_reg <= CQCUpd_valid_reg_508;
        tmp_i_reg_484 <= tmp_i_nbreadreq_fu_88_p3;
        tmp_i_reg_484_pp0_iter1_reg <= tmp_i_reg_484;
        zext_ln541_reg_513_pp0_iter1_reg[9 : 0] <= zext_ln541_reg_513[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQC_table_cq_id_V_load_reg_568 <= CQC_table_cq_id_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_2645_reg_522 <= tmp_i_2645_nbreadreq_fu_102_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_2645_reg_522_pp0_iter2_reg <= tmp_i_2645_reg_522;
        tmp_i_reg_484_pp0_iter2_reg <= tmp_i_reg_484_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2645_nbreadreq_fu_102_p3 == 1'd1) & (tmp_i_reg_484 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln541_16_reg_526[15 : 0] <= zext_ln541_16_fu_385_p1[15 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op98_write_state4 == 1'b1))) begin
        CQC2cqe_rsp_blk_n = CQC2cqe_rsp_full_n;
    end else begin
        CQC2cqe_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op98_write_state4 == 1'b1))) begin
        CQC2cqe_rsp_write = 1'b1;
    end else begin
        CQC2cqe_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cq_addr_V_address1 = zext_ln541_reg_513_pp0_iter1_reg;
        end else if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0))) begin
            CQC_table_cq_addr_V_address1 = zext_ln541_16_reg_526;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cq_addr_V_address1 = zext_ln541_17_fu_447_p1;
        end else begin
            CQC_table_cq_addr_V_address1 = 'bx;
        end
    end else begin
        CQC_table_cq_addr_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cq_addr_V_ce1 = 1'b1;
    end else begin
        CQC_table_cq_addr_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cq_addr_V_d1 = CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cq_addr_V_d1 = {{cqe2CQC_upd_dout[127:64]}};
        end else begin
            CQC_table_cq_addr_V_d1 = 'bx;
        end
    end else begin
        CQC_table_cq_addr_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cq_addr_V_we1 = 1'b1;
    end else begin
        CQC_table_cq_addr_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cq_depth_V_address1 = zext_ln541_reg_513_pp0_iter1_reg;
        end else if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0))) begin
            CQC_table_cq_depth_V_address1 = zext_ln541_16_reg_526;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cq_depth_V_address1 = zext_ln541_17_fu_447_p1;
        end else begin
            CQC_table_cq_depth_V_address1 = 'bx;
        end
    end else begin
        CQC_table_cq_depth_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cq_depth_V_ce1 = 1'b1;
    end else begin
        CQC_table_cq_depth_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cq_depth_V_d1 = CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cq_depth_V_d1 = {{cqe2CQC_upd_dout[137:128]}};
        end else begin
            CQC_table_cq_depth_V_d1 = 'bx;
        end
    end else begin
        CQC_table_cq_depth_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cq_depth_V_we1 = 1'b1;
    end else begin
        CQC_table_cq_depth_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQC_table_cq_id_V_ce0 = 1'b1;
    end else begin
        CQC_table_cq_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQC_table_cq_id_V_ce1 = 1'b1;
    end else begin
        CQC_table_cq_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        CQC_table_cq_id_V_we1 = 1'b1;
    end else begin
        CQC_table_cq_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cqe_idx_V_address1 = zext_ln541_reg_513_pp0_iter1_reg;
        end else if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0))) begin
            CQC_table_cqe_idx_V_address1 = zext_ln541_16_reg_526;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cqe_idx_V_address1 = zext_ln541_17_fu_447_p1;
        end else begin
            CQC_table_cqe_idx_V_address1 = 'bx;
        end
    end else begin
        CQC_table_cqe_idx_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cqe_idx_V_ce1 = 1'b1;
    end else begin
        CQC_table_cqe_idx_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cqe_idx_V_d1 = CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cqe_idx_V_d1 = {{cqe2CQC_upd_dout[169:160]}};
        end else begin
            CQC_table_cqe_idx_V_d1 = 'bx;
        end
    end else begin
        CQC_table_cqe_idx_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cqe_idx_V_we1 = 1'b1;
    end else begin
        CQC_table_cqe_idx_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cqe_size_V_address1 = zext_ln541_reg_513_pp0_iter1_reg;
        end else if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0))) begin
            CQC_table_cqe_size_V_address1 = zext_ln541_16_reg_526;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cqe_size_V_address1 = zext_ln541_17_fu_447_p1;
        end else begin
            CQC_table_cqe_size_V_address1 = 'bx;
        end
    end else begin
        CQC_table_cqe_size_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cqe_size_V_ce1 = 1'b1;
    end else begin
        CQC_table_cqe_size_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_cqe_size_V_d1 = CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_cqe_size_V_d1 = {{cqe2CQC_upd_dout[151:144]}};
        end else begin
            CQC_table_cqe_size_V_d1 = 'bx;
        end
    end else begin
        CQC_table_cqe_size_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_cqe_size_V_we1 = 1'b1;
    end else begin
        CQC_table_cqe_size_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_valid_address1 = zext_ln541_reg_513_pp0_iter1_reg;
        end else if (((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0))) begin
            CQC_table_valid_address1 = zext_ln541_16_reg_526;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_valid_address1 = zext_ln541_17_fu_447_p1;
        end else begin
            CQC_table_valid_address1 = 'bx;
        end
    end else begin
        CQC_table_valid_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2645_reg_522 == 1'd1) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_valid_ce1 = 1'b1;
    end else begin
        CQC_table_valid_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_484_pp0_iter1_reg == 1'd1)) begin
            CQC_table_valid_d1 = CQCUpd_valid_reg_508_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            CQC_table_valid_d1 = cqe2CQC_upd_dout[192'd176];
        end else begin
            CQC_table_valid_d1 = 'bx;
        end
    end else begin
        CQC_table_valid_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_484_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        CQC_table_valid_we1 = 1'b1;
    end else begin
        CQC_table_valid_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        cqe2CQC_req_blk_n = cqe2CQC_req_empty_n;
    end else begin
        cqe2CQC_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cqe2CQC_req_read = 1'b1;
    end else begin
        cqe2CQC_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op50_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cqe2CQC_upd_blk_n = cqe2CQC_upd_empty_n;
    end else begin
        cqe2CQC_upd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op50_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cqe2CQC_upd_read = 1'b1;
    end else begin
        cqe2CQC_upd_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        qpif2CQC_upd_blk_n = qpif2CQC_upd_empty_n;
    end else begin
        qpif2CQC_upd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qpif2CQC_upd_read = 1'b1;
    end else begin
        qpif2CQC_upd_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CQC2cqe_rsp_din = tmp_501_i_fu_456_p11;

assign CQCUpd_cq_id_V_1_fu_390_p1 = cqe2CQC_upd_dout[8:0];

assign CQCUpd_cq_id_V_fu_327_p1 = qpif2CQC_upd_dout[9:0];

assign CQC_table_cq_id_V_address0 = zext_ln541_16_fu_385_p1;

assign CQC_table_cq_id_V_address1 = zext_ln541_fu_380_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (cqe2CQC_upd_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (cqe2CQC_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (qpif2CQC_upd_empty_n == 1'b0)))) | ((1'b0 == CQC2cqe_rsp_full_n) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op98_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (cqe2CQC_upd_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (cqe2CQC_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (qpif2CQC_upd_empty_n == 1'b0)))) | ((1'b0 == CQC2cqe_rsp_full_n) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op98_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (cqe2CQC_upd_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (cqe2CQC_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (qpif2CQC_upd_empty_n == 1'b0)))) | ((1'b0 == CQC2cqe_rsp_full_n) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op98_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (qpif2CQC_upd_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op44_read_state2 == 1'b1) & (cqe2CQC_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op50_read_state3 == 1'b1) & (cqe2CQC_upd_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b0 == CQC2cqe_rsp_full_n) & (ap_predicate_op98_write_state4 == 1'b1));
end

always @ (*) begin
    ap_condition_87 = ((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op44_read_state2 = ((tmp_i_2645_nbreadreq_fu_102_p3 == 1'd1) & (tmp_i_reg_484 == 1'd0));
end

always @ (*) begin
    ap_predicate_op50_read_state3 = ((tmp_388_i_nbreadreq_fu_116_p3 == 1'd1) & (tmp_i_2645_reg_522 == 1'd0) & (tmp_i_reg_484_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_write_state4 = ((tmp_i_2645_reg_522_pp0_iter2_reg == 1'd1) & (tmp_i_reg_484_pp0_iter2_reg == 1'd0));
end

assign tmp_388_i_nbreadreq_fu_116_p3 = cqe2CQC_upd_empty_n;

assign tmp_501_i_fu_456_p11 = {{{{{{{{{{CQC_table_valid_q1}, {6'd0}}, {CQC_table_cqe_idx_V_q1}}, {8'd0}}, {CQC_table_cqe_size_V_q1}}, {6'd0}}, {CQC_table_cq_depth_V_q1}}, {CQC_table_cq_addr_V_q1}}, {54'd0}}, {CQC_table_cq_id_V_load_reg_568}};

assign tmp_i_2645_nbreadreq_fu_102_p3 = cqe2CQC_req_empty_n;

assign tmp_i_nbreadreq_fu_88_p3 = qpif2CQC_upd_empty_n;

assign zext_ln541_16_fu_385_p1 = cqe2CQC_req_dout;

assign zext_ln541_17_fu_447_p1 = CQCUpd_cq_id_V_1_fu_390_p1;

assign zext_ln541_fu_380_p1 = CQCUpd_cq_id_V_fu_327_p1;

always @ (posedge ap_clk) begin
    zext_ln541_reg_513[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_513_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln541_16_reg_526[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //rocev2_top_CQContext_table_0_s
