// Seed: 2309203678
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input wor id_8,
    output tri1 id_9
);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0
    , id_9, id_10,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    inout wire id_5,
    output wand id_6,
    output wire id_7
);
  logic id_11;
  ;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_0,
      id_1,
      id_7,
      id_5,
      id_2,
      id_5
  );
endmodule
