$date
	Wed Mar 21 11:34:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ i $end
$var reg 2 % jk [1:0] $end
$scope module t $end
$var wire 1 # clk $end
$var wire 2 & jk [1:0] $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
1!
$end
#5
1$
1#
#10
0$
0#
b1 %
b1 &
#15
1$
1#
#20
0$
0#
b10 %
b10 &
#25
0!
1"
1$
1#
#30
0$
0#
b11 %
b11 &
#35
1!
0"
1$
1#
#40
0$
0#
