#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Mon Feb  3 22:28:25 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_test_sd\Sigma_Delta_test_sd.vhd":17:7:17:25|Top entity is set to Sigma_Delta_test_sd.
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Power_On_Reset_Delay.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\timer.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\FCCC_C1\FCCC_C1.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_system\Sigma_Delta_system.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_test_sd\Sigma_Delta_test_sd.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_system\Sigma_Delta_system.vhd changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_test_sd\Sigma_Delta_test_sd.vhd":17:7:17:25|Synthesizing work.sigma_delta_test_sd.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":790:10:790:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_system\Sigma_Delta_system.vhd":17:7:17:24|Synthesizing work.sigma_delta_system.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":492:10:492:19|Synthesizing smartfusion2.inbuf_diff.syn_black_box.
Post processing for smartfusion2.inbuf_diff.syn_black_box
Running optimization stage 1 on INBUF_DIFF .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd":24:7:24:26|Synthesizing work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\timer.vhd":6:7:6:11|Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
Post processing for work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc
Running optimization stage 1 on Sigma_Delta_LVDS_ADC .......
@A: CL282 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd":111:8:111:9|Feedback mux created for signal sample_CLK_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd":24:7:24:22|Synthesizing work.averaging_filter.architecture_averaging_filter.
@N: CD233 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd":43:16:43:17|Using sequential encoding for type states.
Post processing for work.averaging_filter.architecture_averaging_filter
Running optimization stage 1 on Averaging_Filter .......
Post processing for work.sigma_delta_system.rtl
Running optimization stage 1 on Sigma_Delta_system .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Power_On_Reset_Delay.vhd":24:7:24:26|Synthesizing work.power_on_reset_delay.architecture_power_on_reset_delay.
Post processing for work.power_on_reset_delay.architecture_power_on_reset_delay
Running optimization stage 1 on Power_On_Reset_Delay .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":24:7:24:22|Synthesizing work.pixelbar_creator.architecture_pixelbar_creator.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":66:11:66:19|Signal paddr_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":67:11:67:18|Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":68:11:68:21|Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":69:11:69:20|Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":70:11:70:20|Signal pwdata_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":71:11:71:20|Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":73:11:73:21|Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pixelbar_creator.architecture_pixelbar_creator
Running optimization stage 1 on Pixelbar_Creator .......
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Pixelbar_Creator.vhd":50:1:50:3|Signal INT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1.vhd":17:7:17:12|Synthesizing work.osc_c1.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c1_osc_c1_0_osc.def_arch.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c1_osc_c1_0_osc.def_arch
Running optimization stage 1 on OSC_C1_OSC_C1_0_OSC .......
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Post processing for work.osc_c1.rtl
Running optimization stage 1 on OSC_C1 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\LED_inverter_dimmer.vhd":24:7:24:25|Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\LED_inverter_dimmer.vhd":32:8:32:14|Signal dim_cnt is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.led_inverter_dimmer.architecture_led_inverter_dimmer
Running optimization stage 1 on LED_inverter_dimmer .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\FCCC_C1\FCCC_C1.vhd":17:7:17:13|Synthesizing work.fccc_c1.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\FCCC_C1\FCCC_C1_0\FCCC_C1_FCCC_C1_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c1_fccc_c1_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c1_fccc_c1_0_fccc.def_arch
Running optimization stage 1 on FCCC_C1_FCCC_C1_0_FCCC .......
Post processing for work.fccc_c1.rtl
Running optimization stage 1 on FCCC_C1 .......
Post processing for work.sigma_delta_test_sd.rtl
Running optimization stage 1 on Sigma_Delta_test_sd .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C1_FCCC_C1_0_FCCC .......
Running optimization stage 2 on FCCC_C1 .......
Running optimization stage 2 on LED_inverter_dimmer .......
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C1_OSC_C1_0_OSC .......
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Running optimization stage 2 on OSC_C1 .......
Running optimization stage 2 on Pixelbar_Creator .......
Running optimization stage 2 on Power_On_Reset_Delay .......
Running optimization stage 2 on Averaging_Filter .......
@N: CL135 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd":72:8:72:9|Found sequential shift samples_mem with address depth of 4 words and data bit width of 8.
@N: CL201 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd":72:8:72:9|Trying to extract state machine for register filter_state.
Extracted state machine for register filter_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on timer .......
Running optimization stage 2 on Sigma_Delta_LVDS_ADC .......
Running optimization stage 2 on INBUF_DIFF .......
Running optimization stage 2 on Sigma_Delta_system .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on Sigma_Delta_test_sd .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  3 22:28:25 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  3 22:28:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  3 22:28:26 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Sigma_Delta_test_sd_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  3 22:28:27 2020

###########################################################]
Premap Report

# Mon Feb  3 22:28:27 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_test_sd\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd_scck.rpt 
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|Removing sequential instance timer_indic_sig (in view: work.timer(architecture_timer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd":134:2:134:3|Removing sequential instance Data_out_ready (in view: work.Pixelbar_Creator(architecture_pixelbar_creator)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist Sigma_Delta_test_sd

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     109  
                                                                                                                                  
0 -       timer|timer_clock_out_sig_inferred_clock          100.0 MHz     10.000        inferred     Inferred_clkgroup_1     76   
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                                                           Clock Pin                                                         Non-clock Pin                                                        Non-clock Pin                                                                                          
Clock                                             Load      Pin                                                                                              Seq Example                                                       Seq Example                                                          Comb Example                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                                                                                -                                                                 -                                                                    -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                           
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     109       FCCC_C1_0.FCCC_C1_0.CCC_INST.GL0(CCC)                                                            Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last.C     -                                                                    FCCC_C1_0.FCCC_C1_0.GL0_INST.I(BUFG)                                                                   
                                                                                                                                                                                                                                                                                                                                                                                                           
timer|timer_clock_out_sig_inferred_clock          76        Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig.Q[0](dffre)     Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.analog_FF.C           Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last.D[0]     Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.pulse_accumulator_4[7:0].SEL(mux)
===========================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd":134:2:134:3|Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock which controls 109 sequential elements including Pixelbar_Creator_0.pixel_array_sig[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found inferred clock timer|timer_clock_out_sig_inferred_clock which controls 76 sequential elements including Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pwm_quantized_value[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb  3 22:28:28 2020

###########################################################]
Map & Optimize Report

# Mon Feb  3 22:28:28 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|User-specified initial value defined for instance Power_On_Reset_Delay_0.delay_counter[13:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd":134:2:134:3|User-specified initial value defined for instance Pixelbar_Creator_0.pixel_array_sig[7:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|Found counter in view:work.Power_On_Reset_Delay(architecture_power_on_reset_delay) instance delay_counter[13:0] 
Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance pulse_accumulator[7:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance sample_counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.90ns		  71 /       109
@N: FP130 |Promoting Net Board_LEDs_net_0_i_i on CLKINT  I_70 
@N: FP130 |Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_71 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 109 clock pin(s) of sequential element(s)
0 instances converted, 109 sequential instances remain driven by gated/generated clocks

============================================================================================================================================ Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                      Drive Element Type     Fanout     Sample Instance                                           Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C1_0.FCCC_C1_0.CCC_INST                                                         CCC                    108        Power_On_Reset_Delay_0.delay_counter[13]                  Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig     SLE                    1          Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.analog_FF     No generated or derived clock directive on output of sequential instance                                      
=================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Sigma_Delta_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1_0\fccc_c1_fccc_c1_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C1_0.FCCC_C1_0.GL0_net.
@W: MT420 |Found inferred clock timer|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.sample_CLK.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb  3 22:28:30 2020
#


Top view:               Sigma_Delta_test_sd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_test_sd\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 5.834

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     240.0 MHz     10.000        4.166         5.834     inferred     Inferred_clkgroup_0
timer|timer_clock_out_sig_inferred_clock          100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                         FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  10.000      8.747  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  10.000      5.834  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  timer|timer_clock_out_sig_inferred_clock       |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timer|timer_clock_out_sig_inferred_clock       FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                                 Arrival          
Instance                                                          Reference                                         Type     Pin     Net                                   Time        Slack
                                                                  Clock                                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[0]                     0.108       5.834
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[7]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[7]                     0.108       5.880
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[1]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[1]                     0.108       5.912
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[6]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[6]                     0.108       5.957
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[2]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[2]                     0.108       5.958
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[3]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[3]                     0.108       6.035
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[5]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[5]                     0.108       6.416
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[4]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[4]                     0.108       6.493
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.data_ready_sig        FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       Sigma_Delta_LVDS_ADC_0_Data_Ready     0.108       6.849
Sigma_Delta_system_0.Averaging_Filter_0.filter_state[0]           FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       filter_state[0]                       0.108       6.995
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                      Required          
Instance                                                             Reference                                         Type     Pin     Net                        Time         Slack
                                                                     Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[7]     9.745        5.834
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[6]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[6]     9.745        5.851
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[5]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[5]     9.745        5.867
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[1]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[1]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[2]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[2]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[3]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[3]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[4]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[4]     9.745        5.881
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[0]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[1]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[2]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.834

    Number of logic level(s):                10
    Starting point:                          Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0] / Q
    Ending point:                            Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7] / D
    The start point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0]                                           SLE      Q        Out     0.108     0.108       -         
sample_counter[0]                                                                                       Net      -        -       0.497     -           2         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_4           CFG4     D        In      -         0.605       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_4           CFG4     Y        Out     0.288     0.893       -         
un7_sample_clk_last_5_4                                                                                 Net      -        -       0.248     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5             CFG4     C        In      -         1.141       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5             CFG4     Y        Out     0.210     1.351       -         
un7_sample_clk_last                                                                                     Net      -        -       0.855     -           5         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_RNISL3H     ARI1     B        In      -         2.206       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_RNISL3H     ARI1     Y        Out     0.165     2.371       -         
un7_sample_clk_last_5_RNISL3H_Y                                                                         Net      -        -       0.936     -           7         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIIM012[1]                               ARI1     B        In      -         3.307       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIIM012[1]                               ARI1     FCO      Out     0.201     3.507       -         
pulse_accumulator_cry[1]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHQE03[2]                               ARI1     FCI      In      -         3.507       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHQE03[2]                               ARI1     FCO      Out     0.016     3.524       -         
pulse_accumulator_cry[2]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHVSV3[3]                               ARI1     FCI      In      -         3.524       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHVSV3[3]                               ARI1     FCO      Out     0.016     3.540       -         
pulse_accumulator_cry[3]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNII5BV4[4]                               ARI1     FCI      In      -         3.540       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNII5BV4[4]                               ARI1     FCO      Out     0.016     3.556       -         
pulse_accumulator_cry[4]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIKCPU5[5]                               ARI1     FCI      In      -         3.556       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIKCPU5[5]                               ARI1     FCO      Out     0.016     3.573       -         
pulse_accumulator_cry[5]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNINK7U6[6]                               ARI1     FCI      In      -         3.573       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNINK7U6[6]                               ARI1     FCO      Out     0.016     3.589       -         
pulse_accumulator_cry[6]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNO[7]                                    ARI1     FCI      In      -         3.589       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNO[7]                                    ARI1     S        Out     0.073     3.662       -         
pulse_accumulator_s[7]                                                                                  Net      -        -       0.248     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7]                                        SLE      D        In      -         3.910       -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 4.166 is 1.381(33.1%) logic and 2.785(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_0.FCCC_C1_0.CCC_INST           System        CCC                LOCK       FCCC_C1_0_LOCK                                         0.000       8.747
OSC_C1_0.OSC_C1_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                         Required          
Instance                                                        Reference     Type     Pin                Net                                                    Time         Slack
                                                                Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last     System        SLE      EN                 Board_LEDs_net_0                                       9.662        8.747
FCCC_C1_0.FCCC_C1_0.CCC_INST                                    System        CCC      RCOSC_25_50MHZ     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      0.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.747

    Number of logic level(s):                1
    Starting point:                          FCCC_C1_0.FCCC_C1_0.CCC_INST / LOCK
    Ending point:                            Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
FCCC_C1_0.FCCC_C1_0.CCC_INST                                    CCC      LOCK     Out     0.000     0.000       -         
FCCC_C1_0_LOCK                                                  Net      -        -       0.497     -           2         
Power_On_Reset_Delay_0.USER_FAB_RESET_OUT_N                     CFG2     B        In      -         0.497       -         
Power_On_Reset_Delay_0.USER_FAB_RESET_OUT_N                     CFG2     Y        Out     0.164     0.661       -         
Board_LEDs_net_0                                                Net      -        -       0.254     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last     SLE      EN       In      -         0.915       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.253 is 0.502(40.0%) logic and 0.751(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Sigma_Delta_test_sd 

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          4 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           1 use
CFG2           20 uses
CFG3           3 uses
CFG4           15 uses

Carry cells:
ARI1            45 uses - used for arithmetic functions


Sequential Cells: 
SLE            109 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 16
I/O primitives: 14
INBUF_DIFF     1 use
OUTBUF         13 uses


Global Clock Buffers: 4

Total LUTs:    84

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  109 + 0 + 0 + 0 = 109;
Total number of LUTs after P&R:  84 + 0 + 0 + 0 = 84;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Feb  3 22:28:30 2020

###########################################################]
