{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:03:24 2019 " "Info: Processing started: Tue Mar 19 13:03:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232_one_adc -c rs232_one_adc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rs232_one_adc -c rs232_one_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_one_adc.v(156) " "Warning (10268): Verilog HDL information at rs232_one_adc.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_one_adc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rs232_one_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_one_adc " "Info: Found entity 1: rs232_one_adc" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 233 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_one_adc rs232_one_adc:inst " "Info: Elaborating entity \"rs232_one_adc\" for hierarchy \"rs232_one_adc:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 104 160 288 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 rs232_one_adc.v(15) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(15): object \"s1\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter rs232_one_adc.v(19) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(19): object \"counter\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 rs232_one_adc.v(24) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(24): object \"d1\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count3 rs232_one_adc.v(30) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(30): object \"count3\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1 rs232_one_adc.v(32) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(32): object \"i1\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k rs232_one_adc.v(33) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(33): object \"k\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j rs232_one_adc.v(34) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(34): object \"j\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count4 rs232_one_adc.v(36) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(36): object \"count4\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z rs232_one_adc.v(44) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(44): object \"z\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y rs232_one_adc.v(45) " "Warning (10036): Verilog HDL or VHDL warning at rs232_one_adc.v(45): object \"y\" assigned a value but never read" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_one_adc.v(98) " "Warning (10230): Verilog HDL assignment warning at rs232_one_adc.v(98): truncated value with size 32 to match size of target (3)" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rs232_one_adc.v(148) " "Warning (10230): Verilog HDL assignment warning at rs232_one_adc.v(148): truncated value with size 32 to match size of target (8)" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 rs232_one_adc.v(170) " "Warning (10230): Verilog HDL assignment warning at rs232_one_adc.v(170): truncated value with size 194 to match size of target (8)" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_one_adc.v(221) " "Warning (10230): Verilog HDL assignment warning at rs232_one_adc.v(221): truncated value with size 32 to match size of target (3)" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen rs232_one_adc:inst\|BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"rs232_one_adc:inst\|BaudTickGen:tickgen\"" {  } { { "rs232_one_adc.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232_one_adc:inst\|TxD_data\[7\] " "Info: Register \"rs232_one_adc:inst\|TxD_data\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Info: Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Info: Implemented 177 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:03:27 2019 " "Info: Processing ended: Tue Mar 19 13:03:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:03:30 2019 " "Info: Processing started: Tue Mar 19 13:03:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "rs232_one_adc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"rs232_one_adc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Info: Automatically promoted node clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232_one_adc:inst\|m\[2\] " "Info: Destination node rs232_one_adc:inst\|m\[2\]" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rs232_one_adc:inst\|m\[2\]  " "Info: Automatically promoted node rs232_one_adc:inst\|m\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232_one_adc:inst\|m\[2\]~0 " "Info: Destination node rs232_one_adc:inst\|m\[2\]~0" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|m[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Info: Destination node SCK" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 160 288 464 176 "SCK" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_one_adc/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.198 ns register register " "Info: Estimated most critical path is register to register delay of 3.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_one_adc:inst\|memory1\[0\] 1 REG LAB_X44_Y25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y25; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.544 ns) 0.737 ns rs232_one_adc:inst\|TxD_data~0 2 COMB LAB_X44_Y25 1 " "Info: 2: + IC(0.193 ns) + CELL(0.544 ns) = 0.737 ns; Loc. = LAB_X44_Y25; Fanout = 1; COMB Node = 'rs232_one_adc:inst\|TxD_data~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { rs232_one_adc:inst|memory1[0] rs232_one_adc:inst|TxD_data~0 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.521 ns) 1.952 ns rs232_one_adc:inst\|TxD_shift\[0\]~0 3 COMB LAB_X46_Y25 2 " "Info: 3: + IC(0.694 ns) + CELL(0.521 ns) = 1.952 ns; Loc. = LAB_X46_Y25; Fanout = 2; COMB Node = 'rs232_one_adc:inst\|TxD_shift\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { rs232_one_adc:inst|TxD_data~0 rs232_one_adc:inst|TxD_shift[0]~0 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.096 ns) 3.198 ns rs232_one_adc:inst\|TxD_data\[0\] 4 REG LAB_X44_Y25 1 " "Info: 4: + IC(1.150 ns) + CELL(0.096 ns) = 3.198 ns; Loc. = LAB_X44_Y25; Fanout = 1; REG Node = 'rs232_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { rs232_one_adc:inst|TxD_shift[0]~0 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.161 ns ( 36.30 % ) " "Info: Total cell delay = 1.161 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.037 ns ( 63.70 % ) " "Info: Total interconnect delay = 2.037 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { rs232_one_adc:inst|memory1[0] rs232_one_adc:inst|TxD_data~0 rs232_one_adc:inst|TxD_shift[0]~0 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD 0 " "Info: Pin \"TxD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Info: Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1 0 " "Info: Pin \"SS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Info: Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tick 0 " "Info: Pin \"tick\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:03:40 2019 " "Info: Processing ended: Tue Mar 19 13:03:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:03:42 2019 " "Info: Processing started: Tue Mar 19 13:03:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:03:47 2019 " "Info: Processing ended: Tue Mar 19 13:03:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:03:48 2019 " "Info: Processing started: Tue Mar 19 13:03:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232_one_adc -c rs232_one_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rs232_one_adc:inst\|m\[2\] " "Info: Detected ripple clock \"rs232_one_adc:inst\|m\[2\]\" as buffer" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs232_one_adc:inst\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register rs232_one_adc:inst\|count1\[2\] register rs232_one_adc:inst\|TxD_data\[0\] 139.47 MHz 7.17 ns Internal " "Info: Clock \"clk\" has Internal fmax of 139.47 MHz between source register \"rs232_one_adc:inst\|count1\[2\]\" and destination register \"rs232_one_adc:inst\|TxD_data\[0\]\" (period= 7.17 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.974 ns + Longest register register " "Info: + Longest register to register delay is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_one_adc:inst\|count1\[2\] 1 REG LCFF_X47_Y25_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 5; REG Node = 'rs232_one_adc:inst\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.544 ns) 0.928 ns rs232_one_adc:inst\|LessThan5~2 2 COMB LCCOMB_X47_Y25_N30 3 " "Info: 2: + IC(0.384 ns) + CELL(0.544 ns) = 0.928 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 3; COMB Node = 'rs232_one_adc:inst\|LessThan5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 1.421 ns rs232_one_adc:inst\|LessThan5~3 3 COMB LCCOMB_X47_Y25_N6 13 " "Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 1.421 ns; Loc. = LCCOMB_X47_Y25_N6; Fanout = 13; COMB Node = 'rs232_one_adc:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.758 ns) 2.974 ns rs232_one_adc:inst\|TxD_data\[0\] 4 REG LCFF_X44_Y25_N27 1 " "Info: 4: + IC(0.795 ns) + CELL(0.758 ns) = 2.974 ns; Loc. = LCFF_X44_Y25_N27; Fanout = 1; REG Node = 'rs232_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 49.76 % ) " "Info: Total cell delay = 1.480 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.494 ns ( 50.24 % ) " "Info: Total interconnect delay = 1.494 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { rs232_one_adc:inst|count1[2] {} rs232_one_adc:inst|LessThan5~2 {} rs232_one_adc:inst|LessThan5~3 {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.384ns 0.315ns 0.795ns } { 0.000ns 0.544ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.957 ns - Smallest " "Info: - Smallest clock skew is -3.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.842 ns rs232_one_adc:inst\|TxD_data\[0\] 3 REG LCFF_X44_Y25_N27 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.842 ns; Loc. = LCFF_X44_Y25_N27; Fanout = 1; REG Node = 'rs232_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.58 % ) " "Info: Total cell delay = 1.608 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.799 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 6.799 ns rs232_one_adc:inst\|count1\[2\] 4 REG LCFF_X47_Y25_N13 5 " "Info: 4: + IC(1.002 ns) + CELL(0.602 ns) = 6.799 ns; Loc. = LCFF_X47_Y25_N13; Fanout = 5; REG Node = 'rs232_one_adc:inst\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.312 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { rs232_one_adc:inst|count1[2] rs232_one_adc:inst|LessThan5~2 rs232_one_adc:inst|LessThan5~3 rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { rs232_one_adc:inst|count1[2] {} rs232_one_adc:inst|LessThan5~2 {} rs232_one_adc:inst|LessThan5~3 {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.384ns 0.315ns 0.795ns } { 0.000ns 0.544ns 0.178ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clk clk~clkctrl rs232_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clk {} clk~combout {} clk~clkctrl {} rs232_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|count1[2] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.002ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232_one_adc:inst\|memory1\[6\] MISO clk 1.086 ns register " "Info: tsu for register \"rs232_one_adc:inst\|memory1\[6\]\" (data pin = \"MISO\", clock pin = \"clk\") is 1.086 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.922 ns + Longest pin register " "Info: + Longest pin to register delay is 7.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 144 -8 160 160 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.418 ns) + CELL(0.545 ns) 7.826 ns rs232_one_adc:inst\|memory1\[6\]~8 2 COMB LCCOMB_X44_Y25_N20 1 " "Info: 2: + IC(6.418 ns) + CELL(0.545 ns) = 7.826 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 1; COMB Node = 'rs232_one_adc:inst\|memory1\[6\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { MISO rs232_one_adc:inst|memory1[6]~8 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.922 ns rs232_one_adc:inst\|memory1\[6\] 3 REG LCFF_X44_Y25_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.922 ns; Loc. = LCFF_X44_Y25_N21; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 18.99 % ) " "Info: Total cell delay = 1.504 ns ( 18.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 81.01 % ) " "Info: Total interconnect delay = 6.418 ns ( 81.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { MISO rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[6]~8 {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 6.418ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.798 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|memory1\[6\] 4 REG LCFF_X44_Y25_N21 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X44_Y25_N21; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { MISO rs232_one_adc:inst|memory1[6]~8 rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[6]~8 {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 6.418ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[6] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SS1 rs232_one_adc:inst\|SS1 11.940 ns register " "Info: tco from clock \"clk\" to destination pin \"SS1\" through register \"rs232_one_adc:inst\|SS1\" is 11.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|SS1 4 REG LCFF_X45_Y25_N17 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X45_Y25_N17; Fanout = 2; REG Node = 'rs232_one_adc:inst\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|SS1 {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.865 ns + Longest register pin " "Info: + Longest register to pin delay is 4.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_one_adc:inst\|SS1 1 REG LCFF_X45_Y25_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y25_N17; Fanout = 2; REG Node = 'rs232_one_adc:inst\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(2.976 ns) 4.865 ns SS1 2 PIN PIN_B14 0 " "Info: 2: + IC(1.889 ns) + CELL(2.976 ns) = 4.865 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 176 288 464 192 "SS1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 61.17 % ) " "Info: Total cell delay = 2.976 ns ( 61.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 38.83 % ) " "Info: Total interconnect delay = 1.889 ns ( 38.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { rs232_one_adc:inst|SS1 {} SS1 {} } { 0.000ns 1.889ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|SS1 {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { rs232_one_adc:inst|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { rs232_one_adc:inst|SS1 {} SS1 {} } { 0.000ns 1.889ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232_one_adc:inst\|memory1\[0\] MISO clk -0.451 ns register " "Info: th for register \"rs232_one_adc:inst\|memory1\[0\]\" (data pin = \"MISO\", clock pin = \"clk\") is -0.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 128 -24 144 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.634 ns rs232_one_adc:inst\|m\[2\] 2 REG LCFF_X25_Y25_N9 3 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.634 ns; Loc. = LCFF_X25_Y25_N9; Fanout = 3; REG Node = 'rs232_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { clk rs232_one_adc:inst|m[2] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.000 ns) 5.195 ns rs232_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G13 64 " "Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.195 ns; Loc. = CLKCTRL_G13; Fanout = 64; COMB Node = 'rs232_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 6.798 ns rs232_one_adc:inst\|memory1\[0\] 4 REG LCFF_X44_Y25_N1 2 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X44_Y25_N1; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.58 % ) " "Info: Total cell delay = 2.487 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 63.42 % ) " "Info: Total interconnect delay = 4.311 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.535 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_one_adc/Block1.bdf" { { 144 -8 160 160 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.398 ns) + CELL(0.178 ns) 7.439 ns rs232_one_adc:inst\|memory1\[0\]~1 2 COMB LCCOMB_X44_Y25_N0 1 " "Info: 2: + IC(6.398 ns) + CELL(0.178 ns) = 7.439 ns; Loc. = LCCOMB_X44_Y25_N0; Fanout = 1; COMB Node = 'rs232_one_adc:inst\|memory1\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { MISO rs232_one_adc:inst|memory1[0]~1 } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.535 ns rs232_one_adc:inst\|memory1\[0\] 3 REG LCFF_X44_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.535 ns; Loc. = LCFF_X44_Y25_N1; Fanout = 2; REG Node = 'rs232_one_adc:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "rs232_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_one_adc/rs232_one_adc.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 15.09 % ) " "Info: Total cell delay = 1.137 ns ( 15.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 84.91 % ) " "Info: Total interconnect delay = 6.398 ns ( 84.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { MISO rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[0]~1 {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 6.398ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { clk rs232_one_adc:inst|m[2] rs232_one_adc:inst|m[2]~clkctrl rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { clk {} clk~combout {} rs232_one_adc:inst|m[2] {} rs232_one_adc:inst|m[2]~clkctrl {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 0.749ns 2.561ns 1.001ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { MISO rs232_one_adc:inst|memory1[0]~1 rs232_one_adc:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { MISO {} MISO~combout {} rs232_one_adc:inst|memory1[0]~1 {} rs232_one_adc:inst|memory1[0] {} } { 0.000ns 0.000ns 6.398ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:03:49 2019 " "Info: Processing ended: Tue Mar 19 13:03:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
