
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078e0  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08007a78  08007a78  00017a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a98  08007a98  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007a98  08007a98  00017a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007aa0  08007aa0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aa0  08007aa0  00017aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007aa4  08007aa4  00017aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000090  08007b38  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08007b38  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000110db  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002009  00000000  00000000  0003119b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  000331a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  00034140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016da2  00000000  00000000  00035048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012198  00000000  00000000  0004bdea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f3c  00000000  00000000  0005df82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eeebe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004854  00000000  00000000  000eef10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007a60 	.word	0x08007a60

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08007a60 	.word	0x08007a60

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d80:	f000 b974 	b.w	800106c <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f806 	bl	8000d9c <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__udivmoddi4>:
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da0:	9d08      	ldr	r5, [sp, #32]
 8000da2:	4604      	mov	r4, r0
 8000da4:	468e      	mov	lr, r1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d14d      	bne.n	8000e46 <__udivmoddi4+0xaa>
 8000daa:	428a      	cmp	r2, r1
 8000dac:	4694      	mov	ip, r2
 8000dae:	d969      	bls.n	8000e84 <__udivmoddi4+0xe8>
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	b152      	cbz	r2, 8000dcc <__udivmoddi4+0x30>
 8000db6:	fa01 f302 	lsl.w	r3, r1, r2
 8000dba:	f1c2 0120 	rsb	r1, r2, #32
 8000dbe:	fa20 f101 	lsr.w	r1, r0, r1
 8000dc2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc6:	ea41 0e03 	orr.w	lr, r1, r3
 8000dca:	4094      	lsls	r4, r2
 8000dcc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd0:	0c21      	lsrs	r1, r4, #16
 8000dd2:	fbbe f6f8 	udiv	r6, lr, r8
 8000dd6:	fa1f f78c 	uxth.w	r7, ip
 8000dda:	fb08 e316 	mls	r3, r8, r6, lr
 8000dde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000de2:	fb06 f107 	mul.w	r1, r6, r7
 8000de6:	4299      	cmp	r1, r3
 8000de8:	d90a      	bls.n	8000e00 <__udivmoddi4+0x64>
 8000dea:	eb1c 0303 	adds.w	r3, ip, r3
 8000dee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000df2:	f080 811f 	bcs.w	8001034 <__udivmoddi4+0x298>
 8000df6:	4299      	cmp	r1, r3
 8000df8:	f240 811c 	bls.w	8001034 <__udivmoddi4+0x298>
 8000dfc:	3e02      	subs	r6, #2
 8000dfe:	4463      	add	r3, ip
 8000e00:	1a5b      	subs	r3, r3, r1
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e08:	fb08 3310 	mls	r3, r8, r0, r3
 8000e0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e10:	fb00 f707 	mul.w	r7, r0, r7
 8000e14:	42a7      	cmp	r7, r4
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x92>
 8000e18:	eb1c 0404 	adds.w	r4, ip, r4
 8000e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e20:	f080 810a 	bcs.w	8001038 <__udivmoddi4+0x29c>
 8000e24:	42a7      	cmp	r7, r4
 8000e26:	f240 8107 	bls.w	8001038 <__udivmoddi4+0x29c>
 8000e2a:	4464      	add	r4, ip
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e32:	1be4      	subs	r4, r4, r7
 8000e34:	2600      	movs	r6, #0
 8000e36:	b11d      	cbz	r5, 8000e40 <__udivmoddi4+0xa4>
 8000e38:	40d4      	lsrs	r4, r2
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d909      	bls.n	8000e5e <__udivmoddi4+0xc2>
 8000e4a:	2d00      	cmp	r5, #0
 8000e4c:	f000 80ef 	beq.w	800102e <__udivmoddi4+0x292>
 8000e50:	2600      	movs	r6, #0
 8000e52:	e9c5 0100 	strd	r0, r1, [r5]
 8000e56:	4630      	mov	r0, r6
 8000e58:	4631      	mov	r1, r6
 8000e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5e:	fab3 f683 	clz	r6, r3
 8000e62:	2e00      	cmp	r6, #0
 8000e64:	d14a      	bne.n	8000efc <__udivmoddi4+0x160>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d302      	bcc.n	8000e70 <__udivmoddi4+0xd4>
 8000e6a:	4282      	cmp	r2, r0
 8000e6c:	f200 80f9 	bhi.w	8001062 <__udivmoddi4+0x2c6>
 8000e70:	1a84      	subs	r4, r0, r2
 8000e72:	eb61 0303 	sbc.w	r3, r1, r3
 8000e76:	2001      	movs	r0, #1
 8000e78:	469e      	mov	lr, r3
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d0e0      	beq.n	8000e40 <__udivmoddi4+0xa4>
 8000e7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e82:	e7dd      	b.n	8000e40 <__udivmoddi4+0xa4>
 8000e84:	b902      	cbnz	r2, 8000e88 <__udivmoddi4+0xec>
 8000e86:	deff      	udf	#255	; 0xff
 8000e88:	fab2 f282 	clz	r2, r2
 8000e8c:	2a00      	cmp	r2, #0
 8000e8e:	f040 8092 	bne.w	8000fb6 <__udivmoddi4+0x21a>
 8000e92:	eba1 010c 	sub.w	r1, r1, ip
 8000e96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e9a:	fa1f fe8c 	uxth.w	lr, ip
 8000e9e:	2601      	movs	r6, #1
 8000ea0:	0c20      	lsrs	r0, r4, #16
 8000ea2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ea6:	fb07 1113 	mls	r1, r7, r3, r1
 8000eaa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eae:	fb0e f003 	mul.w	r0, lr, r3
 8000eb2:	4288      	cmp	r0, r1
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x12c>
 8000eb6:	eb1c 0101 	adds.w	r1, ip, r1
 8000eba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0x12a>
 8000ec0:	4288      	cmp	r0, r1
 8000ec2:	f200 80cb 	bhi.w	800105c <__udivmoddi4+0x2c0>
 8000ec6:	4643      	mov	r3, r8
 8000ec8:	1a09      	subs	r1, r1, r0
 8000eca:	b2a4      	uxth	r4, r4
 8000ecc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed0:	fb07 1110 	mls	r1, r7, r0, r1
 8000ed4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed8:	fb0e fe00 	mul.w	lr, lr, r0
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x156>
 8000ee0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee8:	d202      	bcs.n	8000ef0 <__udivmoddi4+0x154>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f200 80bb 	bhi.w	8001066 <__udivmoddi4+0x2ca>
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	eba4 040e 	sub.w	r4, r4, lr
 8000ef6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000efa:	e79c      	b.n	8000e36 <__udivmoddi4+0x9a>
 8000efc:	f1c6 0720 	rsb	r7, r6, #32
 8000f00:	40b3      	lsls	r3, r6
 8000f02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000f12:	431c      	orrs	r4, r3
 8000f14:	40f9      	lsrs	r1, r7
 8000f16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000f1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f22:	0c20      	lsrs	r0, r4, #16
 8000f24:	fa1f fe8c 	uxth.w	lr, ip
 8000f28:	fb09 1118 	mls	r1, r9, r8, r1
 8000f2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f30:	fb08 f00e 	mul.w	r0, r8, lr
 8000f34:	4288      	cmp	r0, r1
 8000f36:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3a:	d90b      	bls.n	8000f54 <__udivmoddi4+0x1b8>
 8000f3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f44:	f080 8088 	bcs.w	8001058 <__udivmoddi4+0x2bc>
 8000f48:	4288      	cmp	r0, r1
 8000f4a:	f240 8085 	bls.w	8001058 <__udivmoddi4+0x2bc>
 8000f4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f52:	4461      	add	r1, ip
 8000f54:	1a09      	subs	r1, r1, r0
 8000f56:	b2a4      	uxth	r4, r4
 8000f58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000f60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f68:	458e      	cmp	lr, r1
 8000f6a:	d908      	bls.n	8000f7e <__udivmoddi4+0x1e2>
 8000f6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f74:	d26c      	bcs.n	8001050 <__udivmoddi4+0x2b4>
 8000f76:	458e      	cmp	lr, r1
 8000f78:	d96a      	bls.n	8001050 <__udivmoddi4+0x2b4>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4461      	add	r1, ip
 8000f7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f82:	fba0 9402 	umull	r9, r4, r0, r2
 8000f86:	eba1 010e 	sub.w	r1, r1, lr
 8000f8a:	42a1      	cmp	r1, r4
 8000f8c:	46c8      	mov	r8, r9
 8000f8e:	46a6      	mov	lr, r4
 8000f90:	d356      	bcc.n	8001040 <__udivmoddi4+0x2a4>
 8000f92:	d053      	beq.n	800103c <__udivmoddi4+0x2a0>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x212>
 8000f96:	ebb3 0208 	subs.w	r2, r3, r8
 8000f9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000f9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000fa2:	fa22 f306 	lsr.w	r3, r2, r6
 8000fa6:	40f1      	lsrs	r1, r6
 8000fa8:	431f      	orrs	r7, r3
 8000faa:	e9c5 7100 	strd	r7, r1, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	f1c2 0320 	rsb	r3, r2, #32
 8000fba:	40d8      	lsrs	r0, r3
 8000fbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fc0:	fa21 f303 	lsr.w	r3, r1, r3
 8000fc4:	4091      	lsls	r1, r2
 8000fc6:	4301      	orrs	r1, r0
 8000fc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fcc:	fa1f fe8c 	uxth.w	lr, ip
 8000fd0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fd4:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd8:	0c0b      	lsrs	r3, r1, #16
 8000fda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fde:	fb00 f60e 	mul.w	r6, r0, lr
 8000fe2:	429e      	cmp	r6, r3
 8000fe4:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe8:	d908      	bls.n	8000ffc <__udivmoddi4+0x260>
 8000fea:	eb1c 0303 	adds.w	r3, ip, r3
 8000fee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ff2:	d22f      	bcs.n	8001054 <__udivmoddi4+0x2b8>
 8000ff4:	429e      	cmp	r6, r3
 8000ff6:	d92d      	bls.n	8001054 <__udivmoddi4+0x2b8>
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	1b9b      	subs	r3, r3, r6
 8000ffe:	b289      	uxth	r1, r1
 8001000:	fbb3 f6f7 	udiv	r6, r3, r7
 8001004:	fb07 3316 	mls	r3, r7, r6, r3
 8001008:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800100c:	fb06 f30e 	mul.w	r3, r6, lr
 8001010:	428b      	cmp	r3, r1
 8001012:	d908      	bls.n	8001026 <__udivmoddi4+0x28a>
 8001014:	eb1c 0101 	adds.w	r1, ip, r1
 8001018:	f106 38ff 	add.w	r8, r6, #4294967295
 800101c:	d216      	bcs.n	800104c <__udivmoddi4+0x2b0>
 800101e:	428b      	cmp	r3, r1
 8001020:	d914      	bls.n	800104c <__udivmoddi4+0x2b0>
 8001022:	3e02      	subs	r6, #2
 8001024:	4461      	add	r1, ip
 8001026:	1ac9      	subs	r1, r1, r3
 8001028:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800102c:	e738      	b.n	8000ea0 <__udivmoddi4+0x104>
 800102e:	462e      	mov	r6, r5
 8001030:	4628      	mov	r0, r5
 8001032:	e705      	b.n	8000e40 <__udivmoddi4+0xa4>
 8001034:	4606      	mov	r6, r0
 8001036:	e6e3      	b.n	8000e00 <__udivmoddi4+0x64>
 8001038:	4618      	mov	r0, r3
 800103a:	e6f8      	b.n	8000e2e <__udivmoddi4+0x92>
 800103c:	454b      	cmp	r3, r9
 800103e:	d2a9      	bcs.n	8000f94 <__udivmoddi4+0x1f8>
 8001040:	ebb9 0802 	subs.w	r8, r9, r2
 8001044:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001048:	3801      	subs	r0, #1
 800104a:	e7a3      	b.n	8000f94 <__udivmoddi4+0x1f8>
 800104c:	4646      	mov	r6, r8
 800104e:	e7ea      	b.n	8001026 <__udivmoddi4+0x28a>
 8001050:	4620      	mov	r0, r4
 8001052:	e794      	b.n	8000f7e <__udivmoddi4+0x1e2>
 8001054:	4640      	mov	r0, r8
 8001056:	e7d1      	b.n	8000ffc <__udivmoddi4+0x260>
 8001058:	46d0      	mov	r8, sl
 800105a:	e77b      	b.n	8000f54 <__udivmoddi4+0x1b8>
 800105c:	3b02      	subs	r3, #2
 800105e:	4461      	add	r1, ip
 8001060:	e732      	b.n	8000ec8 <__udivmoddi4+0x12c>
 8001062:	4630      	mov	r0, r6
 8001064:	e709      	b.n	8000e7a <__udivmoddi4+0xde>
 8001066:	4464      	add	r4, ip
 8001068:	3802      	subs	r0, #2
 800106a:	e742      	b.n	8000ef2 <__udivmoddi4+0x156>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001070:	b5b0      	push	{r4, r5, r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001076:	f002 f875 	bl	8003164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107a:	f000 f90f 	bl	800129c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107e:	f000 fb43 	bl	8001708 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001082:	f000 f9a1 	bl	80013c8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001086:	f000 fa4b 	bl	8001520 <MX_TIM2_Init>
  MX_DMA_Init();
 800108a:	f000 fb15 	bl	80016b8 <MX_DMA_Init>
  MX_I2C1_Init();
 800108e:	f000 f96d 	bl	800136c <MX_I2C1_Init>
  MX_TIM3_Init();
 8001092:	f000 fa91 	bl	80015b8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001096:	f000 fae3 	bl	8001660 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

UART2.huart = &huart2;
 800109a:	4b65      	ldr	r3, [pc, #404]	; (8001230 <main+0x1c0>)
 800109c:	4a65      	ldr	r2, [pc, #404]	; (8001234 <main+0x1c4>)
 800109e:	601a      	str	r2, [r3, #0]
UART2.RxLen = 255;
 80010a0:	4b63      	ldr	r3, [pc, #396]	; (8001230 <main+0x1c0>)
 80010a2:	22ff      	movs	r2, #255	; 0xff
 80010a4:	80da      	strh	r2, [r3, #6]
UART2.TxLen = 255;
 80010a6:	4b62      	ldr	r3, [pc, #392]	; (8001230 <main+0x1c0>)
 80010a8:	22ff      	movs	r2, #255	; 0xff
 80010aa:	809a      	strh	r2, [r3, #4]
UARTInit(&UART2);
 80010ac:	4860      	ldr	r0, [pc, #384]	; (8001230 <main+0x1c0>)
 80010ae:	f000 fbc9 	bl	8001844 <UARTInit>
UARTResetStart(&UART2);
 80010b2:	485f      	ldr	r0, [pc, #380]	; (8001230 <main+0x1c0>)
 80010b4:	f000 fbee 	bl	8001894 <UARTResetStart>


	PIDinit() ;
 80010b8:	f001 fbba 	bl	8002830 <PIDinit>

  // start PWM
  HAL_TIM_Base_Start(&htim1);
 80010bc:	485e      	ldr	r0, [pc, #376]	; (8001238 <main+0x1c8>)
 80010be:	f004 f8e5 	bl	800528c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010c2:	2100      	movs	r1, #0
 80010c4:	485c      	ldr	r0, [pc, #368]	; (8001238 <main+0x1c8>)
 80010c6:	f004 f9f7 	bl	80054b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80010ca:	2104      	movs	r1, #4
 80010cc:	485a      	ldr	r0, [pc, #360]	; (8001238 <main+0x1c8>)
 80010ce:	f004 f9f3 	bl	80054b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80010d2:	2108      	movs	r1, #8
 80010d4:	4858      	ldr	r0, [pc, #352]	; (8001238 <main+0x1c8>)
 80010d6:	f004 f9ef 	bl	80054b8 <HAL_TIM_PWM_Start>

  // start micros
  HAL_TIM_Base_Start_IT(&htim2);
 80010da:	4858      	ldr	r0, [pc, #352]	; (800123c <main+0x1cc>)
 80010dc:	f004 f930 	bl	8005340 <HAL_TIM_Base_Start_IT>

  // start Encoder
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80010e0:	213c      	movs	r1, #60	; 0x3c
 80010e2:	4857      	ldr	r0, [pc, #348]	; (8001240 <main+0x1d0>)
 80010e4:	f004 fb3e 	bl	8005764 <HAL_TIM_Encoder_Start>
  while (1)
  {

//***********General********************************************************************

	  VelocityRPM = Velocity() ; //rpm unit
 80010e8:	f001 fca2 	bl	8002a30 <Velocity>
 80010ec:	eef0 7a40 	vmov.f32	s15, s0
 80010f0:	4b54      	ldr	r3, [pc, #336]	; (8001244 <main+0x1d4>)
 80010f2:	edc3 7a00 	vstr	s15, [r3]
	  Degree = htim3.Instance->CNT * 360.0 / 2048.0 ; //Degree unit
 80010f6:	4b52      	ldr	r3, [pc, #328]	; (8001240 <main+0x1d0>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f9ad 	bl	800045c <__aeabi_ui2d>
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b50      	ldr	r3, [pc, #320]	; (8001248 <main+0x1d8>)
 8001108:	f7ff fa22 	bl	8000550 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b4c      	ldr	r3, [pc, #304]	; (800124c <main+0x1dc>)
 800111a:	f7ff fb43 	bl	80007a4 <__aeabi_ddiv>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fcc3 	bl	8000ab0 <__aeabi_d2f>
 800112a:	4603      	mov	r3, r0
 800112c:	4a48      	ldr	r2, [pc, #288]	; (8001250 <main+0x1e0>)
 800112e:	6013      	str	r3, [r2, #0]
	  PWMgeneration() ; //Gen PWM
 8001130:	f001 fce2 	bl	8002af8 <PWMgeneration>
	  home = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8001134:	2101      	movs	r1, #1
 8001136:	4847      	ldr	r0, [pc, #284]	; (8001254 <main+0x1e4>)
 8001138:	f002 ff42 	bl	8003fc0 <HAL_GPIO_ReadPin>
 800113c:	4603      	mov	r3, r0
 800113e:	461a      	mov	r2, r3
 8001140:	4b45      	ldr	r3, [pc, #276]	; (8001258 <main+0x1e8>)
 8001142:	701a      	strb	r2, [r3, #0]
//		  SetHomeFlag = 0;
//	  }
//	  ButtonBuffer[1] = ButtonBuffer[0] ;
////************************************************
//**********Set Home******************************
	  if (StartSetHome == 1)
 8001144:	4b45      	ldr	r3, [pc, #276]	; (800125c <main+0x1ec>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d101      	bne.n	8001150 <main+0xe0>
	  {
		  SetHome() ;
 800114c:	f000 fee4 	bl	8001f18 <SetHome>
	  }
//***********************************************
//**************PID******************************
	  if (micros() - TimestampPID > 1000)
 8001150:	f001 fd50 	bl	8002bf4 <micros>
 8001154:	4b42      	ldr	r3, [pc, #264]	; (8001260 <main+0x1f0>)
 8001156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115a:	1a84      	subs	r4, r0, r2
 800115c:	eb61 0503 	sbc.w	r5, r1, r3
 8001160:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001164:	429c      	cmp	r4, r3
 8001166:	f175 0300 	sbcs.w	r3, r5, #0
 800116a:	d31c      	bcc.n	80011a6 <main+0x136>
	  {
		  if (StartMoving || StartSetHome)
 800116c:	4b3d      	ldr	r3, [pc, #244]	; (8001264 <main+0x1f4>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d103      	bne.n	800117c <main+0x10c>
 8001174:	4b39      	ldr	r3, [pc, #228]	; (800125c <main+0x1ec>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d00d      	beq.n	8001198 <main+0x128>
		  {
			  P = p;
 800117c:	4b3a      	ldr	r3, [pc, #232]	; (8001268 <main+0x1f8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a3a      	ldr	r2, [pc, #232]	; (800126c <main+0x1fc>)
 8001182:	6013      	str	r3, [r2, #0]
			  I = i;
 8001184:	4b3a      	ldr	r3, [pc, #232]	; (8001270 <main+0x200>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a3a      	ldr	r2, [pc, #232]	; (8001274 <main+0x204>)
 800118a:	6013      	str	r3, [r2, #0]
			  D = d;
 800118c:	4b3a      	ldr	r3, [pc, #232]	; (8001278 <main+0x208>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a3a      	ldr	r2, [pc, #232]	; (800127c <main+0x20c>)
 8001192:	6013      	str	r3, [r2, #0]
			  PID() ;
 8001194:	f001 fb94 	bl	80028c0 <PID>
		  }
		  TimestampPID = micros() ;
 8001198:	f001 fd2c 	bl	8002bf4 <micros>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	492f      	ldr	r1, [pc, #188]	; (8001260 <main+0x1f0>)
 80011a2:	e9c1 2300 	strd	r2, r3, [r1]
	  }
//************************************************
//**************UART******************************
	  int16_t inputChar = UARTReadChar(&UART2);
 80011a6:	4822      	ldr	r0, [pc, #136]	; (8001230 <main+0x1c0>)
 80011a8:	f000 fb98 	bl	80018dc <UARTReadChar>
 80011ac:	4603      	mov	r3, r0
 80011ae:	80fb      	strh	r3, [r7, #6]
	  if (inputChar != -1)
 80011b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d005      	beq.n	80011c6 <main+0x156>
	  {
		  Protocal(inputChar, &UART2);
 80011ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011be:	491c      	ldr	r1, [pc, #112]	; (8001230 <main+0x1c0>)
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fc4d 	bl	8001a60 <Protocal>
//		  input = ~inputChar;
//		  char temp[32];
//		  sprintf(temp, "Recived [%d]\r\n", inputChar);
//		  UARTTxWrite(&UART2, (uint8_t*) temp, strlen(temp));
	  }
	  if (Mode == 12)
 80011c6:	4b2e      	ldr	r3, [pc, #184]	; (8001280 <main+0x210>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b0c      	cmp	r3, #12
 80011cc:	d101      	bne.n	80011d2 <main+0x162>
	  {
		  EndEffWrite();
 80011ce:	f000 fb15 	bl	80017fc <EndEffWrite>
	  }

	  if (Mode == 14)
 80011d2:	4b2b      	ldr	r3, [pc, #172]	; (8001280 <main+0x210>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b0e      	cmp	r3, #14
 80011d8:	d102      	bne.n	80011e0 <main+0x170>
	  {
		  StartSetHome = 1 ; //Set home trigger
 80011da:	4b20      	ldr	r3, [pc, #128]	; (800125c <main+0x1ec>)
 80011dc:	2201      	movs	r2, #1
 80011de:	701a      	strb	r2, [r3, #0]
		  //		  SetHomeFlag = 0;
	  }

//********other**************
	  if (request == 0)
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <main+0x214>)
 80011e2:	edd3 7a00 	vldr	s15, [r3]
 80011e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ee:	d102      	bne.n	80011f6 <main+0x186>
	  {
		  Direction = 2 ;
 80011f0:	4b25      	ldr	r3, [pc, #148]	; (8001288 <main+0x218>)
 80011f2:	2202      	movs	r2, #2
 80011f4:	701a      	strb	r2, [r3, #0]
	  }
//****************************
	  if (StartMoving == 0)
 80011f6:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <main+0x1f4>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10e      	bne.n	800121c <main+0x1ac>
	  {
		  T = 0;
 80011fe:	4b23      	ldr	r3, [pc, #140]	; (800128c <main+0x21c>)
 8001200:	f04f 0200 	mov.w	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
		  TV = 0;
 8001206:	4b22      	ldr	r3, [pc, #136]	; (8001290 <main+0x220>)
 8001208:	f04f 0200 	mov.w	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
		  TA = 0;
 800120e:	4b21      	ldr	r3, [pc, #132]	; (8001294 <main+0x224>)
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
		  ST = 0;
 8001216:	4b20      	ldr	r3, [pc, #128]	; (8001298 <main+0x228>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
	  }
	  if (StartMoving == 1)
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <main+0x1f4>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d101      	bne.n	8001228 <main+0x1b8>
	  {
		  Trajec();
 8001224:	f000 fefc 	bl	8002020 <Trajec>
	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  UARTTxDumpBuffer(&UART2);
 8001228:	4801      	ldr	r0, [pc, #4]	; (8001230 <main+0x1c0>)
 800122a:	f000 fb81 	bl	8001930 <UARTTxDumpBuffer>
  {
 800122e:	e75b      	b.n	80010e8 <main+0x78>
 8001230:	200002dc 	.word	0x200002dc
 8001234:	200001d8 	.word	0x200001d8
 8001238:	20000100 	.word	0x20000100
 800123c:	20000148 	.word	0x20000148
 8001240:	20000190 	.word	0x20000190
 8001244:	200003b0 	.word	0x200003b0
 8001248:	40768000 	.word	0x40768000
 800124c:	40a00000 	.word	0x40a00000
 8001250:	200003b4 	.word	0x200003b4
 8001254:	40020800 	.word	0x40020800
 8001258:	20000388 	.word	0x20000388
 800125c:	20000379 	.word	0x20000379
 8001260:	200002f8 	.word	0x200002f8
 8001264:	20000328 	.word	0x20000328
 8001268:	2000000c 	.word	0x2000000c
 800126c:	20000004 	.word	0x20000004
 8001270:	20000010 	.word	0x20000010
 8001274:	20000008 	.word	0x20000008
 8001278:	20000014 	.word	0x20000014
 800127c:	20000320 	.word	0x20000320
 8001280:	200002f4 	.word	0x200002f4
 8001284:	2000039c 	.word	0x2000039c
 8001288:	200003b8 	.word	0x200003b8
 800128c:	2000034c 	.word	0x2000034c
 8001290:	20000348 	.word	0x20000348
 8001294:	20000344 	.word	0x20000344
 8001298:	20000329 	.word	0x20000329

0800129c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b094      	sub	sp, #80	; 0x50
 80012a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a2:	f107 0320 	add.w	r3, r7, #32
 80012a6:	2230      	movs	r2, #48	; 0x30
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f006 fa2a 	bl	8007704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b0:	f107 030c 	add.w	r3, r7, #12
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <SystemClock_Config+0xc8>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	4a26      	ldr	r2, [pc, #152]	; (8001364 <SystemClock_Config+0xc8>)
 80012ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ce:	6413      	str	r3, [r2, #64]	; 0x40
 80012d0:	4b24      	ldr	r3, [pc, #144]	; (8001364 <SystemClock_Config+0xc8>)
 80012d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012dc:	2300      	movs	r3, #0
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	4b21      	ldr	r3, [pc, #132]	; (8001368 <SystemClock_Config+0xcc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a20      	ldr	r2, [pc, #128]	; (8001368 <SystemClock_Config+0xcc>)
 80012e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <SystemClock_Config+0xcc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f8:	2302      	movs	r3, #2
 80012fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012fc:	2301      	movs	r3, #1
 80012fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001300:	2310      	movs	r3, #16
 8001302:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001304:	2302      	movs	r3, #2
 8001306:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001308:	2300      	movs	r3, #0
 800130a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800130c:	2308      	movs	r3, #8
 800130e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001310:	2364      	movs	r3, #100	; 0x64
 8001312:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001314:	2302      	movs	r3, #2
 8001316:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001318:	2304      	movs	r3, #4
 800131a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131c:	f107 0320 	add.w	r3, r7, #32
 8001320:	4618      	mov	r0, r3
 8001322:	f003 facb 	bl	80048bc <HAL_RCC_OscConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800132c:	f001 fc7c 	bl	8002c28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001330:	230f      	movs	r3, #15
 8001332:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001334:	2302      	movs	r3, #2
 8001336:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800133c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001340:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	2103      	movs	r1, #3
 800134c:	4618      	mov	r0, r3
 800134e:	f003 fd2d 	bl	8004dac <HAL_RCC_ClockConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001358:	f001 fc66 	bl	8002c28 <Error_Handler>
  }
}
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	; 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40007000 	.word	0x40007000

0800136c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <MX_I2C1_Init+0x50>)
 8001372:	4a13      	ldr	r2, [pc, #76]	; (80013c0 <MX_I2C1_Init+0x54>)
 8001374:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001376:	4b11      	ldr	r3, [pc, #68]	; (80013bc <MX_I2C1_Init+0x50>)
 8001378:	4a12      	ldr	r2, [pc, #72]	; (80013c4 <MX_I2C1_Init+0x58>)
 800137a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800137c:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <MX_I2C1_Init+0x50>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <MX_I2C1_Init+0x50>)
 8001384:	2200      	movs	r2, #0
 8001386:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001388:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <MX_I2C1_Init+0x50>)
 800138a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800138e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001390:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <MX_I2C1_Init+0x50>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001396:	4b09      	ldr	r3, [pc, #36]	; (80013bc <MX_I2C1_Init+0x50>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800139c:	4b07      	ldr	r3, [pc, #28]	; (80013bc <MX_I2C1_Init+0x50>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <MX_I2C1_Init+0x50>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013a8:	4804      	ldr	r0, [pc, #16]	; (80013bc <MX_I2C1_Init+0x50>)
 80013aa:	f002 fe3b 	bl	8004024 <HAL_I2C_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013b4:	f001 fc38 	bl	8002c28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200000ac 	.word	0x200000ac
 80013c0:	40005400 	.word	0x40005400
 80013c4:	000186a0 	.word	0x000186a0

080013c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b096      	sub	sp, #88	; 0x58
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
 80013f6:	615a      	str	r2, [r3, #20]
 80013f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2220      	movs	r2, #32
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f006 f97f 	bl	8007704 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001406:	4b44      	ldr	r3, [pc, #272]	; (8001518 <MX_TIM1_Init+0x150>)
 8001408:	4a44      	ldr	r2, [pc, #272]	; (800151c <MX_TIM1_Init+0x154>)
 800140a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800140c:	4b42      	ldr	r3, [pc, #264]	; (8001518 <MX_TIM1_Init+0x150>)
 800140e:	2200      	movs	r2, #0
 8001410:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b41      	ldr	r3, [pc, #260]	; (8001518 <MX_TIM1_Init+0x150>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8001418:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <MX_TIM1_Init+0x150>)
 800141a:	f242 7210 	movw	r2, #10000	; 0x2710
 800141e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b3d      	ldr	r3, [pc, #244]	; (8001518 <MX_TIM1_Init+0x150>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001426:	4b3c      	ldr	r3, [pc, #240]	; (8001518 <MX_TIM1_Init+0x150>)
 8001428:	2200      	movs	r2, #0
 800142a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800142c:	4b3a      	ldr	r3, [pc, #232]	; (8001518 <MX_TIM1_Init+0x150>)
 800142e:	2280      	movs	r2, #128	; 0x80
 8001430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001432:	4839      	ldr	r0, [pc, #228]	; (8001518 <MX_TIM1_Init+0x150>)
 8001434:	f003 feda 	bl	80051ec <HAL_TIM_Base_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800143e:	f001 fbf3 	bl	8002c28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001446:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001448:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800144c:	4619      	mov	r1, r3
 800144e:	4832      	ldr	r0, [pc, #200]	; (8001518 <MX_TIM1_Init+0x150>)
 8001450:	f004 fad8 	bl	8005a04 <HAL_TIM_ConfigClockSource>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800145a:	f001 fbe5 	bl	8002c28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800145e:	482e      	ldr	r0, [pc, #184]	; (8001518 <MX_TIM1_Init+0x150>)
 8001460:	f003 ffd0 	bl	8005404 <HAL_TIM_PWM_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800146a:	f001 fbdd 	bl	8002c28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001476:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800147a:	4619      	mov	r1, r3
 800147c:	4826      	ldr	r0, [pc, #152]	; (8001518 <MX_TIM1_Init+0x150>)
 800147e:	f004 fe55 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001488:	f001 fbce 	bl	8002c28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148c:	2360      	movs	r3, #96	; 0x60
 800148e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001498:	2300      	movs	r3, #0
 800149a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014a4:	2300      	movs	r3, #0
 80014a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ac:	2200      	movs	r2, #0
 80014ae:	4619      	mov	r1, r3
 80014b0:	4819      	ldr	r0, [pc, #100]	; (8001518 <MX_TIM1_Init+0x150>)
 80014b2:	f004 f9e5 	bl	8005880 <HAL_TIM_PWM_ConfigChannel>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80014bc:	f001 fbb4 	bl	8002c28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c4:	2204      	movs	r2, #4
 80014c6:	4619      	mov	r1, r3
 80014c8:	4813      	ldr	r0, [pc, #76]	; (8001518 <MX_TIM1_Init+0x150>)
 80014ca:	f004 f9d9 	bl	8005880 <HAL_TIM_PWM_ConfigChannel>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80014d4:	f001 fba8 	bl	8002c28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014d8:	2300      	movs	r3, #0
 80014da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4619      	mov	r1, r3
 80014fa:	4807      	ldr	r0, [pc, #28]	; (8001518 <MX_TIM1_Init+0x150>)
 80014fc:	f004 fe84 	bl	8006208 <HAL_TIMEx_ConfigBreakDeadTime>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001506:	f001 fb8f 	bl	8002c28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800150a:	4803      	ldr	r0, [pc, #12]	; (8001518 <MX_TIM1_Init+0x150>)
 800150c:	f001 fc80 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001510:	bf00      	nop
 8001512:	3758      	adds	r7, #88	; 0x58
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000100 	.word	0x20000100
 800151c:	40010000 	.word	0x40010000

08001520 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001534:	463b      	mov	r3, r7
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800153c:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <MX_TIM2_Init+0x94>)
 800153e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_TIM2_Init+0x94>)
 8001546:	2263      	movs	r2, #99	; 0x63
 8001548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_TIM2_Init+0x94>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_TIM2_Init+0x94>)
 8001552:	f04f 32ff 	mov.w	r2, #4294967295
 8001556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <MX_TIM2_Init+0x94>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <MX_TIM2_Init+0x94>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001564:	4813      	ldr	r0, [pc, #76]	; (80015b4 <MX_TIM2_Init+0x94>)
 8001566:	f003 fe41 	bl	80051ec <HAL_TIM_Base_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001570:	f001 fb5a 	bl	8002c28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001574:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001578:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	4619      	mov	r1, r3
 8001580:	480c      	ldr	r0, [pc, #48]	; (80015b4 <MX_TIM2_Init+0x94>)
 8001582:	f004 fa3f 	bl	8005a04 <HAL_TIM_ConfigClockSource>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800158c:	f001 fb4c 	bl	8002c28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_TIM2_Init+0x94>)
 800159e:	f004 fdc5 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015a8:	f001 fb3e 	bl	8002c28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000148 	.word	0x20000148

080015b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08c      	sub	sp, #48	; 0x30
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2224      	movs	r2, #36	; 0x24
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f006 f89c 	bl	8007704 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015d4:	4b20      	ldr	r3, [pc, #128]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015d6:	4a21      	ldr	r2, [pc, #132]	; (800165c <MX_TIM3_Init+0xa4>)
 80015d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015dc:	2200      	movs	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 80015e6:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015e8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80015ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ee:	4b1a      	ldr	r3, [pc, #104]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015fa:	2303      	movs	r3, #3
 80015fc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001602:	2301      	movs	r3, #1
 8001604:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800160e:	2300      	movs	r3, #0
 8001610:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001612:	2301      	movs	r3, #1
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	4619      	mov	r1, r3
 8001624:	480c      	ldr	r0, [pc, #48]	; (8001658 <MX_TIM3_Init+0xa0>)
 8001626:	f003 fff7 	bl	8005618 <HAL_TIM_Encoder_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001630:	f001 fafa 	bl	8002c28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	4619      	mov	r1, r3
 8001640:	4805      	ldr	r0, [pc, #20]	; (8001658 <MX_TIM3_Init+0xa0>)
 8001642:	f004 fd73 	bl	800612c <HAL_TIMEx_MasterConfigSynchronization>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800164c:	f001 faec 	bl	8002c28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	3730      	adds	r7, #48	; 0x30
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000190 	.word	0x20000190
 800165c:	40000400 	.word	0x40000400

08001660 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 8001666:	4a13      	ldr	r2, [pc, #76]	; (80016b4 <MX_USART2_UART_Init+0x54>)
 8001668:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 800166c:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001670:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001672:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 8001674:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001678:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 800167c:	2200      	movs	r2, #0
 800167e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 8001682:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168e:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 8001690:	2200      	movs	r2, #0
 8001692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 8001696:	2200      	movs	r2, #0
 8001698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <MX_USART2_UART_Init+0x50>)
 800169c:	f004 fe06 	bl	80062ac <HAL_UART_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80016a6:	f001 fabf 	bl	8002c28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200001d8 	.word	0x200001d8
 80016b4:	40004400 	.word	0x40004400

080016b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	4b10      	ldr	r3, [pc, #64]	; (8001704 <MX_DMA_Init+0x4c>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <MX_DMA_Init+0x4c>)
 80016c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016cc:	6313      	str	r3, [r2, #48]	; 0x30
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <MX_DMA_Init+0x4c>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2100      	movs	r1, #0
 80016de:	2010      	movs	r0, #16
 80016e0:	f001 feb1 	bl	8003446 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80016e4:	2010      	movs	r0, #16
 80016e6:	f001 feca 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	2011      	movs	r0, #17
 80016f0:	f001 fea9 	bl	8003446 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80016f4:	2011      	movs	r0, #17
 80016f6:	f001 fec2 	bl	800347e <HAL_NVIC_EnableIRQ>

}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800

08001708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170e:	f107 0314 	add.w	r3, r7, #20
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a32      	ldr	r2, [pc, #200]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001728:	f043 0304 	orr.w	r3, r3, #4
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b30      	ldr	r3, [pc, #192]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a2b      	ldr	r2, [pc, #172]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b29      	ldr	r3, [pc, #164]	; (80017f0 <MX_GPIO_Init+0xe8>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	4b25      	ldr	r3, [pc, #148]	; (80017f0 <MX_GPIO_Init+0xe8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a24      	ldr	r2, [pc, #144]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b22      	ldr	r3, [pc, #136]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a1d      	ldr	r2, [pc, #116]	; (80017f0 <MX_GPIO_Init+0xe8>)
 800177c:	f043 0302 	orr.w	r3, r3, #2
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <MX_GPIO_Init+0xe8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	2120      	movs	r1, #32
 8001792:	4818      	ldr	r0, [pc, #96]	; (80017f4 <MX_GPIO_Init+0xec>)
 8001794:	f002 fc2c 	bl	8003ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800179c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800179e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	4619      	mov	r1, r3
 80017ae:	4812      	ldr	r0, [pc, #72]	; (80017f8 <MX_GPIO_Init+0xf0>)
 80017b0:	f002 fa82 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Home_Pin */
  GPIO_InitStruct.Pin = Home_Pin;
 80017b4:	2301      	movs	r3, #1
 80017b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Home_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4619      	mov	r1, r3
 80017c6:	480c      	ldr	r0, [pc, #48]	; (80017f8 <MX_GPIO_Init+0xf0>)
 80017c8:	f002 fa76 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017cc:	2320      	movs	r3, #32
 80017ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	4804      	ldr	r0, [pc, #16]	; (80017f4 <MX_GPIO_Init+0xec>)
 80017e4:	f002 fa68 	bl	8003cb8 <HAL_GPIO_Init>

}
 80017e8:	bf00      	nop
 80017ea:	3728      	adds	r7, #40	; 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40020800 	.word	0x40020800

080017fc <EndEffWrite>:

/* USER CODE BEGIN 4 */
void EndEffWrite()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af02      	add	r7, sp, #8
	if (hi2c1.State == HAL_I2C_STATE_READY)
 8001802:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <EndEffWrite+0x44>)
 8001804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b20      	cmp	r3, #32
 800180c:	d113      	bne.n	8001836 <EndEffWrite+0x3a>
	{
		HAL_Delay(500);
 800180e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001812:	f001 fd19 	bl	8003248 <HAL_Delay>
		uint8_t temp = 0x45;
 8001816:	2345      	movs	r3, #69	; 0x45
 8001818:	71bb      	strb	r3, [r7, #6]
		uint8_t add = 0x23;
 800181a:	2323      	movs	r3, #35	; 0x23
 800181c:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Master_Transmit(&hi2c1, add << 1, &temp, 1, 1000); //Write eff
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	b29b      	uxth	r3, r3
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	b299      	uxth	r1, r3
 8001826:	1dba      	adds	r2, r7, #6
 8001828:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2301      	movs	r3, #1
 8001830:	4803      	ldr	r0, [pc, #12]	; (8001840 <EndEffWrite+0x44>)
 8001832:	f002 fd3b 	bl	80042ac <HAL_I2C_Master_Transmit>
//		HAL_I2C_Master_Transmit_IT(&hi2c1, 0x23<<1, 0x45, 1);
	}

}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200000ac 	.word	0x200000ac

08001844 <UARTInit>:
//{
//
//}

void UARTInit(UARTStucrture *uart)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 800184c:	4b10      	ldr	r3, [pc, #64]	; (8001890 <UARTInit+0x4c>)
 800184e:	88db      	ldrh	r3, [r3, #6]
 8001850:	4619      	mov	r1, r3
 8001852:	2001      	movs	r0, #1
 8001854:	f005 ff16 	bl	8007684 <calloc>
 8001858:	4603      	mov	r3, r0
 800185a:	461a      	mov	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <UARTInit+0x4c>)
 8001862:	889b      	ldrh	r3, [r3, #4]
 8001864:	4619      	mov	r1, r3
 8001866:	2001      	movs	r0, #1
 8001868:	f005 ff0c 	bl	8007684 <calloc>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	81da      	strh	r2, [r3, #14]

}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200002dc 	.word	0x200002dc

08001894 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6919      	ldr	r1, [r3, #16]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	88db      	ldrh	r3, [r3, #6]
 80018a8:	461a      	mov	r2, r3
 80018aa:	f004 fdcb 	bl	8006444 <HAL_UART_Receive_DMA>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	88db      	ldrh	r3, [r3, #6]
 80018c2:	461a      	mov	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	1ad3      	subs	r3, r2, r3
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	uint16_t Result = -1; // -1 Mean no new data
 80018e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e8:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	8a9b      	ldrh	r3, [r3, #20]
 80018ee:	461c      	mov	r4, r3
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ffe0 	bl	80018b6 <UARTGetRxHead>
 80018f6:	4603      	mov	r3, r0
 80018f8:	429c      	cmp	r4, r3
 80018fa:	d013      	beq.n	8001924 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	8a92      	ldrh	r2, [r2, #20]
 8001904:	4413      	add	r3, r2
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	8a9b      	ldrh	r3, [r3, #20]
 800190e:	3301      	adds	r3, #1
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	88d2      	ldrh	r2, [r2, #6]
 8001914:	fb93 f1f2 	sdiv	r1, r3, r2
 8001918:	fb01 f202 	mul.w	r2, r1, r2
 800191c:	1a9b      	subs	r3, r3, r2
 800191e:	b29a      	uxth	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8001924:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001928:	4618      	mov	r0, r3
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	bd90      	pop	{r4, r7, pc}

08001930 <UARTTxDumpBuffer>:
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b20      	cmp	r3, #32
 8001944:	d13d      	bne.n	80019c2 <UARTTxDumpBuffer+0x92>
 8001946:	4b21      	ldr	r3, [pc, #132]	; (80019cc <UARTTxDumpBuffer+0x9c>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d139      	bne.n	80019c2 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 800194e:	4b1f      	ldr	r3, [pc, #124]	; (80019cc <UARTTxDumpBuffer+0x9c>)
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	89da      	ldrh	r2, [r3, #14]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	899b      	ldrh	r3, [r3, #12]
 800195c:	429a      	cmp	r2, r3
 800195e:	d02d      	beq.n	80019bc <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	89da      	ldrh	r2, [r3, #14]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001968:	429a      	cmp	r2, r3
 800196a:	d906      	bls.n	800197a <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	89da      	ldrh	r2, [r3, #14]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	b29b      	uxth	r3, r3
 8001978:	e005      	b.n	8001986 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	889a      	ldrh	r2, [r3, #4]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b29b      	uxth	r3, r3
 8001986:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6818      	ldr	r0, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	8992      	ldrh	r2, [r2, #12]
 8001994:	4413      	add	r3, r2
 8001996:	89fa      	ldrh	r2, [r7, #14]
 8001998:	4619      	mov	r1, r3
 800199a:	f004 fcd5 	bl	8006348 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	899b      	ldrh	r3, [r3, #12]
 80019a2:	461a      	mov	r2, r3
 80019a4:	89fb      	ldrh	r3, [r7, #14]
 80019a6:	4413      	add	r3, r2
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	8892      	ldrh	r2, [r2, #4]
 80019ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80019b0:	fb01 f202 	mul.w	r2, r1, r2
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <UARTTxDumpBuffer+0x9c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
	}

}
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200003c1 	.word	0x200003c1

080019d0 <UARTTxWrite>:
void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	4613      	mov	r3, r2
 80019dc:	80fb      	strh	r3, [r7, #6]

	//check data len is more than buffer?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	889b      	ldrh	r3, [r3, #4]
 80019e2:	88fa      	ldrh	r2, [r7, #6]
 80019e4:	4293      	cmp	r3, r2
 80019e6:	bf28      	it	cs
 80019e8:	4613      	movcs	r3, r2
 80019ea:	82fb      	strh	r3, [r7, #22]

	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 80019ec:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	889b      	ldrh	r3, [r3, #4]
 80019f2:	4619      	mov	r1, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	89db      	ldrh	r3, [r3, #14]
 80019f8:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 80019fa:	4293      	cmp	r3, r2
 80019fc:	bfa8      	it	ge
 80019fe:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8001a00:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	89d2      	ldrh	r2, [r2, #14]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	8aba      	ldrh	r2, [r7, #20]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f005 fe69 	bl	80076e8 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	89db      	ldrh	r3, [r3, #14]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	8afb      	ldrh	r3, [r7, #22]
 8001a1e:	4413      	add	r3, r2
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	8892      	ldrh	r2, [r2, #4]
 8001a24:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a28:	fb01 f202 	mul.w	r2, r1, r2
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8001a34:	8afa      	ldrh	r2, [r7, #22]
 8001a36:	8abb      	ldrh	r3, [r7, #20]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d00a      	beq.n	8001a52 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6898      	ldr	r0, [r3, #8]
 8001a40:	8abb      	ldrh	r3, [r7, #20]
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8001a46:	8afa      	ldrh	r2, [r7, #22]
 8001a48:	8abb      	ldrh	r3, [r7, #20]
 8001a4a:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	f005 fe4b 	bl	80076e8 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f7ff ff6c 	bl	8001930 <UARTTxDumpBuffer>
}
 8001a58:	bf00      	nop
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <Protocal>:

void Protocal(int16_t dataIn,UARTStucrture *uart)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	6039      	str	r1, [r7, #0]
 8001a6a:	80fb      	strh	r3, [r7, #6]
	static uint8_t StartBit = 0b1001;
	static uint8_t ModeIN = 0;
	static uint8_t CheckSum = 0;
	static uint16_t CollectedData = 0;

	DataInTest = dataIn&0xf0;
 8001a6c:	88fb      	ldrh	r3, [r7, #6]
 8001a6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <Protocal+0x3c>)
 8001a76:	801a      	strh	r2, [r3, #0]
//	static uint16_t CRCCheck = 0;
//	static uint16_t packetSize = 0;
//	static uint16_t CRC_accum;

//	//State Machine
	switch (State)
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <Protocal+0x40>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	f200 81fb 	bhi.w	8001e78 <Protocal+0x418>
 8001a82:	a201      	add	r2, pc, #4	; (adr r2, 8001a88 <Protocal+0x28>)
 8001a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a88:	08001aa5 	.word	0x08001aa5
 8001a8c:	08001d7f 	.word	0x08001d7f
 8001a90:	08001df1 	.word	0x08001df1
 8001a94:	08001e69 	.word	0x08001e69
 8001a98:	08001dff 	.word	0x08001dff
 8001a9c:	200003be 	.word	0x200003be
 8001aa0:	200003c2 	.word	0x200003c2
	{
	case Idle:
		UARTsuccess = 0;
 8001aa4:	4ba2      	ldr	r3, [pc, #648]	; (8001d30 <Protocal+0x2d0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
		UARTerror = 0;
 8001aaa:	4ba2      	ldr	r3, [pc, #648]	; (8001d34 <Protocal+0x2d4>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
		if (DataInTest == 0b10010000)
 8001ab0:	4ba1      	ldr	r3, [pc, #644]	; (8001d38 <Protocal+0x2d8>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	2b90      	cmp	r3, #144	; 0x90
 8001ab6:	f040 815e 	bne.w	8001d76 <Protocal+0x316>
		{
			ModeIN = dataIn&0xf;
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	f003 030f 	and.w	r3, r3, #15
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	4b9d      	ldr	r3, [pc, #628]	; (8001d3c <Protocal+0x2dc>)
 8001ac6:	701a      	strb	r2, [r3, #0]
			if (ModeIN == 0b0001)
 8001ac8:	4b9c      	ldr	r3, [pc, #624]	; (8001d3c <Protocal+0x2dc>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d112      	bne.n	8001af6 <Protocal+0x96>
			{
				Mode = 1;
 8001ad0:	4b9b      	ldr	r3, [pc, #620]	; (8001d40 <Protocal+0x2e0>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1;
 8001ad6:	4b9b      	ldr	r3, [pc, #620]	; (8001d44 <Protocal+0x2e4>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	b25b      	sxtb	r3, r3
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b98      	ldr	r3, [pc, #608]	; (8001d48 <Protocal+0x2e8>)
 8001ae8:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8001aea:	4b98      	ldr	r3, [pc, #608]	; (8001d4c <Protocal+0x2ec>)
 8001aec:	2202      	movs	r2, #2
 8001aee:	701a      	strb	r2, [r3, #0]
				State = Frame2;
 8001af0:	4b97      	ldr	r3, [pc, #604]	; (8001d50 <Protocal+0x2f0>)
 8001af2:	2202      	movs	r2, #2
 8001af4:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0010)
 8001af6:	4b91      	ldr	r3, [pc, #580]	; (8001d3c <Protocal+0x2dc>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d112      	bne.n	8001b24 <Protocal+0xc4>
			{
				Mode = 2;
 8001afe:	4b90      	ldr	r3, [pc, #576]	; (8001d40 <Protocal+0x2e0>)
 8001b00:	2202      	movs	r2, #2
 8001b02:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001b04:	4b92      	ldr	r3, [pc, #584]	; (8001d50 <Protocal+0x2f0>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001b0a:	4b90      	ldr	r3, [pc, #576]	; (8001d4c <Protocal+0x2ec>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b10;
 8001b10:	4b8c      	ldr	r3, [pc, #560]	; (8001d44 <Protocal+0x2e4>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	011b      	lsls	r3, r3, #4
 8001b16:	b25b      	sxtb	r3, r3
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	b25b      	sxtb	r3, r3
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	4b89      	ldr	r3, [pc, #548]	; (8001d48 <Protocal+0x2e8>)
 8001b22:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0011)
 8001b24:	4b85      	ldr	r3, [pc, #532]	; (8001d3c <Protocal+0x2dc>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d112      	bne.n	8001b52 <Protocal+0xf2>
			{
				Mode = 3;
 8001b2c:	4b84      	ldr	r3, [pc, #528]	; (8001d40 <Protocal+0x2e0>)
 8001b2e:	2203      	movs	r2, #3
 8001b30:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001b32:	4b87      	ldr	r3, [pc, #540]	; (8001d50 <Protocal+0x2f0>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001b38:	4b84      	ldr	r3, [pc, #528]	; (8001d4c <Protocal+0x2ec>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b11;
 8001b3e:	4b81      	ldr	r3, [pc, #516]	; (8001d44 <Protocal+0x2e4>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	f043 0303 	orr.w	r3, r3, #3
 8001b4a:	b25b      	sxtb	r3, r3
 8001b4c:	b2da      	uxtb	r2, r3
 8001b4e:	4b7e      	ldr	r3, [pc, #504]	; (8001d48 <Protocal+0x2e8>)
 8001b50:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0100)
 8001b52:	4b7a      	ldr	r3, [pc, #488]	; (8001d3c <Protocal+0x2dc>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d112      	bne.n	8001b80 <Protocal+0x120>
			{
				Mode = 4;
 8001b5a:	4b79      	ldr	r3, [pc, #484]	; (8001d40 <Protocal+0x2e0>)
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	701a      	strb	r2, [r3, #0]
				State = Frame2;
 8001b60:	4b7b      	ldr	r3, [pc, #492]	; (8001d50 <Protocal+0x2f0>)
 8001b62:	2202      	movs	r2, #2
 8001b64:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8001b66:	4b79      	ldr	r3, [pc, #484]	; (8001d4c <Protocal+0x2ec>)
 8001b68:	2202      	movs	r2, #2
 8001b6a:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b100;
 8001b6c:	4b75      	ldr	r3, [pc, #468]	; (8001d44 <Protocal+0x2e4>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	b25b      	sxtb	r3, r3
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	4b72      	ldr	r3, [pc, #456]	; (8001d48 <Protocal+0x2e8>)
 8001b7e:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0101)
 8001b80:	4b6e      	ldr	r3, [pc, #440]	; (8001d3c <Protocal+0x2dc>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b05      	cmp	r3, #5
 8001b86:	d112      	bne.n	8001bae <Protocal+0x14e>
			{
				Mode = 5;
 8001b88:	4b6d      	ldr	r3, [pc, #436]	; (8001d40 <Protocal+0x2e0>)
 8001b8a:	2205      	movs	r2, #5
 8001b8c:	701a      	strb	r2, [r3, #0]
				State = Frame2;
 8001b8e:	4b70      	ldr	r3, [pc, #448]	; (8001d50 <Protocal+0x2f0>)
 8001b90:	2202      	movs	r2, #2
 8001b92:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8001b94:	4b6d      	ldr	r3, [pc, #436]	; (8001d4c <Protocal+0x2ec>)
 8001b96:	2202      	movs	r2, #2
 8001b98:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b101;
 8001b9a:	4b6a      	ldr	r3, [pc, #424]	; (8001d44 <Protocal+0x2e4>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	011b      	lsls	r3, r3, #4
 8001ba0:	b25b      	sxtb	r3, r3
 8001ba2:	f043 0305 	orr.w	r3, r3, #5
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4b67      	ldr	r3, [pc, #412]	; (8001d48 <Protocal+0x2e8>)
 8001bac:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0110)
 8001bae:	4b63      	ldr	r3, [pc, #396]	; (8001d3c <Protocal+0x2dc>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b06      	cmp	r3, #6
 8001bb4:	d112      	bne.n	8001bdc <Protocal+0x17c>
			{
				Mode = 6;
 8001bb6:	4b62      	ldr	r3, [pc, #392]	; (8001d40 <Protocal+0x2e0>)
 8001bb8:	2206      	movs	r2, #6
 8001bba:	701a      	strb	r2, [r3, #0]
				State = Frame2;
 8001bbc:	4b64      	ldr	r3, [pc, #400]	; (8001d50 <Protocal+0x2f0>)
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8001bc2:	4b62      	ldr	r3, [pc, #392]	; (8001d4c <Protocal+0x2ec>)
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b110;
 8001bc8:	4b5e      	ldr	r3, [pc, #376]	; (8001d44 <Protocal+0x2e4>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	011b      	lsls	r3, r3, #4
 8001bce:	b25b      	sxtb	r3, r3
 8001bd0:	f043 0306 	orr.w	r3, r3, #6
 8001bd4:	b25b      	sxtb	r3, r3
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	4b5b      	ldr	r3, [pc, #364]	; (8001d48 <Protocal+0x2e8>)
 8001bda:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0111)
 8001bdc:	4b57      	ldr	r3, [pc, #348]	; (8001d3c <Protocal+0x2dc>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b07      	cmp	r3, #7
 8001be2:	d112      	bne.n	8001c0a <Protocal+0x1aa>
			{
				Mode = 7;
 8001be4:	4b56      	ldr	r3, [pc, #344]	; (8001d40 <Protocal+0x2e0>)
 8001be6:	2207      	movs	r2, #7
 8001be8:	701a      	strb	r2, [r3, #0]
				State = Frame3;
 8001bea:	4b59      	ldr	r3, [pc, #356]	; (8001d50 <Protocal+0x2f0>)
 8001bec:	2203      	movs	r2, #3
 8001bee:	701a      	strb	r2, [r3, #0]
				Frame = 3;
 8001bf0:	4b56      	ldr	r3, [pc, #344]	; (8001d4c <Protocal+0x2ec>)
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b111;
 8001bf6:	4b53      	ldr	r3, [pc, #332]	; (8001d44 <Protocal+0x2e4>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	011b      	lsls	r3, r3, #4
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	f043 0307 	orr.w	r3, r3, #7
 8001c02:	b25b      	sxtb	r3, r3
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4b50      	ldr	r3, [pc, #320]	; (8001d48 <Protocal+0x2e8>)
 8001c08:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1000)
 8001c0a:	4b4c      	ldr	r3, [pc, #304]	; (8001d3c <Protocal+0x2dc>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b08      	cmp	r3, #8
 8001c10:	d112      	bne.n	8001c38 <Protocal+0x1d8>
			{
				Mode = 8;
 8001c12:	4b4b      	ldr	r3, [pc, #300]	; (8001d40 <Protocal+0x2e0>)
 8001c14:	2208      	movs	r2, #8
 8001c16:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001c18:	4b4d      	ldr	r3, [pc, #308]	; (8001d50 <Protocal+0x2f0>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001c1e:	4b4b      	ldr	r3, [pc, #300]	; (8001d4c <Protocal+0x2ec>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1000;
 8001c24:	4b47      	ldr	r3, [pc, #284]	; (8001d44 <Protocal+0x2e4>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	011b      	lsls	r3, r3, #4
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	f043 0308 	orr.w	r3, r3, #8
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	4b44      	ldr	r3, [pc, #272]	; (8001d48 <Protocal+0x2e8>)
 8001c36:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1001)
 8001c38:	4b40      	ldr	r3, [pc, #256]	; (8001d3c <Protocal+0x2dc>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b09      	cmp	r3, #9
 8001c3e:	d112      	bne.n	8001c66 <Protocal+0x206>
			{
				Mode = 9;
 8001c40:	4b3f      	ldr	r3, [pc, #252]	; (8001d40 <Protocal+0x2e0>)
 8001c42:	2209      	movs	r2, #9
 8001c44:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001c46:	4b42      	ldr	r3, [pc, #264]	; (8001d50 <Protocal+0x2f0>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001c4c:	4b3f      	ldr	r3, [pc, #252]	; (8001d4c <Protocal+0x2ec>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1001;
 8001c52:	4b3c      	ldr	r3, [pc, #240]	; (8001d44 <Protocal+0x2e4>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	011b      	lsls	r3, r3, #4
 8001c58:	b25b      	sxtb	r3, r3
 8001c5a:	f043 0309 	orr.w	r3, r3, #9
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b39      	ldr	r3, [pc, #228]	; (8001d48 <Protocal+0x2e8>)
 8001c64:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1010)
 8001c66:	4b35      	ldr	r3, [pc, #212]	; (8001d3c <Protocal+0x2dc>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b0a      	cmp	r3, #10
 8001c6c:	d112      	bne.n	8001c94 <Protocal+0x234>
			{
				Mode = 10;
 8001c6e:	4b34      	ldr	r3, [pc, #208]	; (8001d40 <Protocal+0x2e0>)
 8001c70:	220a      	movs	r2, #10
 8001c72:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001c74:	4b36      	ldr	r3, [pc, #216]	; (8001d50 <Protocal+0x2f0>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001c7a:	4b34      	ldr	r3, [pc, #208]	; (8001d4c <Protocal+0x2ec>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1010;
 8001c80:	4b30      	ldr	r3, [pc, #192]	; (8001d44 <Protocal+0x2e4>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	b25b      	sxtb	r3, r3
 8001c88:	f043 030a 	orr.w	r3, r3, #10
 8001c8c:	b25b      	sxtb	r3, r3
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <Protocal+0x2e8>)
 8001c92:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1011)
 8001c94:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <Protocal+0x2dc>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b0b      	cmp	r3, #11
 8001c9a:	d112      	bne.n	8001cc2 <Protocal+0x262>
			{
				Mode = 11;
 8001c9c:	4b28      	ldr	r3, [pc, #160]	; (8001d40 <Protocal+0x2e0>)
 8001c9e:	220b      	movs	r2, #11
 8001ca0:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001ca2:	4b2b      	ldr	r3, [pc, #172]	; (8001d50 <Protocal+0x2f0>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001ca8:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <Protocal+0x2ec>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1011;
 8001cae:	4b25      	ldr	r3, [pc, #148]	; (8001d44 <Protocal+0x2e4>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	011b      	lsls	r3, r3, #4
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	f043 030b 	orr.w	r3, r3, #11
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <Protocal+0x2e8>)
 8001cc0:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1100)
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	; (8001d3c <Protocal+0x2dc>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b0c      	cmp	r3, #12
 8001cc8:	d112      	bne.n	8001cf0 <Protocal+0x290>
			{
				Mode = 12;
 8001cca:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <Protocal+0x2e0>)
 8001ccc:	220c      	movs	r2, #12
 8001cce:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	; (8001d50 <Protocal+0x2f0>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001cd6:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <Protocal+0x2ec>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1100;
 8001cdc:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <Protocal+0x2e4>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	b25b      	sxtb	r3, r3
 8001ce4:	f043 030c 	orr.w	r3, r3, #12
 8001ce8:	b25b      	sxtb	r3, r3
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <Protocal+0x2e8>)
 8001cee:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1101)
 8001cf0:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <Protocal+0x2dc>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b0d      	cmp	r3, #13
 8001cf6:	d112      	bne.n	8001d1e <Protocal+0x2be>
			{
				Mode = 13;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <Protocal+0x2e0>)
 8001cfa:	220d      	movs	r2, #13
 8001cfc:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001cfe:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <Protocal+0x2f0>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <Protocal+0x2ec>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1101;
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <Protocal+0x2e4>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	011b      	lsls	r3, r3, #4
 8001d10:	b25b      	sxtb	r3, r3
 8001d12:	f043 030d 	orr.w	r3, r3, #13
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <Protocal+0x2e8>)
 8001d1c:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1110)
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <Protocal+0x2dc>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b0e      	cmp	r3, #14
 8001d24:	f040 80a7 	bne.w	8001e76 <Protocal+0x416>
			{
				Mode = 14;
 8001d28:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <Protocal+0x2e0>)
 8001d2a:	220e      	movs	r2, #14
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	e011      	b.n	8001d54 <Protocal+0x2f4>
 8001d30:	200002f6 	.word	0x200002f6
 8001d34:	200002f7 	.word	0x200002f7
 8001d38:	200003be 	.word	0x200003be
 8001d3c:	200003c3 	.word	0x200003c3
 8001d40:	200002f4 	.word	0x200002f4
 8001d44:	2000001c 	.word	0x2000001c
 8001d48:	200003c4 	.word	0x200003c4
 8001d4c:	200002f5 	.word	0x200002f5
 8001d50:	200003c2 	.word	0x200003c2
				State = Frame1;
 8001d54:	4b4a      	ldr	r3, [pc, #296]	; (8001e80 <Protocal+0x420>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <Protocal+0x424>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1110;
 8001d60:	4b49      	ldr	r3, [pc, #292]	; (8001e88 <Protocal+0x428>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	f043 030e 	orr.w	r3, r3, #14
 8001d6c:	b25b      	sxtb	r3, r3
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b46      	ldr	r3, [pc, #280]	; (8001e8c <Protocal+0x42c>)
 8001d72:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			State = Idle;
		}
		break;
 8001d74:	e07f      	b.n	8001e76 <Protocal+0x416>
			State = Idle;
 8001d76:	4b42      	ldr	r3, [pc, #264]	; (8001e80 <Protocal+0x420>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
		break;
 8001d7c:	e07b      	b.n	8001e76 <Protocal+0x416>
	case Frame1:
		frame1 = dataIn;
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4b43      	ldr	r3, [pc, #268]	; (8001e90 <Protocal+0x430>)
 8001d84:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData);
 8001d86:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <Protocal+0x42c>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	4a3e      	ldr	r2, [pc, #248]	; (8001e84 <Protocal+0x424>)
 8001d8c:	7811      	ldrb	r1, [r2, #0]
 8001d8e:	4a41      	ldr	r2, [pc, #260]	; (8001e94 <Protocal+0x434>)
 8001d90:	8812      	ldrh	r2, [r2, #0]
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 f88f 	bl	8001eb8 <CheckSumFunction>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4b3e      	ldr	r3, [pc, #248]	; (8001e98 <Protocal+0x438>)
 8001da0:	701a      	strb	r2, [r3, #0]
			if (frame1 == checksumtest)
 8001da2:	4b3b      	ldr	r3, [pc, #236]	; (8001e90 <Protocal+0x430>)
 8001da4:	781a      	ldrb	r2, [r3, #0]
 8001da6:	4b3c      	ldr	r3, [pc, #240]	; (8001e98 <Protocal+0x438>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d113      	bne.n	8001dd6 <Protocal+0x376>
			{
				UARTsuccess += 1;
 8001dae:	4b3b      	ldr	r3, [pc, #236]	; (8001e9c <Protocal+0x43c>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	3301      	adds	r3, #1
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4b39      	ldr	r3, [pc, #228]	; (8001e9c <Protocal+0x43c>)
 8001db8:	701a      	strb	r2, [r3, #0]
//				UARTTxWrite(&UART2, (uint8_t*)Ack1, 3);
				uint8_t temp[] = {0x58, 0b01110101};
 8001dba:	f247 5358 	movw	r3, #30040	; 0x7558
 8001dbe:	81bb      	strh	r3, [r7, #12]
				UARTTxWrite(&UART2, temp, 2);
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4835      	ldr	r0, [pc, #212]	; (8001ea0 <Protocal+0x440>)
 8001dca:	f7ff fe01 	bl	80019d0 <UARTTxWrite>
				State = Idle;
 8001dce:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <Protocal+0x420>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
			{
				Mode = 0;
				UARTerror += 1;
				State = Idle;
			}
		break;
 8001dd4:	e050      	b.n	8001e78 <Protocal+0x418>
				Mode = 0;
 8001dd6:	4b33      	ldr	r3, [pc, #204]	; (8001ea4 <Protocal+0x444>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	701a      	strb	r2, [r3, #0]
				UARTerror += 1;
 8001ddc:	4b32      	ldr	r3, [pc, #200]	; (8001ea8 <Protocal+0x448>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	3301      	adds	r3, #1
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	4b30      	ldr	r3, [pc, #192]	; (8001ea8 <Protocal+0x448>)
 8001de6:	701a      	strb	r2, [r3, #0]
				State = Idle;
 8001de8:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <Protocal+0x420>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
		break;
 8001dee:	e043      	b.n	8001e78 <Protocal+0x418>

	case Frame2:
		CollectedData = dataIn;
 8001df0:	88fa      	ldrh	r2, [r7, #6]
 8001df2:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <Protocal+0x434>)
 8001df4:	801a      	strh	r2, [r3, #0]
		State = CheckSum2;
 8001df6:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <Protocal+0x420>)
 8001df8:	2204      	movs	r2, #4
 8001dfa:	701a      	strb	r2, [r3, #0]
		break;
 8001dfc:	e03c      	b.n	8001e78 <Protocal+0x418>
	case CheckSum2:
		frame2 = dataIn;
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <Protocal+0x44c>)
 8001e04:	701a      	strb	r2, [r3, #0]
		test = CheckSum + CollectedData;//test
 8001e06:	4b23      	ldr	r3, [pc, #140]	; (8001e94 <Protocal+0x434>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <Protocal+0x42c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	4413      	add	r3, r2
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <Protocal+0x450>)
 8001e16:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData);
 8001e18:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <Protocal+0x42c>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4a19      	ldr	r2, [pc, #100]	; (8001e84 <Protocal+0x424>)
 8001e1e:	7811      	ldrb	r1, [r2, #0]
 8001e20:	4a1c      	ldr	r2, [pc, #112]	; (8001e94 <Protocal+0x434>)
 8001e22:	8812      	ldrh	r2, [r2, #0]
 8001e24:	b2d2      	uxtb	r2, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 f846 	bl	8001eb8 <CheckSumFunction>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <Protocal+0x438>)
 8001e32:	701a      	strb	r2, [r3, #0]
		if (frame2 == checksumtest)
 8001e34:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <Protocal+0x44c>)
 8001e36:	781a      	ldrb	r2, [r3, #0]
 8001e38:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <Protocal+0x438>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d109      	bne.n	8001e54 <Protocal+0x3f4>
		{
			UARTsuccess += 1;
 8001e40:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <Protocal+0x43c>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <Protocal+0x43c>)
 8001e4a:	701a      	strb	r2, [r3, #0]
			State = Idle;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <Protocal+0x420>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
		{
			UARTerror += 1;
			State = Idle;
		}

		break;
 8001e52:	e011      	b.n	8001e78 <Protocal+0x418>
			UARTerror += 1;
 8001e54:	4b14      	ldr	r3, [pc, #80]	; (8001ea8 <Protocal+0x448>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	4b12      	ldr	r3, [pc, #72]	; (8001ea8 <Protocal+0x448>)
 8001e5e:	701a      	strb	r2, [r3, #0]
			State = Idle;
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <Protocal+0x420>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
		break;
 8001e66:	e007      	b.n	8001e78 <Protocal+0x418>

	case Frame3:
		frame3 += 1;
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <Protocal+0x454>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	4b10      	ldr	r3, [pc, #64]	; (8001eb4 <Protocal+0x454>)
 8001e72:	701a      	strb	r2, [r3, #0]
		break;
 8001e74:	e000      	b.n	8001e78 <Protocal+0x418>
		break;
 8001e76:	bf00      	nop
//			UARTTxWrite(uart, temp, 11);
//		}
//		State = DNMXP_idle;
//		break;
	}
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	200003c2 	.word	0x200003c2
 8001e84:	200002f5 	.word	0x200002f5
 8001e88:	2000001c 	.word	0x2000001c
 8001e8c:	200003c4 	.word	0x200003c4
 8001e90:	200003ba 	.word	0x200003ba
 8001e94:	200003c6 	.word	0x200003c6
 8001e98:	200003c0 	.word	0x200003c0
 8001e9c:	200002f6 	.word	0x200002f6
 8001ea0:	200002dc 	.word	0x200002dc
 8001ea4:	200002f4 	.word	0x200002f4
 8001ea8:	200002f7 	.word	0x200002f7
 8001eac:	200003bb 	.word	0x200003bb
 8001eb0:	200003b9 	.word	0x200003b9
 8001eb4:	200003bc 	.word	0x200003bc

08001eb8 <CheckSumFunction>:

int16_t CheckSumFunction(uint8_t CheckSum, uint8_t Frame, uint8_t Data)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	71bb      	strb	r3, [r7, #6]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	717b      	strb	r3, [r7, #5]
	uint16_t result = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	81fb      	strh	r3, [r7, #14]
	if (Frame == 1)
 8001ece:	79bb      	ldrb	r3, [r7, #6]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d103      	bne.n	8001edc <CheckSumFunction+0x24>
	{
		result = ~(CheckSum);
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 2)
 8001edc:	79bb      	ldrb	r3, [r7, #6]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d107      	bne.n	8001ef2 <CheckSumFunction+0x3a>
	{
		result = ~((CheckSum)+Data);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	797b      	ldrb	r3, [r7, #5]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 3)
 8001ef2:	79bb      	ldrb	r3, [r7, #6]
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	d107      	bne.n	8001f08 <CheckSumFunction+0x50>
	{
		result = ~((CheckSum)+Data);
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	797b      	ldrb	r3, [r7, #5]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	4413      	add	r3, r2
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	81fb      	strh	r3, [r7, #14]
	}
	return result;
 8001f08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <SetHome>:
void SetHome()
{
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	HomeSignal[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) ; //Read set home
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	4836      	ldr	r0, [pc, #216]	; (8001ff8 <SetHome+0xe0>)
 8001f20:	f002 f84e 	bl	8003fc0 <HAL_GPIO_ReadPin>
 8001f24:	4603      	mov	r3, r0
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b34      	ldr	r3, [pc, #208]	; (8001ffc <SetHome+0xe4>)
 8001f2a:	701a      	strb	r2, [r3, #0]
	sum = HomeSignal[0] + HomeSignal[1]+ HomeSignal[2]+ HomeSignal[3]+ HomeSignal[4]+ HomeSignal[5]+ HomeSignal[6]+ HomeSignal[7];
 8001f2c:	4b33      	ldr	r3, [pc, #204]	; (8001ffc <SetHome+0xe4>)
 8001f2e:	781a      	ldrb	r2, [r3, #0]
 8001f30:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <SetHome+0xe4>)
 8001f32:	785b      	ldrb	r3, [r3, #1]
 8001f34:	4413      	add	r3, r2
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <SetHome+0xe4>)
 8001f3a:	789b      	ldrb	r3, [r3, #2]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	4b2e      	ldr	r3, [pc, #184]	; (8001ffc <SetHome+0xe4>)
 8001f42:	78db      	ldrb	r3, [r3, #3]
 8001f44:	4413      	add	r3, r2
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	4b2c      	ldr	r3, [pc, #176]	; (8001ffc <SetHome+0xe4>)
 8001f4a:	791b      	ldrb	r3, [r3, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <SetHome+0xe4>)
 8001f52:	795b      	ldrb	r3, [r3, #5]
 8001f54:	4413      	add	r3, r2
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <SetHome+0xe4>)
 8001f5a:	799b      	ldrb	r3, [r3, #6]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <SetHome+0xe4>)
 8001f62:	79db      	ldrb	r3, [r3, #7]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	4b25      	ldr	r3, [pc, #148]	; (8002000 <SetHome+0xe8>)
 8001f6a:	701a      	strb	r2, [r3, #0]

	if (SetHomeFlag == 0)
 8001f6c:	4b25      	ldr	r3, [pc, #148]	; (8002004 <SetHome+0xec>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d110      	bne.n	8001f96 <SetHome+0x7e>
	{
		request = 5;
 8001f74:	4b24      	ldr	r3, [pc, #144]	; (8002008 <SetHome+0xf0>)
 8001f76:	4a25      	ldr	r2, [pc, #148]	; (800200c <SetHome+0xf4>)
 8001f78:	601a      	str	r2, [r3, #0]
		if (sum > 0)
 8001f7a:	4b21      	ldr	r3, [pc, #132]	; (8002000 <SetHome+0xe8>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d009      	beq.n	8001f96 <SetHome+0x7e>
		{
			SetHomeFlag = 1;
 8001f82:	4b20      	ldr	r3, [pc, #128]	; (8002004 <SetHome+0xec>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]
			SetHomeTimeStamp = micros();
 8001f88:	f000 fe34 	bl	8002bf4 <micros>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	491f      	ldr	r1, [pc, #124]	; (8002010 <SetHome+0xf8>)
 8001f92:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
	if (SetHomeFlag == 1)
 8001f96:	4b1b      	ldr	r3, [pc, #108]	; (8002004 <SetHome+0xec>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d113      	bne.n	8001fc6 <SetHome+0xae>
	{
		request = 0;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <SetHome+0xf0>)
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
		if (micros()-SetHomeTimeStamp > 1000000)
 8001fa6:	f000 fe25 	bl	8002bf4 <micros>
 8001faa:	4b19      	ldr	r3, [pc, #100]	; (8002010 <SetHome+0xf8>)
 8001fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb0:	1a84      	subs	r4, r0, r2
 8001fb2:	eb61 0503 	sbc.w	r5, r1, r3
 8001fb6:	4b17      	ldr	r3, [pc, #92]	; (8002014 <SetHome+0xfc>)
 8001fb8:	429c      	cmp	r4, r3
 8001fba:	f175 0300 	sbcs.w	r3, r5, #0
 8001fbe:	d302      	bcc.n	8001fc6 <SetHome+0xae>
		{
			SetHomeFlag = 2;
 8001fc0:	4b10      	ldr	r3, [pc, #64]	; (8002004 <SetHome+0xec>)
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	701a      	strb	r2, [r3, #0]
		}
	}
	if (SetHomeFlag == 2)
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <SetHome+0xec>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d112      	bne.n	8001ff4 <SetHome+0xdc>
	{
		request = -0.5;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <SetHome+0xf0>)
 8001fd0:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8001fd4:	601a      	str	r2, [r3, #0]
		if (sum > 0)
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <SetHome+0xe8>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d00a      	beq.n	8001ff4 <SetHome+0xdc>
		{
			request = 0;
 8001fde:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <SetHome+0xf0>)
 8001fe0:	f04f 0200 	mov.w	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
			htim3.Instance->CNT = 0;
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <SetHome+0x100>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2200      	movs	r2, #0
 8001fec:	625a      	str	r2, [r3, #36]	; 0x24
			SetHomeFlag = 3;
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SetHome+0xec>)
 8001ff0:	2203      	movs	r2, #3
 8001ff2:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001ff4:	bf00      	nop
 8001ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff8:	40020800 	.word	0x40020800
 8001ffc:	20000370 	.word	0x20000370
 8002000:	2000037a 	.word	0x2000037a
 8002004:	20000378 	.word	0x20000378
 8002008:	2000039c 	.word	0x2000039c
 800200c:	40a00000 	.word	0x40a00000
 8002010:	20000380 	.word	0x20000380
 8002014:	000f4241 	.word	0x000f4241
 8002018:	20000190 	.word	0x20000190
 800201c:	00000000 	.word	0x00000000

08002020 <Trajec>:


void Trajec()
{
 8002020:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002024:	b088      	sub	sp, #32
 8002026:	af00      	add	r7, sp, #0
	float Vmax = 10 ; //rpm
 8002028:	4bbb      	ldr	r3, [pc, #748]	; (8002318 <Trajec+0x2f8>)
 800202a:	61fb      	str	r3, [r7, #28]
	Vmax = Vmax * 0.10472 ; //rad per sec
 800202c:	69f8      	ldr	r0, [r7, #28]
 800202e:	f7fe fa37 	bl	80004a0 <__aeabi_f2d>
 8002032:	a3ad      	add	r3, pc, #692	; (adr r3, 80022e8 <Trajec+0x2c8>)
 8002034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002038:	f7fe fa8a 	bl	8000550 <__aeabi_dmul>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f7fe fd34 	bl	8000ab0 <__aeabi_d2f>
 8002048:	4603      	mov	r3, r0
 800204a:	61fb      	str	r3, [r7, #28]
	float Amax = 0.5 ;  //rad per sec square
 800204c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002050:	61bb      	str	r3, [r7, #24]
	if (ST == 0)
 8002052:	4bb2      	ldr	r3, [pc, #712]	; (800231c <Trajec+0x2fc>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d129      	bne.n	80020ae <Trajec+0x8e>
	{
		StartTime = micros() ;
 800205a:	f000 fdcb 	bl	8002bf4 <micros>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f7fe fe3b 	bl	8000ce0 <__aeabi_ul2f>
 800206a:	4603      	mov	r3, r0
 800206c:	4aac      	ldr	r2, [pc, #688]	; (8002320 <Trajec+0x300>)
 800206e:	6013      	str	r3, [r2, #0]
		ST = 1 ;
 8002070:	4baa      	ldr	r3, [pc, #680]	; (800231c <Trajec+0x2fc>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
		StartPos = Degree * 3.14159 / 180.0 ; //rad
 8002076:	4bab      	ldr	r3, [pc, #684]	; (8002324 <Trajec+0x304>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fa10 	bl	80004a0 <__aeabi_f2d>
 8002080:	a39b      	add	r3, pc, #620	; (adr r3, 80022f0 <Trajec+0x2d0>)
 8002082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002086:	f7fe fa63 	bl	8000550 <__aeabi_dmul>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4610      	mov	r0, r2
 8002090:	4619      	mov	r1, r3
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	4ba4      	ldr	r3, [pc, #656]	; (8002328 <Trajec+0x308>)
 8002098:	f7fe fb84 	bl	80007a4 <__aeabi_ddiv>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	4610      	mov	r0, r2
 80020a2:	4619      	mov	r1, r3
 80020a4:	f7fe fd04 	bl	8000ab0 <__aeabi_d2f>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4aa0      	ldr	r2, [pc, #640]	; (800232c <Trajec+0x30c>)
 80020ac:	6013      	str	r3, [r2, #0]
	}
	tau = (micros() - StartTime) / 1000000 ; //sec
 80020ae:	f000 fda1 	bl	8002bf4 <micros>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4610      	mov	r0, r2
 80020b8:	4619      	mov	r1, r3
 80020ba:	f7fe fe11 	bl	8000ce0 <__aeabi_ul2f>
 80020be:	ee07 0a10 	vmov	s14, r0
 80020c2:	4b97      	ldr	r3, [pc, #604]	; (8002320 <Trajec+0x300>)
 80020c4:	edd3 7a00 	vldr	s15, [r3]
 80020c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020cc:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002330 <Trajec+0x310>
 80020d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020d4:	4b97      	ldr	r3, [pc, #604]	; (8002334 <Trajec+0x314>)
 80020d6:	edc3 7a00 	vstr	s15, [r3]

	Qi = StartPos ;
 80020da:	4b94      	ldr	r3, [pc, #592]	; (800232c <Trajec+0x30c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a96      	ldr	r2, [pc, #600]	; (8002338 <Trajec+0x318>)
 80020e0:	6013      	str	r3, [r2, #0]
	Qf = FinalPos * 3.14159 / 180.0 ;
 80020e2:	4b96      	ldr	r3, [pc, #600]	; (800233c <Trajec+0x31c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe f9da 	bl	80004a0 <__aeabi_f2d>
 80020ec:	a380      	add	r3, pc, #512	; (adr r3, 80022f0 <Trajec+0x2d0>)
 80020ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f2:	f7fe fa2d 	bl	8000550 <__aeabi_dmul>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4610      	mov	r0, r2
 80020fc:	4619      	mov	r1, r3
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	4b89      	ldr	r3, [pc, #548]	; (8002328 <Trajec+0x308>)
 8002104:	f7fe fb4e 	bl	80007a4 <__aeabi_ddiv>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	f7fe fcce 	bl	8000ab0 <__aeabi_d2f>
 8002114:	4603      	mov	r3, r0
 8002116:	4a8a      	ldr	r2, [pc, #552]	; (8002340 <Trajec+0x320>)
 8002118:	6013      	str	r3, [r2, #0]

	if (Qf - Qi > 3.14159265)
 800211a:	4b89      	ldr	r3, [pc, #548]	; (8002340 <Trajec+0x320>)
 800211c:	ed93 7a00 	vldr	s14, [r3]
 8002120:	4b85      	ldr	r3, [pc, #532]	; (8002338 <Trajec+0x318>)
 8002122:	edd3 7a00 	vldr	s15, [r3]
 8002126:	ee77 7a67 	vsub.f32	s15, s14, s15
 800212a:	ee17 0a90 	vmov	r0, s15
 800212e:	f7fe f9b7 	bl	80004a0 <__aeabi_f2d>
 8002132:	a371      	add	r3, pc, #452	; (adr r3, 80022f8 <Trajec+0x2d8>)
 8002134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002138:	f7fe fc9a 	bl	8000a70 <__aeabi_dcmpgt>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d012      	beq.n	8002168 <Trajec+0x148>
	{
		Qi += 2*3.14159265;
 8002142:	4b7d      	ldr	r3, [pc, #500]	; (8002338 <Trajec+0x318>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe f9aa 	bl	80004a0 <__aeabi_f2d>
 800214c:	a36c      	add	r3, pc, #432	; (adr r3, 8002300 <Trajec+0x2e0>)
 800214e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002152:	f7fe f847 	bl	80001e4 <__adddf3>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4610      	mov	r0, r2
 800215c:	4619      	mov	r1, r3
 800215e:	f7fe fca7 	bl	8000ab0 <__aeabi_d2f>
 8002162:	4603      	mov	r3, r0
 8002164:	4a74      	ldr	r2, [pc, #464]	; (8002338 <Trajec+0x318>)
 8002166:	6013      	str	r3, [r2, #0]
	}
	if (Qf - Qi < -3.14159265)
 8002168:	4b75      	ldr	r3, [pc, #468]	; (8002340 <Trajec+0x320>)
 800216a:	ed93 7a00 	vldr	s14, [r3]
 800216e:	4b72      	ldr	r3, [pc, #456]	; (8002338 <Trajec+0x318>)
 8002170:	edd3 7a00 	vldr	s15, [r3]
 8002174:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002178:	ee17 0a90 	vmov	r0, s15
 800217c:	f7fe f990 	bl	80004a0 <__aeabi_f2d>
 8002180:	a361      	add	r3, pc, #388	; (adr r3, 8002308 <Trajec+0x2e8>)
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	f7fe fc55 	bl	8000a34 <__aeabi_dcmplt>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d012      	beq.n	80021b6 <Trajec+0x196>
	{
		Qf += 2*3.14159265;
 8002190:	4b6b      	ldr	r3, [pc, #428]	; (8002340 <Trajec+0x320>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe f983 	bl	80004a0 <__aeabi_f2d>
 800219a:	a359      	add	r3, pc, #356	; (adr r3, 8002300 <Trajec+0x2e0>)
 800219c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a0:	f7fe f820 	bl	80001e4 <__adddf3>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7fe fc80 	bl	8000ab0 <__aeabi_d2f>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4a63      	ldr	r2, [pc, #396]	; (8002340 <Trajec+0x320>)
 80021b4:	6013      	str	r3, [r2, #0]
	}
	TA1= (40.0 * sqrt(3.0))*(Qf - Qi);
 80021b6:	4b62      	ldr	r3, [pc, #392]	; (8002340 <Trajec+0x320>)
 80021b8:	ed93 7a00 	vldr	s14, [r3]
 80021bc:	4b5e      	ldr	r3, [pc, #376]	; (8002338 <Trajec+0x318>)
 80021be:	edd3 7a00 	vldr	s15, [r3]
 80021c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c6:	ee17 0a90 	vmov	r0, s15
 80021ca:	f7fe f969 	bl	80004a0 <__aeabi_f2d>
 80021ce:	a350      	add	r3, pc, #320	; (adr r3, 8002310 <Trajec+0x2f0>)
 80021d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d4:	f7fe f9bc 	bl	8000550 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fc66 	bl	8000ab0 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4a57      	ldr	r2, [pc, #348]	; (8002344 <Trajec+0x324>)
 80021e8:	6013      	str	r3, [r2, #0]
	TA2 = TA1/(3.0*Amax) ;
 80021ea:	4b56      	ldr	r3, [pc, #344]	; (8002344 <Trajec+0x324>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe f956 	bl	80004a0 <__aeabi_f2d>
 80021f4:	4680      	mov	r8, r0
 80021f6:	4689      	mov	r9, r1
 80021f8:	69b8      	ldr	r0, [r7, #24]
 80021fa:	f7fe f951 	bl	80004a0 <__aeabi_f2d>
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	4b51      	ldr	r3, [pc, #324]	; (8002348 <Trajec+0x328>)
 8002204:	f7fe f9a4 	bl	8000550 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4640      	mov	r0, r8
 800220e:	4649      	mov	r1, r9
 8002210:	f7fe fac8 	bl	80007a4 <__aeabi_ddiv>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	4610      	mov	r0, r2
 800221a:	4619      	mov	r1, r3
 800221c:	f7fe fc48 	bl	8000ab0 <__aeabi_d2f>
 8002220:	4603      	mov	r3, r0
 8002222:	4a4a      	ldr	r2, [pc, #296]	; (800234c <Trajec+0x32c>)
 8002224:	6013      	str	r3, [r2, #0]
	if (TA2 >= 0)
 8002226:	4b49      	ldr	r3, [pc, #292]	; (800234c <Trajec+0x32c>)
 8002228:	edd3 7a00 	vldr	s15, [r3]
 800222c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002234:	db04      	blt.n	8002240 <Trajec+0x220>
	{
		TA3 = TA2;
 8002236:	4b45      	ldr	r3, [pc, #276]	; (800234c <Trajec+0x32c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a45      	ldr	r2, [pc, #276]	; (8002350 <Trajec+0x330>)
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	e00c      	b.n	800225a <Trajec+0x23a>
	}
	else
	{
		TA3 = TA2 - (2*TA2);
 8002240:	4b42      	ldr	r3, [pc, #264]	; (800234c <Trajec+0x32c>)
 8002242:	ed93 7a00 	vldr	s14, [r3]
 8002246:	4b41      	ldr	r3, [pc, #260]	; (800234c <Trajec+0x32c>)
 8002248:	edd3 7a00 	vldr	s15, [r3]
 800224c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002254:	4b3e      	ldr	r3, [pc, #248]	; (8002350 <Trajec+0x330>)
 8002256:	edc3 7a00 	vstr	s15, [r3]
	}
	TA = sqrt(TA3) / 2.0 ;
 800225a:	4b3d      	ldr	r3, [pc, #244]	; (8002350 <Trajec+0x330>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f7fe f91e 	bl	80004a0 <__aeabi_f2d>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	ec43 2b10 	vmov	d0, r2, r3
 800226c:	f005 fb1a 	bl	80078a4 <sqrt>
 8002270:	ec51 0b10 	vmov	r0, r1, d0
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800227c:	f7fe fa92 	bl	80007a4 <__aeabi_ddiv>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	f7fe fc12 	bl	8000ab0 <__aeabi_d2f>
 800228c:	4603      	mov	r3, r0
 800228e:	4a31      	ldr	r2, [pc, #196]	; (8002354 <Trajec+0x334>)
 8002290:	6013      	str	r3, [r2, #0]

	TV1 = (15*Qf - 15*Qi)/(8*Vmax);
 8002292:	4b2b      	ldr	r3, [pc, #172]	; (8002340 <Trajec+0x320>)
 8002294:	edd3 7a00 	vldr	s15, [r3]
 8002298:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800229c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022a0:	4b25      	ldr	r3, [pc, #148]	; (8002338 <Trajec+0x318>)
 80022a2:	edd3 7a00 	vldr	s15, [r3]
 80022a6:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80022aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022ae:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80022b6:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022c2:	4b25      	ldr	r3, [pc, #148]	; (8002358 <Trajec+0x338>)
 80022c4:	edc3 7a00 	vstr	s15, [r3]
	if (TV1 >= 0)
 80022c8:	4b23      	ldr	r3, [pc, #140]	; (8002358 <Trajec+0x338>)
 80022ca:	edd3 7a00 	vldr	s15, [r3]
 80022ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d6:	db43      	blt.n	8002360 <Trajec+0x340>
	{
		TV = TV1;
 80022d8:	4b1f      	ldr	r3, [pc, #124]	; (8002358 <Trajec+0x338>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1f      	ldr	r2, [pc, #124]	; (800235c <Trajec+0x33c>)
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	e04b      	b.n	800237a <Trajec+0x35a>
 80022e2:	bf00      	nop
 80022e4:	f3af 8000 	nop.w
 80022e8:	0f3cb3e5 	.word	0x0f3cb3e5
 80022ec:	3fbaceee 	.word	0x3fbaceee
 80022f0:	f01b866e 	.word	0xf01b866e
 80022f4:	400921f9 	.word	0x400921f9
 80022f8:	53c8d4f1 	.word	0x53c8d4f1
 80022fc:	400921fb 	.word	0x400921fb
 8002300:	53c8d4f1 	.word	0x53c8d4f1
 8002304:	401921fb 	.word	0x401921fb
 8002308:	53c8d4f1 	.word	0x53c8d4f1
 800230c:	c00921fb 	.word	0xc00921fb
 8002310:	d1372fea 	.word	0xd1372fea
 8002314:	4051520c 	.word	0x4051520c
 8002318:	41200000 	.word	0x41200000
 800231c:	20000329 	.word	0x20000329
 8002320:	20000324 	.word	0x20000324
 8002324:	200003b4 	.word	0x200003b4
 8002328:	40668000 	.word	0x40668000
 800232c:	20000338 	.word	0x20000338
 8002330:	49742400 	.word	0x49742400
 8002334:	20000350 	.word	0x20000350
 8002338:	2000033c 	.word	0x2000033c
 800233c:	20000018 	.word	0x20000018
 8002340:	20000340 	.word	0x20000340
 8002344:	20000354 	.word	0x20000354
 8002348:	40080000 	.word	0x40080000
 800234c:	20000358 	.word	0x20000358
 8002350:	2000035c 	.word	0x2000035c
 8002354:	20000344 	.word	0x20000344
 8002358:	20000360 	.word	0x20000360
 800235c:	20000348 	.word	0x20000348
	}
	else
	{
		TV = TV1 - (2*TV1);
 8002360:	4bd6      	ldr	r3, [pc, #856]	; (80026bc <Trajec+0x69c>)
 8002362:	ed93 7a00 	vldr	s14, [r3]
 8002366:	4bd5      	ldr	r3, [pc, #852]	; (80026bc <Trajec+0x69c>)
 8002368:	edd3 7a00 	vldr	s15, [r3]
 800236c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002374:	4bd2      	ldr	r3, [pc, #840]	; (80026c0 <Trajec+0x6a0>)
 8002376:	edc3 7a00 	vstr	s15, [r3]
	}

	if (TV > TA)
 800237a:	4bd1      	ldr	r3, [pc, #836]	; (80026c0 <Trajec+0x6a0>)
 800237c:	ed93 7a00 	vldr	s14, [r3]
 8002380:	4bd0      	ldr	r3, [pc, #832]	; (80026c4 <Trajec+0x6a4>)
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800238a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238e:	dd03      	ble.n	8002398 <Trajec+0x378>
	{
		T = TV ;
 8002390:	4bcb      	ldr	r3, [pc, #812]	; (80026c0 <Trajec+0x6a0>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4acc      	ldr	r2, [pc, #816]	; (80026c8 <Trajec+0x6a8>)
 8002396:	6013      	str	r3, [r2, #0]
	}
	if (TV <= TA)
 8002398:	4bc9      	ldr	r3, [pc, #804]	; (80026c0 <Trajec+0x6a0>)
 800239a:	ed93 7a00 	vldr	s14, [r3]
 800239e:	4bc9      	ldr	r3, [pc, #804]	; (80026c4 <Trajec+0x6a4>)
 80023a0:	edd3 7a00 	vldr	s15, [r3]
 80023a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ac:	d803      	bhi.n	80023b6 <Trajec+0x396>
	{
		T = TA ;
 80023ae:	4bc5      	ldr	r3, [pc, #788]	; (80026c4 <Trajec+0x6a4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4ac5      	ldr	r2, [pc, #788]	; (80026c8 <Trajec+0x6a8>)
 80023b4:	6013      	str	r3, [r2, #0]
	}
	float a0 = Qi ;
 80023b6:	4bc5      	ldr	r3, [pc, #788]	; (80026cc <Trajec+0x6ac>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	617b      	str	r3, [r7, #20]
	float a1 = 0 ;
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	613b      	str	r3, [r7, #16]
	float a2 = 0 ;
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
	float a3 = (1 / (2 * (T*T*T))) * (20 * (Qf-Qi)) ;
 80023c8:	4bbf      	ldr	r3, [pc, #764]	; (80026c8 <Trajec+0x6a8>)
 80023ca:	ed93 7a00 	vldr	s14, [r3]
 80023ce:	4bbe      	ldr	r3, [pc, #760]	; (80026c8 <Trajec+0x6a8>)
 80023d0:	edd3 7a00 	vldr	s15, [r3]
 80023d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023d8:	4bbb      	ldr	r3, [pc, #748]	; (80026c8 <Trajec+0x6a8>)
 80023da:	edd3 7a00 	vldr	s15, [r3]
 80023de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023ee:	4bb8      	ldr	r3, [pc, #736]	; (80026d0 <Trajec+0x6b0>)
 80023f0:	edd3 6a00 	vldr	s13, [r3]
 80023f4:	4bb5      	ldr	r3, [pc, #724]	; (80026cc <Trajec+0x6ac>)
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023fe:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8002402:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240a:	edc7 7a02 	vstr	s15, [r7, #8]
	float a4 = (1 / (2 * (T*T*T*T))) * (30 * (Qi-Qf)) ;
 800240e:	4bae      	ldr	r3, [pc, #696]	; (80026c8 <Trajec+0x6a8>)
 8002410:	ed93 7a00 	vldr	s14, [r3]
 8002414:	4bac      	ldr	r3, [pc, #688]	; (80026c8 <Trajec+0x6a8>)
 8002416:	edd3 7a00 	vldr	s15, [r3]
 800241a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800241e:	4baa      	ldr	r3, [pc, #680]	; (80026c8 <Trajec+0x6a8>)
 8002420:	edd3 7a00 	vldr	s15, [r3]
 8002424:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002428:	4ba7      	ldr	r3, [pc, #668]	; (80026c8 <Trajec+0x6a8>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002432:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002436:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800243a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800243e:	4ba3      	ldr	r3, [pc, #652]	; (80026cc <Trajec+0x6ac>)
 8002440:	edd3 6a00 	vldr	s13, [r3]
 8002444:	4ba2      	ldr	r3, [pc, #648]	; (80026d0 <Trajec+0x6b0>)
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800244e:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8002452:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245a:	edc7 7a01 	vstr	s15, [r7, #4]
	float a5 = (1 / (2 * (T*T*T*T*T))) * (12 * (Qf-Qi)) ;
 800245e:	4b9a      	ldr	r3, [pc, #616]	; (80026c8 <Trajec+0x6a8>)
 8002460:	ed93 7a00 	vldr	s14, [r3]
 8002464:	4b98      	ldr	r3, [pc, #608]	; (80026c8 <Trajec+0x6a8>)
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800246e:	4b96      	ldr	r3, [pc, #600]	; (80026c8 <Trajec+0x6a8>)
 8002470:	edd3 7a00 	vldr	s15, [r3]
 8002474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002478:	4b93      	ldr	r3, [pc, #588]	; (80026c8 <Trajec+0x6a8>)
 800247a:	edd3 7a00 	vldr	s15, [r3]
 800247e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002482:	4b91      	ldr	r3, [pc, #580]	; (80026c8 <Trajec+0x6a8>)
 8002484:	edd3 7a00 	vldr	s15, [r3]
 8002488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002490:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002494:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002498:	4b8d      	ldr	r3, [pc, #564]	; (80026d0 <Trajec+0x6b0>)
 800249a:	edd3 6a00 	vldr	s13, [r3]
 800249e:	4b8b      	ldr	r3, [pc, #556]	; (80026cc <Trajec+0x6ac>)
 80024a0:	edd3 7a00 	vldr	s15, [r3]
 80024a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80024a8:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80024ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b4:	edc7 7a00 	vstr	s15, [r7]

	if (micros() - StartTime < T*1000000)
 80024b8:	f000 fb9c 	bl	8002bf4 <micros>
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4610      	mov	r0, r2
 80024c2:	4619      	mov	r1, r3
 80024c4:	f7fe fc0c 	bl	8000ce0 <__aeabi_ul2f>
 80024c8:	ee07 0a10 	vmov	s14, r0
 80024cc:	4b81      	ldr	r3, [pc, #516]	; (80026d4 <Trajec+0x6b4>)
 80024ce:	edd3 7a00 	vldr	s15, [r3]
 80024d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024d6:	4b7c      	ldr	r3, [pc, #496]	; (80026c8 <Trajec+0x6a8>)
 80024d8:	edd3 7a00 	vldr	s15, [r3]
 80024dc:	eddf 6a7e 	vldr	s13, [pc, #504]	; 80026d8 <Trajec+0x6b8>
 80024e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	f140 8156 	bpl.w	800279c <Trajec+0x77c>
	{
		if (micros() - Trajtimestamp > 1500)
 80024f0:	f000 fb80 	bl	8002bf4 <micros>
 80024f4:	4b79      	ldr	r3, [pc, #484]	; (80026dc <Trajec+0x6bc>)
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	1a84      	subs	r4, r0, r2
 80024fc:	eb61 0503 	sbc.w	r5, r1, r3
 8002500:	f240 53dd 	movw	r3, #1501	; 0x5dd
 8002504:	429c      	cmp	r4, r3
 8002506:	f175 0300 	sbcs.w	r3, r5, #0
 800250a:	f0c0 8147 	bcc.w	800279c <Trajec+0x77c>
		{
			position = a0 + a1*tau + a2*tau*tau + a3*tau*tau*tau + a4*tau*tau*tau*tau + a5*tau*tau*tau*tau*tau; //rad
 800250e:	4b74      	ldr	r3, [pc, #464]	; (80026e0 <Trajec+0x6c0>)
 8002510:	ed93 7a00 	vldr	s14, [r3]
 8002514:	edd7 7a04 	vldr	s15, [r7, #16]
 8002518:	ee27 7a27 	vmul.f32	s14, s14, s15
 800251c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002520:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002524:	4b6e      	ldr	r3, [pc, #440]	; (80026e0 <Trajec+0x6c0>)
 8002526:	edd3 6a00 	vldr	s13, [r3]
 800252a:	edd7 7a03 	vldr	s15, [r7, #12]
 800252e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002532:	4b6b      	ldr	r3, [pc, #428]	; (80026e0 <Trajec+0x6c0>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800253c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002540:	4b67      	ldr	r3, [pc, #412]	; (80026e0 <Trajec+0x6c0>)
 8002542:	edd3 6a00 	vldr	s13, [r3]
 8002546:	edd7 7a02 	vldr	s15, [r7, #8]
 800254a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800254e:	4b64      	ldr	r3, [pc, #400]	; (80026e0 <Trajec+0x6c0>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002558:	4b61      	ldr	r3, [pc, #388]	; (80026e0 <Trajec+0x6c0>)
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002566:	4b5e      	ldr	r3, [pc, #376]	; (80026e0 <Trajec+0x6c0>)
 8002568:	edd3 6a00 	vldr	s13, [r3]
 800256c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002570:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002574:	4b5a      	ldr	r3, [pc, #360]	; (80026e0 <Trajec+0x6c0>)
 8002576:	edd3 7a00 	vldr	s15, [r3]
 800257a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800257e:	4b58      	ldr	r3, [pc, #352]	; (80026e0 <Trajec+0x6c0>)
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002588:	4b55      	ldr	r3, [pc, #340]	; (80026e0 <Trajec+0x6c0>)
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002592:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002596:	4b52      	ldr	r3, [pc, #328]	; (80026e0 <Trajec+0x6c0>)
 8002598:	edd3 6a00 	vldr	s13, [r3]
 800259c:	edd7 7a00 	vldr	s15, [r7]
 80025a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025a4:	4b4e      	ldr	r3, [pc, #312]	; (80026e0 <Trajec+0x6c0>)
 80025a6:	edd3 7a00 	vldr	s15, [r3]
 80025aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025ae:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <Trajec+0x6c0>)
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025b8:	4b49      	ldr	r3, [pc, #292]	; (80026e0 <Trajec+0x6c0>)
 80025ba:	edd3 7a00 	vldr	s15, [r3]
 80025be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025c2:	4b47      	ldr	r3, [pc, #284]	; (80026e0 <Trajec+0x6c0>)
 80025c4:	edd3 7a00 	vldr	s15, [r3]
 80025c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d0:	4b44      	ldr	r3, [pc, #272]	; (80026e4 <Trajec+0x6c4>)
 80025d2:	edc3 7a00 	vstr	s15, [r3]
			velocity = a1 + 2*a2*tau + 3*a3*tau*tau + 4*a4*tau*tau*tau + 5*a5*tau*tau*tau*tau; //rad/s
 80025d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80025da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025de:	4b40      	ldr	r3, [pc, #256]	; (80026e0 <Trajec+0x6c0>)
 80025e0:	edd3 7a00 	vldr	s15, [r3]
 80025e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80025f4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80025f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80025fc:	4b38      	ldr	r3, [pc, #224]	; (80026e0 <Trajec+0x6c0>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002606:	4b36      	ldr	r3, [pc, #216]	; (80026e0 <Trajec+0x6c0>)
 8002608:	edd3 7a00 	vldr	s15, [r3]
 800260c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002610:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002614:	edd7 7a01 	vldr	s15, [r7, #4]
 8002618:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800261c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002620:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <Trajec+0x6c0>)
 8002622:	edd3 7a00 	vldr	s15, [r3]
 8002626:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800262a:	4b2d      	ldr	r3, [pc, #180]	; (80026e0 <Trajec+0x6c0>)
 800262c:	edd3 7a00 	vldr	s15, [r3]
 8002630:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002634:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <Trajec+0x6c0>)
 8002636:	edd3 7a00 	vldr	s15, [r3]
 800263a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800263e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002642:	edd7 7a00 	vldr	s15, [r7]
 8002646:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800264a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800264e:	4b24      	ldr	r3, [pc, #144]	; (80026e0 <Trajec+0x6c0>)
 8002650:	edd3 7a00 	vldr	s15, [r3]
 8002654:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002658:	4b21      	ldr	r3, [pc, #132]	; (80026e0 <Trajec+0x6c0>)
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002662:	4b1f      	ldr	r3, [pc, #124]	; (80026e0 <Trajec+0x6c0>)
 8002664:	edd3 7a00 	vldr	s15, [r3]
 8002668:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800266c:	4b1c      	ldr	r3, [pc, #112]	; (80026e0 <Trajec+0x6c0>)
 800266e:	edd3 7a00 	vldr	s15, [r3]
 8002672:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002676:	ee77 7a27 	vadd.f32	s15, s14, s15
 800267a:	4b1b      	ldr	r3, [pc, #108]	; (80026e8 <Trajec+0x6c8>)
 800267c:	edc3 7a00 	vstr	s15, [r3]
			acceleration = 2*a2 + 6*a3*tau + 12*a4*tau*tau + 20*a5*tau*tau*tau; //rad per secsquare
 8002680:	edd7 7a03 	vldr	s15, [r7, #12]
 8002684:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002688:	edd7 7a02 	vldr	s15, [r7, #8]
 800268c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002690:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002694:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <Trajec+0x6c0>)
 8002696:	edd3 7a00 	vldr	s15, [r3]
 800269a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800269e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80026a6:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80026aa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026ae:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <Trajec+0x6c0>)
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80026b8:	e018      	b.n	80026ec <Trajec+0x6cc>
 80026ba:	bf00      	nop
 80026bc:	20000360 	.word	0x20000360
 80026c0:	20000348 	.word	0x20000348
 80026c4:	20000344 	.word	0x20000344
 80026c8:	2000034c 	.word	0x2000034c
 80026cc:	2000033c 	.word	0x2000033c
 80026d0:	20000340 	.word	0x20000340
 80026d4:	20000324 	.word	0x20000324
 80026d8:	49742400 	.word	0x49742400
 80026dc:	20000368 	.word	0x20000368
 80026e0:	20000350 	.word	0x20000350
 80026e4:	20000330 	.word	0x20000330
 80026e8:	2000032c 	.word	0x2000032c
 80026ec:	4b44      	ldr	r3, [pc, #272]	; (8002800 <Trajec+0x7e0>)
 80026ee:	edd3 7a00 	vldr	s15, [r3]
 80026f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026fa:	edd7 7a00 	vldr	s15, [r7]
 80026fe:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8002702:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002706:	4b3e      	ldr	r3, [pc, #248]	; (8002800 <Trajec+0x7e0>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002710:	4b3b      	ldr	r3, [pc, #236]	; (8002800 <Trajec+0x7e0>)
 8002712:	edd3 7a00 	vldr	s15, [r3]
 8002716:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800271a:	4b39      	ldr	r3, [pc, #228]	; (8002800 <Trajec+0x7e0>)
 800271c:	edd3 7a00 	vldr	s15, [r3]
 8002720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <Trajec+0x7e4>)
 800272a:	edc3 7a00 	vstr	s15, [r3]

			position = position * 180 / 3.1415 ; //degree
 800272e:	4b36      	ldr	r3, [pc, #216]	; (8002808 <Trajec+0x7e8>)
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800280c <Trajec+0x7ec>
 8002738:	ee67 7a87 	vmul.f32	s15, s15, s14
 800273c:	ee17 0a90 	vmov	r0, s15
 8002740:	f7fd feae 	bl	80004a0 <__aeabi_f2d>
 8002744:	a32a      	add	r3, pc, #168	; (adr r3, 80027f0 <Trajec+0x7d0>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fe f82b 	bl	80007a4 <__aeabi_ddiv>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	f7fe f9ab 	bl	8000ab0 <__aeabi_d2f>
 800275a:	4603      	mov	r3, r0
 800275c:	4a2a      	ldr	r2, [pc, #168]	; (8002808 <Trajec+0x7e8>)
 800275e:	6013      	str	r3, [r2, #0]
			velocity = velocity * 9.549297; //rpm
 8002760:	4b2b      	ldr	r3, [pc, #172]	; (8002810 <Trajec+0x7f0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f7fd fe9b 	bl	80004a0 <__aeabi_f2d>
 800276a:	a323      	add	r3, pc, #140	; (adr r3, 80027f8 <Trajec+0x7d8>)
 800276c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002770:	f7fd feee 	bl	8000550 <__aeabi_dmul>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4610      	mov	r0, r2
 800277a:	4619      	mov	r1, r3
 800277c:	f7fe f998 	bl	8000ab0 <__aeabi_d2f>
 8002780:	4603      	mov	r3, r0
 8002782:	4a23      	ldr	r2, [pc, #140]	; (8002810 <Trajec+0x7f0>)
 8002784:	6013      	str	r3, [r2, #0]
			Trajtimestamp = micros() ;
 8002786:	f000 fa35 	bl	8002bf4 <micros>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	4921      	ldr	r1, [pc, #132]	; (8002814 <Trajec+0x7f4>)
 8002790:	e9c1 2300 	strd	r2, r3, [r1]
			request = velocity ;
 8002794:	4b1e      	ldr	r3, [pc, #120]	; (8002810 <Trajec+0x7f0>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a1f      	ldr	r2, [pc, #124]	; (8002818 <Trajec+0x7f8>)
 800279a:	6013      	str	r3, [r2, #0]
		}
	}
	if (micros() - StartTime > (T*1000000)+500000)
 800279c:	f000 fa2a 	bl	8002bf4 <micros>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f7fe fa9a 	bl	8000ce0 <__aeabi_ul2f>
 80027ac:	ee07 0a10 	vmov	s14, r0
 80027b0:	4b1a      	ldr	r3, [pc, #104]	; (800281c <Trajec+0x7fc>)
 80027b2:	edd3 7a00 	vldr	s15, [r3]
 80027b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027ba:	4b19      	ldr	r3, [pc, #100]	; (8002820 <Trajec+0x800>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	eddf 6a18 	vldr	s13, [pc, #96]	; 8002824 <Trajec+0x804>
 80027c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80027c8:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002828 <Trajec+0x808>
 80027cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d8:	dc00      	bgt.n	80027dc <Trajec+0x7bc>
	{
		StartMoving = 0;
	}

}
 80027da:	e002      	b.n	80027e2 <Trajec+0x7c2>
		StartMoving = 0;
 80027dc:	4b13      	ldr	r3, [pc, #76]	; (800282c <Trajec+0x80c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	701a      	strb	r2, [r3, #0]
}
 80027e2:	bf00      	nop
 80027e4:	3720      	adds	r7, #32
 80027e6:	46bd      	mov	sp, r7
 80027e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027ec:	f3af 8000 	nop.w
 80027f0:	c083126f 	.word	0xc083126f
 80027f4:	400921ca 	.word	0x400921ca
 80027f8:	74d594f2 	.word	0x74d594f2
 80027fc:	4023193d 	.word	0x4023193d
 8002800:	20000350 	.word	0x20000350
 8002804:	20000334 	.word	0x20000334
 8002808:	20000330 	.word	0x20000330
 800280c:	43340000 	.word	0x43340000
 8002810:	2000032c 	.word	0x2000032c
 8002814:	20000368 	.word	0x20000368
 8002818:	2000039c 	.word	0x2000039c
 800281c:	20000324 	.word	0x20000324
 8002820:	2000034c 	.word	0x2000034c
 8002824:	49742400 	.word	0x49742400
 8002828:	48f42400 	.word	0x48f42400
 800282c:	20000328 	.word	0x20000328

08002830 <PIDinit>:

void PIDinit()
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
	preErr1 = 0 ;
 8002834:	4b17      	ldr	r3, [pc, #92]	; (8002894 <PIDinit+0x64>)
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
	preErr2 = 0 ;
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <PIDinit+0x68>)
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
	PreviousPWM = 0 ;
 8002844:	4b15      	ldr	r3, [pc, #84]	; (800289c <PIDinit+0x6c>)
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
	PWMPercent = 0 ;
 800284c:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <PIDinit+0x70>)
 800284e:	2200      	movs	r2, #0
 8002850:	801a      	strh	r2, [r3, #0]
	Propotional = 0 ;
 8002852:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <PIDinit+0x74>)
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
	Integrator = 0 ;
 800285a:	4b13      	ldr	r3, [pc, #76]	; (80028a8 <PIDinit+0x78>)
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
	Differentiator = 0 ;
 8002862:	4b12      	ldr	r3, [pc, #72]	; (80028ac <PIDinit+0x7c>)
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
	P = 0 ;
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <PIDinit+0x80>)
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
	I = 0 ;
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <PIDinit+0x84>)
 8002874:	f04f 0200 	mov.w	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
	D = 0 ;
 800287a:	4b0f      	ldr	r3, [pc, #60]	; (80028b8 <PIDinit+0x88>)
 800287c:	f04f 0200 	mov.w	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
	Tau = 0 ;
 8002882:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <PIDinit+0x8c>)
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
}
 800288a:	bf00      	nop
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	20000304 	.word	0x20000304
 8002898:	20000308 	.word	0x20000308
 800289c:	20000300 	.word	0x20000300
 80028a0:	200003a0 	.word	0x200003a0
 80028a4:	2000030c 	.word	0x2000030c
 80028a8:	20000310 	.word	0x20000310
 80028ac:	20000314 	.word	0x20000314
 80028b0:	20000004 	.word	0x20000004
 80028b4:	20000008 	.word	0x20000008
 80028b8:	20000320 	.word	0x20000320
 80028bc:	20000318 	.word	0x20000318

080028c0 <PID>:

void PID()
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
	float req,Vel ;
	if (request < 0)
 80028c6:	4b4e      	ldr	r3, [pc, #312]	; (8002a00 <PID+0x140>)
 80028c8:	edd3 7a00 	vldr	s15, [r3]
 80028cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d4:	d510      	bpl.n	80028f8 <PID+0x38>
	{
		req = - request ;
 80028d6:	4b4a      	ldr	r3, [pc, #296]	; (8002a00 <PID+0x140>)
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	eef1 7a67 	vneg.f32	s15, s15
 80028e0:	edc7 7a03 	vstr	s15, [r7, #12]
		Vel = - VelocityRPM ;
 80028e4:	4b47      	ldr	r3, [pc, #284]	; (8002a04 <PID+0x144>)
 80028e6:	edd3 7a00 	vldr	s15, [r3]
 80028ea:	eef1 7a67 	vneg.f32	s15, s15
 80028ee:	edc7 7a02 	vstr	s15, [r7, #8]
		Direction = 1 ;
 80028f2:	4b45      	ldr	r3, [pc, #276]	; (8002a08 <PID+0x148>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	701a      	strb	r2, [r3, #0]
	}
	if (request > 0)
 80028f8:	4b41      	ldr	r3, [pc, #260]	; (8002a00 <PID+0x140>)
 80028fa:	edd3 7a00 	vldr	s15, [r3]
 80028fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002906:	dd08      	ble.n	800291a <PID+0x5a>
	{
		req = request ;
 8002908:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <PID+0x140>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60fb      	str	r3, [r7, #12]
		Vel = VelocityRPM ;
 800290e:	4b3d      	ldr	r3, [pc, #244]	; (8002a04 <PID+0x144>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	60bb      	str	r3, [r7, #8]
		Direction = 0 ;
 8002914:	4b3c      	ldr	r3, [pc, #240]	; (8002a08 <PID+0x148>)
 8002916:	2200      	movs	r2, #0
 8002918:	701a      	strb	r2, [r3, #0]
	}
	float error = req - Vel;
 800291a:	ed97 7a03 	vldr	s14, [r7, #12]
 800291e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002926:	edc7 7a01 	vstr	s15, [r7, #4]
	DeltaU = ((P+I+D)*error) - ((P+(2*D))*preErr1) + (D*preErr2) ;
 800292a:	4b38      	ldr	r3, [pc, #224]	; (8002a0c <PID+0x14c>)
 800292c:	ed93 7a00 	vldr	s14, [r3]
 8002930:	4b37      	ldr	r3, [pc, #220]	; (8002a10 <PID+0x150>)
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	ee37 7a27 	vadd.f32	s14, s14, s15
 800293a:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <PID+0x154>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002944:	edd7 7a01 	vldr	s15, [r7, #4]
 8002948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800294c:	4b31      	ldr	r3, [pc, #196]	; (8002a14 <PID+0x154>)
 800294e:	edd3 7a00 	vldr	s15, [r3]
 8002952:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002956:	4b2d      	ldr	r3, [pc, #180]	; (8002a0c <PID+0x14c>)
 8002958:	edd3 7a00 	vldr	s15, [r3]
 800295c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002960:	4b2d      	ldr	r3, [pc, #180]	; (8002a18 <PID+0x158>)
 8002962:	edd3 7a00 	vldr	s15, [r3]
 8002966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800296a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800296e:	4b29      	ldr	r3, [pc, #164]	; (8002a14 <PID+0x154>)
 8002970:	edd3 6a00 	vldr	s13, [r3]
 8002974:	4b29      	ldr	r3, [pc, #164]	; (8002a1c <PID+0x15c>)
 8002976:	edd3 7a00 	vldr	s15, [r3]
 800297a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800297e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002982:	4b27      	ldr	r3, [pc, #156]	; (8002a20 <PID+0x160>)
 8002984:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = PreviousPWM + DeltaU + InitialPWM ;
 8002988:	4b26      	ldr	r3, [pc, #152]	; (8002a24 <PID+0x164>)
 800298a:	ed93 7a00 	vldr	s14, [r3]
 800298e:	4b24      	ldr	r3, [pc, #144]	; (8002a20 <PID+0x160>)
 8002990:	edd3 7a00 	vldr	s15, [r3]
 8002994:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002998:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <PID+0x168>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	ee07 3a90 	vmov	s15, r3
 80029a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029ac:	ee17 3a90 	vmov	r3, s15
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	4b1e      	ldr	r3, [pc, #120]	; (8002a2c <PID+0x16c>)
 80029b4:	801a      	strh	r2, [r3, #0]
	if (PWMPercent > 10000)
 80029b6:	4b1d      	ldr	r3, [pc, #116]	; (8002a2c <PID+0x16c>)
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	f242 7210 	movw	r2, #10000	; 0x2710
 80029be:	4293      	cmp	r3, r2
 80029c0:	d903      	bls.n	80029ca <PID+0x10a>
	{
		PWMPercent = 10000;
 80029c2:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <PID+0x16c>)
 80029c4:	f242 7210 	movw	r2, #10000	; 0x2710
 80029c8:	801a      	strh	r2, [r3, #0]
	}
	if (PWMPercent < 0)
	{
		PWMPercent = 0 ;
	}
	PreviousPWM = PWMPercent - InitialPWM ;
 80029ca:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <PID+0x16c>)
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <PID+0x168>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029de:	4b11      	ldr	r3, [pc, #68]	; (8002a24 <PID+0x164>)
 80029e0:	edc3 7a00 	vstr	s15, [r3]
	preErr2 = preErr1 ;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <PID+0x158>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a0c      	ldr	r2, [pc, #48]	; (8002a1c <PID+0x15c>)
 80029ea:	6013      	str	r3, [r2, #0]
	preErr1 = error ;
 80029ec:	4a0a      	ldr	r2, [pc, #40]	; (8002a18 <PID+0x158>)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6013      	str	r3, [r2, #0]

}
 80029f2:	bf00      	nop
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	2000039c 	.word	0x2000039c
 8002a04:	200003b0 	.word	0x200003b0
 8002a08:	200003b8 	.word	0x200003b8
 8002a0c:	20000004 	.word	0x20000004
 8002a10:	20000008 	.word	0x20000008
 8002a14:	20000320 	.word	0x20000320
 8002a18:	20000304 	.word	0x20000304
 8002a1c:	20000308 	.word	0x20000308
 8002a20:	2000031c 	.word	0x2000031c
 8002a24:	20000300 	.word	0x20000300
 8002a28:	20000000 	.word	0x20000000
 8002a2c:	200003a0 	.word	0x200003a0

08002a30 <Velocity>:
//	preVel = Vel ;
//}


float Velocity()
{
 8002a30:	b5b0      	push	{r4, r5, r7, lr}
 8002a32:	ed2d 8b02 	vpush	{d8}
 8002a36:	af00      	add	r7, sp, #0
	  if (micros() - TimestampEncoder >= 100)
 8002a38:	f000 f8dc 	bl	8002bf4 <micros>
 8002a3c:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <Velocity+0xb0>)
 8002a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a42:	1a84      	subs	r4, r0, r2
 8002a44:	eb61 0503 	sbc.w	r5, r1, r3
 8002a48:	2c64      	cmp	r4, #100	; 0x64
 8002a4a:	f175 0300 	sbcs.w	r3, r5, #0
 8002a4e:	d325      	bcc.n	8002a9c <Velocity+0x6c>
	  {
		  TimestampEncoder = micros();
 8002a50:	f000 f8d0 	bl	8002bf4 <micros>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4921      	ldr	r1, [pc, #132]	; (8002ae0 <Velocity+0xb0>)
 8002a5a:	e9c1 2300 	strd	r2, r3, [r1]
		  EncoderVel = (EncoderVel * 999 + EncoderVelocity_Update()) / 1000.0;
 8002a5e:	4b21      	ldr	r3, [pc, #132]	; (8002ae4 <Velocity+0xb4>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002ae8 <Velocity+0xb8>
 8002a68:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002a6c:	f000 f86e 	bl	8002b4c <EncoderVelocity_Update>
 8002a70:	eef0 7a40 	vmov.f32	s15, s0
 8002a74:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002a78:	ee17 0a90 	vmov	r0, s15
 8002a7c:	f7fd fd10 	bl	80004a0 <__aeabi_f2d>
 8002a80:	f04f 0200 	mov.w	r2, #0
 8002a84:	4b19      	ldr	r3, [pc, #100]	; (8002aec <Velocity+0xbc>)
 8002a86:	f7fd fe8d 	bl	80007a4 <__aeabi_ddiv>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4610      	mov	r0, r2
 8002a90:	4619      	mov	r1, r3
 8002a92:	f7fe f80d 	bl	8000ab0 <__aeabi_d2f>
 8002a96:	4603      	mov	r3, r0
 8002a98:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <Velocity+0xb4>)
 8002a9a:	6013      	str	r3, [r2, #0]
	  }
	  return EncoderVel * 60.0 / 2048.0; //pulse per sec to rpm
 8002a9c:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <Velocity+0xb4>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fcfd 	bl	80004a0 <__aeabi_f2d>
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	4b11      	ldr	r3, [pc, #68]	; (8002af0 <Velocity+0xc0>)
 8002aac:	f7fd fd50 	bl	8000550 <__aeabi_dmul>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <Velocity+0xc4>)
 8002abe:	f7fd fe71 	bl	80007a4 <__aeabi_ddiv>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	4619      	mov	r1, r3
 8002aca:	f7fd fff1 	bl	8000ab0 <__aeabi_d2f>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	ee07 3a90 	vmov	s15, r3
}
 8002ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	ecbd 8b02 	vpop	{d8}
 8002ade:	bdb0      	pop	{r4, r5, r7, pc}
 8002ae0:	20000390 	.word	0x20000390
 8002ae4:	20000398 	.word	0x20000398
 8002ae8:	4479c000 	.word	0x4479c000
 8002aec:	408f4000 	.word	0x408f4000
 8002af0:	404e0000 	.word	0x404e0000
 8002af4:	40a00000 	.word	0x40a00000

08002af8 <PWMgeneration>:
void PWMgeneration()
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	  if (Direction == 0)
 8002afc:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <PWMgeneration+0x48>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d104      	bne.n	8002b0e <PWMgeneration+0x16>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 10000);
 8002b04:	4b0f      	ldr	r3, [pc, #60]	; (8002b44 <PWMgeneration+0x4c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f242 7210 	movw	r2, #10000	; 0x2710
 8002b0c:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 1)
 8002b0e:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <PWMgeneration+0x48>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d103      	bne.n	8002b1e <PWMgeneration+0x26>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <PWMgeneration+0x4c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 2)
 8002b1e:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <PWMgeneration+0x48>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d104      	bne.n	8002b30 <PWMgeneration+0x38>
	  {
		  PIDinit() ;
 8002b26:	f7ff fe83 	bl	8002830 <PIDinit>
		  PWMPercent = 0 ;
 8002b2a:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <PWMgeneration+0x50>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	801a      	strh	r2, [r3, #0]
	  }
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWMPercent);
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <PWMgeneration+0x50>)
 8002b32:	881a      	ldrh	r2, [r3, #0]
 8002b34:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <PWMgeneration+0x4c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200003b8 	.word	0x200003b8
 8002b44:	20000100 	.word	0x20000100
 8002b48:	200003a0 	.word	0x200003a0

08002b4c <EncoderVelocity_Update>:
#define  HTIM_ENCODER htim3
#define  MAX_SUBPOSITION_OVERFLOW 1024
#define  MAX_ENCODER_PERIOD 2048

float EncoderVelocity_Update()
{
 8002b4c:	b5b0      	push	{r4, r5, r7, lr}
 8002b4e:	ed2d 8b02 	vpush	{d8}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8002b56:	4b23      	ldr	r3, [pc, #140]	; (8002be4 <EncoderVelocity_Update+0x98>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5c:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8002b5e:	f000 f849 	bl	8002bf4 <micros>
 8002b62:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8002b66:	4b20      	ldr	r3, [pc, #128]	; (8002be8 <EncoderVelocity_Update+0x9c>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b70:	1a84      	subs	r4, r0, r2
 8002b72:	eb61 0503 	sbc.w	r5, r1, r3
 8002b76:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8002b7a:	4b1c      	ldr	r3, [pc, #112]	; (8002bec <EncoderVelocity_Update+0xa0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b8a:	db04      	blt.n	8002b96 <EncoderVelocity_Update+0x4a>
	{
		EncoderPositionDiff -= MAX_ENCODER_PERIOD;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	e007      	b.n	8002ba6 <EncoderVelocity_Update+0x5a>
	}
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f513 6f80 	cmn.w	r3, #1024	; 0x400
 8002b9c:	dc03      	bgt.n	8002ba6 <EncoderVelocity_Update+0x5a>
	{
		EncoderPositionDiff += MAX_ENCODER_PERIOD;
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ba4:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8002ba6:	4a11      	ldr	r2, [pc, #68]	; (8002bec <EncoderVelocity_Update+0xa0>)
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8002bac:	490e      	ldr	r1, [pc, #56]	; (8002be8 <EncoderVelocity_Update+0x9c>)
 8002bae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bb2:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	4a0d      	ldr	r2, [pc, #52]	; (8002bf0 <EncoderVelocity_Update+0xa4>)
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	ee07 3a90 	vmov	s15, r3
 8002bc2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002bc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bca:	f7fe f889 	bl	8000ce0 <__aeabi_ul2f>
 8002bce:	ee07 0a10 	vmov	s14, r0
 8002bd2:	eec8 7a07 	vdiv.f32	s15, s16, s14

}
 8002bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	ecbd 8b02 	vpop	{d8}
 8002be2:	bdb0      	pop	{r4, r5, r7, pc}
 8002be4:	20000190 	.word	0x20000190
 8002be8:	200003c8 	.word	0x200003c8
 8002bec:	200003d0 	.word	0x200003d0
 8002bf0:	000f4240 	.word	0x000f4240

08002bf4 <micros>:
	{
		_micros += 4294967295;
	}
}
uint64_t micros()
{
 8002bf4:	b4b0      	push	{r4, r5, r7}
 8002bf6:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8002bf8:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <micros+0x2c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	2200      	movs	r2, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	4611      	mov	r1, r2
 8002c04:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <micros+0x30>)
 8002c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0a:	1884      	adds	r4, r0, r2
 8002c0c:	eb41 0503 	adc.w	r5, r1, r3
 8002c10:	4622      	mov	r2, r4
 8002c12:	462b      	mov	r3, r5
}
 8002c14:	4610      	mov	r0, r2
 8002c16:	4619      	mov	r1, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bcb0      	pop	{r4, r5, r7}
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000148 	.word	0x20000148
 8002c24:	200003a8 	.word	0x200003a8

08002c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c2c:	b672      	cpsid	i
}
 8002c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c30:	e7fe      	b.n	8002c30 <Error_Handler+0x8>
	...

08002c34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c48:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c52:	607b      	str	r3, [r7, #4]
 8002c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	603b      	str	r3, [r7, #0]
 8002c5a:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	4a08      	ldr	r2, [pc, #32]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c64:	6413      	str	r3, [r2, #64]	; 0x40
 8002c66:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002c72:	2007      	movs	r0, #7
 8002c74:	f000 fbdc 	bl	8003430 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c78:	bf00      	nop
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40023800 	.word	0x40023800

08002c84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	; 0x28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a19      	ldr	r2, [pc, #100]	; (8002d08 <HAL_I2C_MspInit+0x84>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d12c      	bne.n	8002d00 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	4b18      	ldr	r3, [pc, #96]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4a17      	ldr	r2, [pc, #92]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cb0:	f043 0302 	orr.w	r3, r3, #2
 8002cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb6:	4b15      	ldr	r3, [pc, #84]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002cc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cc8:	2312      	movs	r3, #18
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cd4:	2304      	movs	r3, #4
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	480c      	ldr	r0, [pc, #48]	; (8002d10 <HAL_I2C_MspInit+0x8c>)
 8002ce0:	f000 ffea 	bl	8003cb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	4a07      	ldr	r2, [pc, #28]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002cf2:	6413      	str	r3, [r2, #64]	; 0x40
 8002cf4:	4b05      	ldr	r3, [pc, #20]	; (8002d0c <HAL_I2C_MspInit+0x88>)
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d00:	bf00      	nop
 8002d02:	3728      	adds	r7, #40	; 0x28
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40005400 	.word	0x40005400
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40020400 	.word	0x40020400

08002d14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a15      	ldr	r2, [pc, #84]	; (8002d78 <HAL_TIM_Base_MspInit+0x64>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d10e      	bne.n	8002d44 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	4b14      	ldr	r3, [pc, #80]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2e:	4a13      	ldr	r2, [pc, #76]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6453      	str	r3, [r2, #68]	; 0x44
 8002d36:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d42:	e012      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4c:	d10d      	bne.n	8002d6a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a09      	ldr	r2, [pc, #36]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <HAL_TIM_Base_MspInit+0x68>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40010000 	.word	0x40010000
 8002d7c:	40023800 	.word	0x40023800

08002d80 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08a      	sub	sp, #40	; 0x28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d88:	f107 0314 	add.w	r3, r7, #20
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	60da      	str	r2, [r3, #12]
 8002d96:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a19      	ldr	r2, [pc, #100]	; (8002e04 <HAL_TIM_Encoder_MspInit+0x84>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d12b      	bne.n	8002dfa <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	4b18      	ldr	r3, [pc, #96]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4a17      	ldr	r2, [pc, #92]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002dac:	f043 0302 	orr.w	r3, r3, #2
 8002db0:	6413      	str	r3, [r2, #64]	; 0x40
 8002db2:	4b15      	ldr	r3, [pc, #84]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	4a10      	ldr	r2, [pc, #64]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002dc8:	f043 0301 	orr.w	r3, r3, #1
 8002dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dce:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <HAL_TIM_Encoder_MspInit+0x88>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002dda:	23c0      	movs	r3, #192	; 0xc0
 8002ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dde:	2302      	movs	r3, #2
 8002de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de6:	2300      	movs	r3, #0
 8002de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002dea:	2302      	movs	r3, #2
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dee:	f107 0314 	add.w	r3, r7, #20
 8002df2:	4619      	mov	r1, r3
 8002df4:	4805      	ldr	r0, [pc, #20]	; (8002e0c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002df6:	f000 ff5f 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002dfa:	bf00      	nop
 8002dfc:	3728      	adds	r7, #40	; 0x28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40000400 	.word	0x40000400
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40020000 	.word	0x40020000

08002e10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 030c 	add.w	r3, r7, #12
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <HAL_TIM_MspPostInit+0x68>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d11e      	bne.n	8002e70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	4a10      	ldr	r2, [pc, #64]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6313      	str	r3, [r2, #48]	; 0x30
 8002e42:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e60:	2301      	movs	r3, #1
 8002e62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e64:	f107 030c 	add.w	r3, r7, #12
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4805      	ldr	r0, [pc, #20]	; (8002e80 <HAL_TIM_MspPostInit+0x70>)
 8002e6c:	f000 ff24 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e70:	bf00      	nop
 8002e72:	3720      	adds	r7, #32
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40010000 	.word	0x40010000
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40020000 	.word	0x40020000

08002e84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08a      	sub	sp, #40	; 0x28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 0314 	add.w	r3, r7, #20
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a4c      	ldr	r2, [pc, #304]	; (8002fd4 <HAL_UART_MspInit+0x150>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	f040 8091 	bne.w	8002fca <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	4b4a      	ldr	r3, [pc, #296]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	4a49      	ldr	r2, [pc, #292]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002eb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb6:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb8:	4b47      	ldr	r3, [pc, #284]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	4b43      	ldr	r3, [pc, #268]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ecc:	4a42      	ldr	r2, [pc, #264]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed4:	4b40      	ldr	r3, [pc, #256]	; (8002fd8 <HAL_UART_MspInit+0x154>)
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ee0:	230c      	movs	r3, #12
 8002ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4838      	ldr	r0, [pc, #224]	; (8002fdc <HAL_UART_MspInit+0x158>)
 8002efc:	f000 fedc 	bl	8003cb8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002f00:	4b37      	ldr	r3, [pc, #220]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f02:	4a38      	ldr	r2, [pc, #224]	; (8002fe4 <HAL_UART_MspInit+0x160>)
 8002f04:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002f06:	4b36      	ldr	r3, [pc, #216]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f0c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f0e:	4b34      	ldr	r3, [pc, #208]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f14:	4b32      	ldr	r3, [pc, #200]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f1a:	4b31      	ldr	r3, [pc, #196]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f20:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f22:	4b2f      	ldr	r3, [pc, #188]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f28:	4b2d      	ldr	r3, [pc, #180]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002f2e:	4b2c      	ldr	r3, [pc, #176]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f34:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f36:	4b2a      	ldr	r3, [pc, #168]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f3c:	4b28      	ldr	r3, [pc, #160]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002f42:	4827      	ldr	r0, [pc, #156]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f44:	f000 fab6 	bl	80034b4 <HAL_DMA_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002f4e:	f7ff fe6b 	bl	8002c28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a22      	ldr	r2, [pc, #136]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f56:	639a      	str	r2, [r3, #56]	; 0x38
 8002f58:	4a21      	ldr	r2, [pc, #132]	; (8002fe0 <HAL_UART_MspInit+0x15c>)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002f5e:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f60:	4a22      	ldr	r2, [pc, #136]	; (8002fec <HAL_UART_MspInit+0x168>)
 8002f62:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002f64:	4b20      	ldr	r3, [pc, #128]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f6a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f6c:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f6e:	2240      	movs	r2, #64	; 0x40
 8002f70:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f72:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f7e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f80:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f86:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002f8c:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f92:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f98:	4b13      	ldr	r3, [pc, #76]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f9e:	4812      	ldr	r0, [pc, #72]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002fa0:	f000 fa88 	bl	80034b4 <HAL_DMA_Init>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002faa:	f7ff fe3d 	bl	8002c28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002fb2:	635a      	str	r2, [r3, #52]	; 0x34
 8002fb4:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <HAL_UART_MspInit+0x164>)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	2026      	movs	r0, #38	; 0x26
 8002fc0:	f000 fa41 	bl	8003446 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fc4:	2026      	movs	r0, #38	; 0x26
 8002fc6:	f000 fa5a 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fca:	bf00      	nop
 8002fcc:	3728      	adds	r7, #40	; 0x28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40004400 	.word	0x40004400
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	2000021c 	.word	0x2000021c
 8002fe4:	40026088 	.word	0x40026088
 8002fe8:	2000027c 	.word	0x2000027c
 8002fec:	400260a0 	.word	0x400260a0

08002ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ff4:	e7fe      	b.n	8002ff4 <NMI_Handler+0x4>

08002ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ffa:	e7fe      	b.n	8002ffa <HardFault_Handler+0x4>

08002ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003000:	e7fe      	b.n	8003000 <MemManage_Handler+0x4>

08003002 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003002:	b480      	push	{r7}
 8003004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003006:	e7fe      	b.n	8003006 <BusFault_Handler+0x4>

08003008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800300c:	e7fe      	b.n	800300c <UsageFault_Handler+0x4>

0800300e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800300e:	b480      	push	{r7}
 8003010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003012:	bf00      	nop
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003020:	bf00      	nop
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800302a:	b480      	push	{r7}
 800302c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800303c:	f000 f8e4 	bl	8003208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	bd80      	pop	{r7, pc}

08003044 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003048:	4802      	ldr	r0, [pc, #8]	; (8003054 <DMA1_Stream5_IRQHandler+0x10>)
 800304a:	f000 fbcb 	bl	80037e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	2000021c 	.word	0x2000021c

08003058 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800305c:	4802      	ldr	r0, [pc, #8]	; (8003068 <DMA1_Stream6_IRQHandler+0x10>)
 800305e:	f000 fbc1 	bl	80037e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	2000027c 	.word	0x2000027c

0800306c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003070:	4802      	ldr	r0, [pc, #8]	; (800307c <USART2_IRQHandler+0x10>)
 8003072:	f003 fa17 	bl	80064a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	200001d8 	.word	0x200001d8

08003080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003088:	4a14      	ldr	r2, [pc, #80]	; (80030dc <_sbrk+0x5c>)
 800308a:	4b15      	ldr	r3, [pc, #84]	; (80030e0 <_sbrk+0x60>)
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003094:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <_sbrk+0x64>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800309c:	4b11      	ldr	r3, [pc, #68]	; (80030e4 <_sbrk+0x64>)
 800309e:	4a12      	ldr	r2, [pc, #72]	; (80030e8 <_sbrk+0x68>)
 80030a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030a2:	4b10      	ldr	r3, [pc, #64]	; (80030e4 <_sbrk+0x64>)
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4413      	add	r3, r2
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d207      	bcs.n	80030c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030b0:	f004 faf0 	bl	8007694 <__errno>
 80030b4:	4603      	mov	r3, r0
 80030b6:	220c      	movs	r2, #12
 80030b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030ba:	f04f 33ff 	mov.w	r3, #4294967295
 80030be:	e009      	b.n	80030d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030c0:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <_sbrk+0x64>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030c6:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <_sbrk+0x64>)
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4413      	add	r3, r2
 80030ce:	4a05      	ldr	r2, [pc, #20]	; (80030e4 <_sbrk+0x64>)
 80030d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030d2:	68fb      	ldr	r3, [r7, #12]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	20020000 	.word	0x20020000
 80030e0:	00000400 	.word	0x00000400
 80030e4:	200003d4 	.word	0x200003d4
 80030e8:	200003f0 	.word	0x200003f0

080030ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <SystemInit+0x20>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f6:	4a05      	ldr	r2, [pc, #20]	; (800310c <SystemInit+0x20>)
 80030f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003148 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003114:	480d      	ldr	r0, [pc, #52]	; (800314c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003116:	490e      	ldr	r1, [pc, #56]	; (8003150 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003118:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800311a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800311c:	e002      	b.n	8003124 <LoopCopyDataInit>

0800311e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800311e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003122:	3304      	adds	r3, #4

08003124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003128:	d3f9      	bcc.n	800311e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800312a:	4a0b      	ldr	r2, [pc, #44]	; (8003158 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800312c:	4c0b      	ldr	r4, [pc, #44]	; (800315c <LoopFillZerobss+0x26>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003130:	e001      	b.n	8003136 <LoopFillZerobss>

08003132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003134:	3204      	adds	r2, #4

08003136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003138:	d3fb      	bcc.n	8003132 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800313a:	f7ff ffd7 	bl	80030ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800313e:	f004 faaf 	bl	80076a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003142:	f7fd ff95 	bl	8001070 <main>
  bx  lr    
 8003146:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003148:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800314c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003150:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003154:	08007aa8 	.word	0x08007aa8
  ldr r2, =_sbss
 8003158:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800315c:	200003ec 	.word	0x200003ec

08003160 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003160:	e7fe      	b.n	8003160 <ADC_IRQHandler>
	...

08003164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003168:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <HAL_Init+0x40>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0d      	ldr	r2, [pc, #52]	; (80031a4 <HAL_Init+0x40>)
 800316e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003172:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003174:	4b0b      	ldr	r3, [pc, #44]	; (80031a4 <HAL_Init+0x40>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a0a      	ldr	r2, [pc, #40]	; (80031a4 <HAL_Init+0x40>)
 800317a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800317e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <HAL_Init+0x40>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a07      	ldr	r2, [pc, #28]	; (80031a4 <HAL_Init+0x40>)
 8003186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800318a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800318c:	2003      	movs	r0, #3
 800318e:	f000 f94f 	bl	8003430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003192:	2000      	movs	r0, #0
 8003194:	f000 f808 	bl	80031a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003198:	f7ff fd4c 	bl	8002c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40023c00 	.word	0x40023c00

080031a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031b0:	4b12      	ldr	r3, [pc, #72]	; (80031fc <HAL_InitTick+0x54>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b12      	ldr	r3, [pc, #72]	; (8003200 <HAL_InitTick+0x58>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	4619      	mov	r1, r3
 80031ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031be:	fbb3 f3f1 	udiv	r3, r3, r1
 80031c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 f967 	bl	800349a <HAL_SYSTICK_Config>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00e      	b.n	80031f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b0f      	cmp	r3, #15
 80031da:	d80a      	bhi.n	80031f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031dc:	2200      	movs	r2, #0
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	f000 f92f 	bl	8003446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031e8:	4a06      	ldr	r2, [pc, #24]	; (8003204 <HAL_InitTick+0x5c>)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e000      	b.n	80031f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000020 	.word	0x20000020
 8003200:	20000028 	.word	0x20000028
 8003204:	20000024 	.word	0x20000024

08003208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800320c:	4b06      	ldr	r3, [pc, #24]	; (8003228 <HAL_IncTick+0x20>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <HAL_IncTick+0x24>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4413      	add	r3, r2
 8003218:	4a04      	ldr	r2, [pc, #16]	; (800322c <HAL_IncTick+0x24>)
 800321a:	6013      	str	r3, [r2, #0]
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20000028 	.word	0x20000028
 800322c:	200003d8 	.word	0x200003d8

08003230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  return uwTick;
 8003234:	4b03      	ldr	r3, [pc, #12]	; (8003244 <HAL_GetTick+0x14>)
 8003236:	681b      	ldr	r3, [r3, #0]
}
 8003238:	4618      	mov	r0, r3
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	200003d8 	.word	0x200003d8

08003248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003250:	f7ff ffee 	bl	8003230 <HAL_GetTick>
 8003254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003260:	d005      	beq.n	800326e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003262:	4b0a      	ldr	r3, [pc, #40]	; (800328c <HAL_Delay+0x44>)
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	461a      	mov	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4413      	add	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800326e:	bf00      	nop
 8003270:	f7ff ffde 	bl	8003230 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	429a      	cmp	r2, r3
 800327e:	d8f7      	bhi.n	8003270 <HAL_Delay+0x28>
  {
  }
}
 8003280:	bf00      	nop
 8003282:	bf00      	nop
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000028 	.word	0x20000028

08003290 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a0:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <__NVIC_SetPriorityGrouping+0x44>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032ac:	4013      	ands	r3, r2
 80032ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032c2:	4a04      	ldr	r2, [pc, #16]	; (80032d4 <__NVIC_SetPriorityGrouping+0x44>)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	60d3      	str	r3, [r2, #12]
}
 80032c8:	bf00      	nop
 80032ca:	3714      	adds	r7, #20
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032dc:	4b04      	ldr	r3, [pc, #16]	; (80032f0 <__NVIC_GetPriorityGrouping+0x18>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	f003 0307 	and.w	r3, r3, #7
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	2b00      	cmp	r3, #0
 8003304:	db0b      	blt.n	800331e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	f003 021f 	and.w	r2, r3, #31
 800330c:	4907      	ldr	r1, [pc, #28]	; (800332c <__NVIC_EnableIRQ+0x38>)
 800330e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003312:	095b      	lsrs	r3, r3, #5
 8003314:	2001      	movs	r0, #1
 8003316:	fa00 f202 	lsl.w	r2, r0, r2
 800331a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	e000e100 	.word	0xe000e100

08003330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	6039      	str	r1, [r7, #0]
 800333a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800333c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003340:	2b00      	cmp	r3, #0
 8003342:	db0a      	blt.n	800335a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	b2da      	uxtb	r2, r3
 8003348:	490c      	ldr	r1, [pc, #48]	; (800337c <__NVIC_SetPriority+0x4c>)
 800334a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334e:	0112      	lsls	r2, r2, #4
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	440b      	add	r3, r1
 8003354:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003358:	e00a      	b.n	8003370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	b2da      	uxtb	r2, r3
 800335e:	4908      	ldr	r1, [pc, #32]	; (8003380 <__NVIC_SetPriority+0x50>)
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	3b04      	subs	r3, #4
 8003368:	0112      	lsls	r2, r2, #4
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	440b      	add	r3, r1
 800336e:	761a      	strb	r2, [r3, #24]
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr
 800337c:	e000e100 	.word	0xe000e100
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003384:	b480      	push	{r7}
 8003386:	b089      	sub	sp, #36	; 0x24
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f1c3 0307 	rsb	r3, r3, #7
 800339e:	2b04      	cmp	r3, #4
 80033a0:	bf28      	it	cs
 80033a2:	2304      	movcs	r3, #4
 80033a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	3304      	adds	r3, #4
 80033aa:	2b06      	cmp	r3, #6
 80033ac:	d902      	bls.n	80033b4 <NVIC_EncodePriority+0x30>
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	3b03      	subs	r3, #3
 80033b2:	e000      	b.n	80033b6 <NVIC_EncodePriority+0x32>
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b8:	f04f 32ff 	mov.w	r2, #4294967295
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43da      	mvns	r2, r3
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	401a      	ands	r2, r3
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033cc:	f04f 31ff 	mov.w	r1, #4294967295
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fa01 f303 	lsl.w	r3, r1, r3
 80033d6:	43d9      	mvns	r1, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033dc:	4313      	orrs	r3, r2
         );
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3724      	adds	r7, #36	; 0x24
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033fc:	d301      	bcc.n	8003402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033fe:	2301      	movs	r3, #1
 8003400:	e00f      	b.n	8003422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003402:	4a0a      	ldr	r2, [pc, #40]	; (800342c <SysTick_Config+0x40>)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3b01      	subs	r3, #1
 8003408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800340a:	210f      	movs	r1, #15
 800340c:	f04f 30ff 	mov.w	r0, #4294967295
 8003410:	f7ff ff8e 	bl	8003330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <SysTick_Config+0x40>)
 8003416:	2200      	movs	r2, #0
 8003418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341a:	4b04      	ldr	r3, [pc, #16]	; (800342c <SysTick_Config+0x40>)
 800341c:	2207      	movs	r2, #7
 800341e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	e000e010 	.word	0xe000e010

08003430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff ff29 	bl	8003290 <__NVIC_SetPriorityGrouping>
}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003446:	b580      	push	{r7, lr}
 8003448:	b086      	sub	sp, #24
 800344a:	af00      	add	r7, sp, #0
 800344c:	4603      	mov	r3, r0
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
 8003452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003454:	2300      	movs	r3, #0
 8003456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003458:	f7ff ff3e 	bl	80032d8 <__NVIC_GetPriorityGrouping>
 800345c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	68b9      	ldr	r1, [r7, #8]
 8003462:	6978      	ldr	r0, [r7, #20]
 8003464:	f7ff ff8e 	bl	8003384 <NVIC_EncodePriority>
 8003468:	4602      	mov	r2, r0
 800346a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800346e:	4611      	mov	r1, r2
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff5d 	bl	8003330 <__NVIC_SetPriority>
}
 8003476:	bf00      	nop
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ff31 	bl	80032f4 <__NVIC_EnableIRQ>
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff ffa2 	bl	80033ec <SysTick_Config>
 80034a8:	4603      	mov	r3, r0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
	...

080034b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034c0:	f7ff feb6 	bl	8003230 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e099      	b.n	8003604 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034f0:	e00f      	b.n	8003512 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034f2:	f7ff fe9d 	bl	8003230 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b05      	cmp	r3, #5
 80034fe:	d908      	bls.n	8003512 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2203      	movs	r2, #3
 800350a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e078      	b.n	8003604 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1e8      	bne.n	80034f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	4b38      	ldr	r3, [pc, #224]	; (800360c <HAL_DMA_Init+0x158>)
 800352c:	4013      	ands	r3, r2
 800352e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800353e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800354a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003556:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	4313      	orrs	r3, r2
 8003562:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	2b04      	cmp	r3, #4
 800356a:	d107      	bne.n	800357c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003574:	4313      	orrs	r3, r2
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f023 0307 	bic.w	r3, r3, #7
 8003592:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	4313      	orrs	r3, r2
 800359c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d117      	bne.n	80035d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00e      	beq.n	80035d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 fb01 	bl	8003bc0 <DMA_CheckFifoParam>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2240      	movs	r2, #64	; 0x40
 80035c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80035d2:	2301      	movs	r3, #1
 80035d4:	e016      	b.n	8003604 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fab8 	bl	8003b54 <DMA_CalcBaseAndBitshift>
 80035e4:	4603      	mov	r3, r0
 80035e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ec:	223f      	movs	r2, #63	; 0x3f
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	f010803f 	.word	0xf010803f

08003610 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
 800361c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800361e:	2300      	movs	r3, #0
 8003620:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003626:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800362e:	2b01      	cmp	r3, #1
 8003630:	d101      	bne.n	8003636 <HAL_DMA_Start_IT+0x26>
 8003632:	2302      	movs	r3, #2
 8003634:	e040      	b.n	80036b8 <HAL_DMA_Start_IT+0xa8>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b01      	cmp	r3, #1
 8003648:	d12f      	bne.n	80036aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2202      	movs	r2, #2
 800364e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 fa4a 	bl	8003af8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003668:	223f      	movs	r2, #63	; 0x3f
 800366a:	409a      	lsls	r2, r3
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0216 	orr.w	r2, r2, #22
 800367e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d007      	beq.n	8003698 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0208 	orr.w	r2, r2, #8
 8003696:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0201 	orr.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	e005      	b.n	80036b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036b2:	2302      	movs	r3, #2
 80036b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036ce:	f7ff fdaf 	bl	8003230 <HAL_GetTick>
 80036d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d008      	beq.n	80036f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2280      	movs	r2, #128	; 0x80
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e052      	b.n	8003798 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0216 	bic.w	r2, r2, #22
 8003700:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695a      	ldr	r2, [r3, #20]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003710:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d103      	bne.n	8003722 <HAL_DMA_Abort+0x62>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371e:	2b00      	cmp	r3, #0
 8003720:	d007      	beq.n	8003732 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 0208 	bic.w	r2, r2, #8
 8003730:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0201 	bic.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003742:	e013      	b.n	800376c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003744:	f7ff fd74 	bl	8003230 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b05      	cmp	r3, #5
 8003750:	d90c      	bls.n	800376c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2220      	movs	r2, #32
 8003756:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2203      	movs	r2, #3
 800375c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e015      	b.n	8003798 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1e4      	bne.n	8003744 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800377e:	223f      	movs	r2, #63	; 0x3f
 8003780:	409a      	lsls	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d004      	beq.n	80037be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2280      	movs	r2, #128	; 0x80
 80037b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e00c      	b.n	80037d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2205      	movs	r2, #5
 80037c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0201 	bic.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037f0:	4b8e      	ldr	r3, [pc, #568]	; (8003a2c <HAL_DMA_IRQHandler+0x248>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a8e      	ldr	r2, [pc, #568]	; (8003a30 <HAL_DMA_IRQHandler+0x24c>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	0a9b      	lsrs	r3, r3, #10
 80037fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003802:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380e:	2208      	movs	r2, #8
 8003810:	409a      	lsls	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4013      	ands	r3, r2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d01a      	beq.n	8003850 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d013      	beq.n	8003850 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0204 	bic.w	r2, r2, #4
 8003836:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383c:	2208      	movs	r2, #8
 800383e:	409a      	lsls	r2, r3
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003848:	f043 0201 	orr.w	r2, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003854:	2201      	movs	r2, #1
 8003856:	409a      	lsls	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d012      	beq.n	8003886 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00b      	beq.n	8003886 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003872:	2201      	movs	r2, #1
 8003874:	409a      	lsls	r2, r3
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387e:	f043 0202 	orr.w	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388a:	2204      	movs	r2, #4
 800388c:	409a      	lsls	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	4013      	ands	r3, r2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d012      	beq.n	80038bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00b      	beq.n	80038bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a8:	2204      	movs	r2, #4
 80038aa:	409a      	lsls	r2, r3
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b4:	f043 0204 	orr.w	r2, r3, #4
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c0:	2210      	movs	r2, #16
 80038c2:	409a      	lsls	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d043      	beq.n	8003954 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d03c      	beq.n	8003954 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038de:	2210      	movs	r2, #16
 80038e0:	409a      	lsls	r2, r3
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d018      	beq.n	8003926 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d108      	bne.n	8003914 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d024      	beq.n	8003954 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	4798      	blx	r3
 8003912:	e01f      	b.n	8003954 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003918:	2b00      	cmp	r3, #0
 800391a:	d01b      	beq.n	8003954 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
 8003924:	e016      	b.n	8003954 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003930:	2b00      	cmp	r3, #0
 8003932:	d107      	bne.n	8003944 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0208 	bic.w	r2, r2, #8
 8003942:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003958:	2220      	movs	r2, #32
 800395a:	409a      	lsls	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	4013      	ands	r3, r2
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 808f 	beq.w	8003a84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0310 	and.w	r3, r3, #16
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8087 	beq.w	8003a84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397a:	2220      	movs	r2, #32
 800397c:	409a      	lsls	r2, r3
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b05      	cmp	r3, #5
 800398c:	d136      	bne.n	80039fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0216 	bic.w	r2, r2, #22
 800399c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695a      	ldr	r2, [r3, #20]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d103      	bne.n	80039be <HAL_DMA_IRQHandler+0x1da>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d007      	beq.n	80039ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0208 	bic.w	r2, r2, #8
 80039cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d2:	223f      	movs	r2, #63	; 0x3f
 80039d4:	409a      	lsls	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d07e      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	4798      	blx	r3
        }
        return;
 80039fa:	e079      	b.n	8003af0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01d      	beq.n	8003a46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10d      	bne.n	8003a34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d031      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4798      	blx	r3
 8003a28:	e02c      	b.n	8003a84 <HAL_DMA_IRQHandler+0x2a0>
 8003a2a:	bf00      	nop
 8003a2c:	20000020 	.word	0x20000020
 8003a30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d023      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	4798      	blx	r3
 8003a44:	e01e      	b.n	8003a84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10f      	bne.n	8003a74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0210 	bic.w	r2, r2, #16
 8003a62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d003      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d032      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d022      	beq.n	8003ade <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2205      	movs	r2, #5
 8003a9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0201 	bic.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	60bb      	str	r3, [r7, #8]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d307      	bcc.n	8003acc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f2      	bne.n	8003ab0 <HAL_DMA_IRQHandler+0x2cc>
 8003aca:	e000      	b.n	8003ace <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003acc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
 8003aee:	e000      	b.n	8003af2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003af0:	bf00      	nop
    }
  }
}
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
 8003b04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	2b40      	cmp	r3, #64	; 0x40
 8003b24:	d108      	bne.n	8003b38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b36:	e007      	b.n	8003b48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	60da      	str	r2, [r3, #12]
}
 8003b48:	bf00      	nop
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	3b10      	subs	r3, #16
 8003b64:	4a14      	ldr	r2, [pc, #80]	; (8003bb8 <DMA_CalcBaseAndBitshift+0x64>)
 8003b66:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6a:	091b      	lsrs	r3, r3, #4
 8003b6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b6e:	4a13      	ldr	r2, [pc, #76]	; (8003bbc <DMA_CalcBaseAndBitshift+0x68>)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4413      	add	r3, r2
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	461a      	mov	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d909      	bls.n	8003b96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	1d1a      	adds	r2, r3, #4
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	659a      	str	r2, [r3, #88]	; 0x58
 8003b94:	e007      	b.n	8003ba6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b9e:	f023 0303 	bic.w	r3, r3, #3
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	aaaaaaab 	.word	0xaaaaaaab
 8003bbc:	08007a90 	.word	0x08007a90

08003bc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d11f      	bne.n	8003c1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d856      	bhi.n	8003c8e <DMA_CheckFifoParam+0xce>
 8003be0:	a201      	add	r2, pc, #4	; (adr r2, 8003be8 <DMA_CheckFifoParam+0x28>)
 8003be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be6:	bf00      	nop
 8003be8:	08003bf9 	.word	0x08003bf9
 8003bec:	08003c0b 	.word	0x08003c0b
 8003bf0:	08003bf9 	.word	0x08003bf9
 8003bf4:	08003c8f 	.word	0x08003c8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d046      	beq.n	8003c92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c08:	e043      	b.n	8003c92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c12:	d140      	bne.n	8003c96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c18:	e03d      	b.n	8003c96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c22:	d121      	bne.n	8003c68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d837      	bhi.n	8003c9a <DMA_CheckFifoParam+0xda>
 8003c2a:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <DMA_CheckFifoParam+0x70>)
 8003c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c30:	08003c41 	.word	0x08003c41
 8003c34:	08003c47 	.word	0x08003c47
 8003c38:	08003c41 	.word	0x08003c41
 8003c3c:	08003c59 	.word	0x08003c59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	73fb      	strb	r3, [r7, #15]
      break;
 8003c44:	e030      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d025      	beq.n	8003c9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c56:	e022      	b.n	8003c9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c60:	d11f      	bne.n	8003ca2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c66:	e01c      	b.n	8003ca2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d903      	bls.n	8003c76 <DMA_CheckFifoParam+0xb6>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d003      	beq.n	8003c7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c74:	e018      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      break;
 8003c7a:	e015      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00e      	beq.n	8003ca6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c8c:	e00b      	b.n	8003ca6 <DMA_CheckFifoParam+0xe6>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e00a      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
 8003c94:	e008      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;
 8003c96:	bf00      	nop
 8003c98:	e006      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;
 8003c9a:	bf00      	nop
 8003c9c:	e004      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;
 8003c9e:	bf00      	nop
 8003ca0:	e002      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ca2:	bf00      	nop
 8003ca4:	e000      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ca6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop

08003cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b089      	sub	sp, #36	; 0x24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cce:	2300      	movs	r3, #0
 8003cd0:	61fb      	str	r3, [r7, #28]
 8003cd2:	e159      	b.n	8003f88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	f040 8148 	bne.w	8003f82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d005      	beq.n	8003d0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d130      	bne.n	8003d6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	2203      	movs	r2, #3
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d40:	2201      	movs	r2, #1
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	091b      	lsrs	r3, r3, #4
 8003d56:	f003 0201 	and.w	r2, r3, #1
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 0303 	and.w	r3, r3, #3
 8003d74:	2b03      	cmp	r3, #3
 8003d76:	d017      	beq.n	8003da8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	2203      	movs	r2, #3
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d123      	bne.n	8003dfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	08da      	lsrs	r2, r3, #3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3208      	adds	r2, #8
 8003dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	220f      	movs	r2, #15
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	08da      	lsrs	r2, r3, #3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	3208      	adds	r2, #8
 8003df6:	69b9      	ldr	r1, [r7, #24]
 8003df8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	2203      	movs	r2, #3
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	4013      	ands	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f003 0203 	and.w	r2, r3, #3
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80a2 	beq.w	8003f82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	4b57      	ldr	r3, [pc, #348]	; (8003fa0 <HAL_GPIO_Init+0x2e8>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	4a56      	ldr	r2, [pc, #344]	; (8003fa0 <HAL_GPIO_Init+0x2e8>)
 8003e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e4e:	4b54      	ldr	r3, [pc, #336]	; (8003fa0 <HAL_GPIO_Init+0x2e8>)
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e5a:	4a52      	ldr	r2, [pc, #328]	; (8003fa4 <HAL_GPIO_Init+0x2ec>)
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	089b      	lsrs	r3, r3, #2
 8003e60:	3302      	adds	r3, #2
 8003e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	220f      	movs	r2, #15
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	43db      	mvns	r3, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a49      	ldr	r2, [pc, #292]	; (8003fa8 <HAL_GPIO_Init+0x2f0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d019      	beq.n	8003eba <HAL_GPIO_Init+0x202>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a48      	ldr	r2, [pc, #288]	; (8003fac <HAL_GPIO_Init+0x2f4>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d013      	beq.n	8003eb6 <HAL_GPIO_Init+0x1fe>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a47      	ldr	r2, [pc, #284]	; (8003fb0 <HAL_GPIO_Init+0x2f8>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d00d      	beq.n	8003eb2 <HAL_GPIO_Init+0x1fa>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a46      	ldr	r2, [pc, #280]	; (8003fb4 <HAL_GPIO_Init+0x2fc>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d007      	beq.n	8003eae <HAL_GPIO_Init+0x1f6>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a45      	ldr	r2, [pc, #276]	; (8003fb8 <HAL_GPIO_Init+0x300>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d101      	bne.n	8003eaa <HAL_GPIO_Init+0x1f2>
 8003ea6:	2304      	movs	r3, #4
 8003ea8:	e008      	b.n	8003ebc <HAL_GPIO_Init+0x204>
 8003eaa:	2307      	movs	r3, #7
 8003eac:	e006      	b.n	8003ebc <HAL_GPIO_Init+0x204>
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e004      	b.n	8003ebc <HAL_GPIO_Init+0x204>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e002      	b.n	8003ebc <HAL_GPIO_Init+0x204>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_GPIO_Init+0x204>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f002 0203 	and.w	r2, r2, #3
 8003ec2:	0092      	lsls	r2, r2, #2
 8003ec4:	4093      	lsls	r3, r2
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ecc:	4935      	ldr	r1, [pc, #212]	; (8003fa4 <HAL_GPIO_Init+0x2ec>)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	3302      	adds	r3, #2
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eda:	4b38      	ldr	r3, [pc, #224]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003efe:	4a2f      	ldr	r2, [pc, #188]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f04:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f28:	4a24      	ldr	r2, [pc, #144]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f2e:	4b23      	ldr	r3, [pc, #140]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f52:	4a1a      	ldr	r2, [pc, #104]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f58:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f7c:	4a0f      	ldr	r2, [pc, #60]	; (8003fbc <HAL_GPIO_Init+0x304>)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3301      	adds	r3, #1
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b0f      	cmp	r3, #15
 8003f8c:	f67f aea2 	bls.w	8003cd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	3724      	adds	r7, #36	; 0x24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020c00 	.word	0x40020c00
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40013c00 	.word	0x40013c00

08003fc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	887b      	ldrh	r3, [r7, #2]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	73fb      	strb	r3, [r7, #15]
 8003fdc:	e001      	b.n	8003fe2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3714      	adds	r7, #20
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004000:	787b      	ldrb	r3, [r7, #1]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004006:	887a      	ldrh	r2, [r7, #2]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800400c:	e003      	b.n	8004016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800400e:	887b      	ldrh	r3, [r7, #2]
 8004010:	041a      	lsls	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	619a      	str	r2, [r3, #24]
}
 8004016:	bf00      	nop
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e12b      	b.n	800428e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7fe fe1a 	bl	8002c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2224      	movs	r2, #36	; 0x24
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004076:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004086:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004088:	f001 f888 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 800408c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	4a81      	ldr	r2, [pc, #516]	; (8004298 <HAL_I2C_Init+0x274>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d807      	bhi.n	80040a8 <HAL_I2C_Init+0x84>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4a80      	ldr	r2, [pc, #512]	; (800429c <HAL_I2C_Init+0x278>)
 800409c:	4293      	cmp	r3, r2
 800409e:	bf94      	ite	ls
 80040a0:	2301      	movls	r3, #1
 80040a2:	2300      	movhi	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	e006      	b.n	80040b6 <HAL_I2C_Init+0x92>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4a7d      	ldr	r2, [pc, #500]	; (80042a0 <HAL_I2C_Init+0x27c>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	bf94      	ite	ls
 80040b0:	2301      	movls	r3, #1
 80040b2:	2300      	movhi	r3, #0
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e0e7      	b.n	800428e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4a78      	ldr	r2, [pc, #480]	; (80042a4 <HAL_I2C_Init+0x280>)
 80040c2:	fba2 2303 	umull	r2, r3, r2, r3
 80040c6:	0c9b      	lsrs	r3, r3, #18
 80040c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	430a      	orrs	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	4a6a      	ldr	r2, [pc, #424]	; (8004298 <HAL_I2C_Init+0x274>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d802      	bhi.n	80040f8 <HAL_I2C_Init+0xd4>
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	3301      	adds	r3, #1
 80040f6:	e009      	b.n	800410c <HAL_I2C_Init+0xe8>
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040fe:	fb02 f303 	mul.w	r3, r2, r3
 8004102:	4a69      	ldr	r2, [pc, #420]	; (80042a8 <HAL_I2C_Init+0x284>)
 8004104:	fba2 2303 	umull	r2, r3, r2, r3
 8004108:	099b      	lsrs	r3, r3, #6
 800410a:	3301      	adds	r3, #1
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6812      	ldr	r2, [r2, #0]
 8004110:	430b      	orrs	r3, r1
 8004112:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800411e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	495c      	ldr	r1, [pc, #368]	; (8004298 <HAL_I2C_Init+0x274>)
 8004128:	428b      	cmp	r3, r1
 800412a:	d819      	bhi.n	8004160 <HAL_I2C_Init+0x13c>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	1e59      	subs	r1, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	fbb1 f3f3 	udiv	r3, r1, r3
 800413a:	1c59      	adds	r1, r3, #1
 800413c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004140:	400b      	ands	r3, r1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_I2C_Init+0x138>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	1e59      	subs	r1, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	fbb1 f3f3 	udiv	r3, r1, r3
 8004154:	3301      	adds	r3, #1
 8004156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415a:	e051      	b.n	8004200 <HAL_I2C_Init+0x1dc>
 800415c:	2304      	movs	r3, #4
 800415e:	e04f      	b.n	8004200 <HAL_I2C_Init+0x1dc>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d111      	bne.n	800418c <HAL_I2C_Init+0x168>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1e58      	subs	r0, r3, #1
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6859      	ldr	r1, [r3, #4]
 8004170:	460b      	mov	r3, r1
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	440b      	add	r3, r1
 8004176:	fbb0 f3f3 	udiv	r3, r0, r3
 800417a:	3301      	adds	r3, #1
 800417c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004180:	2b00      	cmp	r3, #0
 8004182:	bf0c      	ite	eq
 8004184:	2301      	moveq	r3, #1
 8004186:	2300      	movne	r3, #0
 8004188:	b2db      	uxtb	r3, r3
 800418a:	e012      	b.n	80041b2 <HAL_I2C_Init+0x18e>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1e58      	subs	r0, r3, #1
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6859      	ldr	r1, [r3, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	0099      	lsls	r1, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	fbb0 f3f3 	udiv	r3, r0, r3
 80041a2:	3301      	adds	r3, #1
 80041a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	bf0c      	ite	eq
 80041ac:	2301      	moveq	r3, #1
 80041ae:	2300      	movne	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_I2C_Init+0x196>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e022      	b.n	8004200 <HAL_I2C_Init+0x1dc>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10e      	bne.n	80041e0 <HAL_I2C_Init+0x1bc>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	1e58      	subs	r0, r3, #1
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6859      	ldr	r1, [r3, #4]
 80041ca:	460b      	mov	r3, r1
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	440b      	add	r3, r1
 80041d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80041d4:	3301      	adds	r3, #1
 80041d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041de:	e00f      	b.n	8004200 <HAL_I2C_Init+0x1dc>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	1e58      	subs	r0, r3, #1
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6859      	ldr	r1, [r3, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	0099      	lsls	r1, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80041f6:	3301      	adds	r3, #1
 80041f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004200:	6879      	ldr	r1, [r7, #4]
 8004202:	6809      	ldr	r1, [r1, #0]
 8004204:	4313      	orrs	r3, r2
 8004206:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	430a      	orrs	r2, r1
 8004222:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800422e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6911      	ldr	r1, [r2, #16]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	68d2      	ldr	r2, [r2, #12]
 800423a:	4311      	orrs	r1, r2
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	430b      	orrs	r3, r1
 8004242:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	695a      	ldr	r2, [r3, #20]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2220      	movs	r2, #32
 800427a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	000186a0 	.word	0x000186a0
 800429c:	001e847f 	.word	0x001e847f
 80042a0:	003d08ff 	.word	0x003d08ff
 80042a4:	431bde83 	.word	0x431bde83
 80042a8:	10624dd3 	.word	0x10624dd3

080042ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	461a      	mov	r2, r3
 80042b8:	460b      	mov	r3, r1
 80042ba:	817b      	strh	r3, [r7, #10]
 80042bc:	4613      	mov	r3, r2
 80042be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042c0:	f7fe ffb6 	bl	8003230 <HAL_GetTick>
 80042c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b20      	cmp	r3, #32
 80042d0:	f040 80e0 	bne.w	8004494 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	2319      	movs	r3, #25
 80042da:	2201      	movs	r2, #1
 80042dc:	4970      	ldr	r1, [pc, #448]	; (80044a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f964 	bl	80045ac <I2C_WaitOnFlagUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
 80042ec:	e0d3      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_I2C_Master_Transmit+0x50>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e0cc      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b01      	cmp	r3, #1
 8004310:	d007      	beq.n	8004322 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004330:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2221      	movs	r2, #33	; 0x21
 8004336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2210      	movs	r2, #16
 800433e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	893a      	ldrh	r2, [r7, #8]
 8004352:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004358:	b29a      	uxth	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4a50      	ldr	r2, [pc, #320]	; (80044a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004364:	8979      	ldrh	r1, [r7, #10]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	6a3a      	ldr	r2, [r7, #32]
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f89c 	bl	80044a8 <I2C_MasterRequestWrite>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e08d      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800437a:	2300      	movs	r3, #0
 800437c:	613b      	str	r3, [r7, #16]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	613b      	str	r3, [r7, #16]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004390:	e066      	b.n	8004460 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 f9de 	bl	8004758 <I2C_WaitOnTXEFlagUntilTimeout>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00d      	beq.n	80043be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d107      	bne.n	80043ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e06b      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	781a      	ldrb	r2, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	1c5a      	adds	r2, r3, #1
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	f003 0304 	and.w	r3, r3, #4
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d11b      	bne.n	8004434 <HAL_I2C_Master_Transmit+0x188>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004400:	2b00      	cmp	r3, #0
 8004402:	d017      	beq.n	8004434 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	781a      	ldrb	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800441e:	b29b      	uxth	r3, r3
 8004420:	3b01      	subs	r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	6a39      	ldr	r1, [r7, #32]
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 f9ce 	bl	80047da <I2C_WaitOnBTFFlagUntilTimeout>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00d      	beq.n	8004460 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	2b04      	cmp	r3, #4
 800444a:	d107      	bne.n	800445c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800445a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e01a      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004464:	2b00      	cmp	r3, #0
 8004466:	d194      	bne.n	8004392 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004476:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004490:	2300      	movs	r3, #0
 8004492:	e000      	b.n	8004496 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004494:	2302      	movs	r3, #2
  }
}
 8004496:	4618      	mov	r0, r3
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	00100002 	.word	0x00100002
 80044a4:	ffff0000 	.word	0xffff0000

080044a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af02      	add	r7, sp, #8
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	607a      	str	r2, [r7, #4]
 80044b2:	603b      	str	r3, [r7, #0]
 80044b4:	460b      	mov	r3, r1
 80044b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d006      	beq.n	80044d2 <I2C_MasterRequestWrite+0x2a>
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d003      	beq.n	80044d2 <I2C_MasterRequestWrite+0x2a>
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044d0:	d108      	bne.n	80044e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	e00b      	b.n	80044fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e8:	2b12      	cmp	r3, #18
 80044ea:	d107      	bne.n	80044fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	9300      	str	r3, [sp, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 f84f 	bl	80045ac <I2C_WaitOnFlagUntilTimeout>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00d      	beq.n	8004530 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004522:	d103      	bne.n	800452c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800452a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e035      	b.n	800459c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004538:	d108      	bne.n	800454c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800453a:	897b      	ldrh	r3, [r7, #10]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	461a      	mov	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004548:	611a      	str	r2, [r3, #16]
 800454a:	e01b      	b.n	8004584 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800454c:	897b      	ldrh	r3, [r7, #10]
 800454e:	11db      	asrs	r3, r3, #7
 8004550:	b2db      	uxtb	r3, r3
 8004552:	f003 0306 	and.w	r3, r3, #6
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f063 030f 	orn	r3, r3, #15
 800455c:	b2da      	uxtb	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	490e      	ldr	r1, [pc, #56]	; (80045a4 <I2C_MasterRequestWrite+0xfc>)
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f875 	bl	800465a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e010      	b.n	800459c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800457a:	897b      	ldrh	r3, [r7, #10]
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	4907      	ldr	r1, [pc, #28]	; (80045a8 <I2C_MasterRequestWrite+0x100>)
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f865 	bl	800465a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e000      	b.n	800459c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	00010008 	.word	0x00010008
 80045a8:	00010002 	.word	0x00010002

080045ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045bc:	e025      	b.n	800460a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c4:	d021      	beq.n	800460a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c6:	f7fe fe33 	bl	8003230 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d302      	bcc.n	80045dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d116      	bne.n	800460a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	f043 0220 	orr.w	r2, r3, #32
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e023      	b.n	8004652 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b01      	cmp	r3, #1
 8004612:	d10d      	bne.n	8004630 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	43da      	mvns	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	e00c      	b.n	800464a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	43da      	mvns	r2, r3
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4013      	ands	r3, r2
 800463c:	b29b      	uxth	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	bf0c      	ite	eq
 8004642:	2301      	moveq	r3, #1
 8004644:	2300      	movne	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	461a      	mov	r2, r3
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	429a      	cmp	r2, r3
 800464e:	d0b6      	beq.n	80045be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
 8004666:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004668:	e051      	b.n	800470e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004678:	d123      	bne.n	80046c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004688:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004692:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2220      	movs	r2, #32
 800469e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	f043 0204 	orr.w	r2, r3, #4
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e046      	b.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d021      	beq.n	800470e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ca:	f7fe fdb1 	bl	8003230 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d302      	bcc.n	80046e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d116      	bne.n	800470e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	f043 0220 	orr.w	r2, r3, #32
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e020      	b.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	0c1b      	lsrs	r3, r3, #16
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b01      	cmp	r3, #1
 8004716:	d10c      	bne.n	8004732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	43da      	mvns	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4013      	ands	r3, r2
 8004724:	b29b      	uxth	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	bf14      	ite	ne
 800472a:	2301      	movne	r3, #1
 800472c:	2300      	moveq	r3, #0
 800472e:	b2db      	uxtb	r3, r3
 8004730:	e00b      	b.n	800474a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	43da      	mvns	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	4013      	ands	r3, r2
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf14      	ite	ne
 8004744:	2301      	movne	r3, #1
 8004746:	2300      	moveq	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d18d      	bne.n	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004764:	e02d      	b.n	80047c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 f878 	bl	800485c <I2C_IsAcknowledgeFailed>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e02d      	b.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800477c:	d021      	beq.n	80047c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477e:	f7fe fd57 	bl	8003230 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	429a      	cmp	r2, r3
 800478c:	d302      	bcc.n	8004794 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d116      	bne.n	80047c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f043 0220 	orr.w	r2, r3, #32
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e007      	b.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047cc:	2b80      	cmp	r3, #128	; 0x80
 80047ce:	d1ca      	bne.n	8004766 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b084      	sub	sp, #16
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047e6:	e02d      	b.n	8004844 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f837 	bl	800485c <I2C_IsAcknowledgeFailed>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e02d      	b.n	8004854 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fe:	d021      	beq.n	8004844 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004800:	f7fe fd16 	bl	8003230 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	429a      	cmp	r2, r3
 800480e:	d302      	bcc.n	8004816 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d116      	bne.n	8004844 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004830:	f043 0220 	orr.w	r2, r3, #32
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e007      	b.n	8004854 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b04      	cmp	r3, #4
 8004850:	d1ca      	bne.n	80047e8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800486e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004872:	d11b      	bne.n	80048ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800487c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	f043 0204 	orr.w	r2, r3, #4
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e000      	b.n	80048ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e267      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d075      	beq.n	80049c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048da:	4b88      	ldr	r3, [pc, #544]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 030c 	and.w	r3, r3, #12
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d00c      	beq.n	8004900 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048e6:	4b85      	ldr	r3, [pc, #532]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d112      	bne.n	8004918 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048f2:	4b82      	ldr	r3, [pc, #520]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048fe:	d10b      	bne.n	8004918 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004900:	4b7e      	ldr	r3, [pc, #504]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d05b      	beq.n	80049c4 <HAL_RCC_OscConfig+0x108>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d157      	bne.n	80049c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e242      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004920:	d106      	bne.n	8004930 <HAL_RCC_OscConfig+0x74>
 8004922:	4b76      	ldr	r3, [pc, #472]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a75      	ldr	r2, [pc, #468]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	e01d      	b.n	800496c <HAL_RCC_OscConfig+0xb0>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004938:	d10c      	bne.n	8004954 <HAL_RCC_OscConfig+0x98>
 800493a:	4b70      	ldr	r3, [pc, #448]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a6f      	ldr	r2, [pc, #444]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004940:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	4b6d      	ldr	r3, [pc, #436]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a6c      	ldr	r2, [pc, #432]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 800494c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	e00b      	b.n	800496c <HAL_RCC_OscConfig+0xb0>
 8004954:	4b69      	ldr	r3, [pc, #420]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a68      	ldr	r2, [pc, #416]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 800495a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	4b66      	ldr	r3, [pc, #408]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a65      	ldr	r2, [pc, #404]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800496a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d013      	beq.n	800499c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004974:	f7fe fc5c 	bl	8003230 <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800497c:	f7fe fc58 	bl	8003230 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b64      	cmp	r3, #100	; 0x64
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e207      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800498e:	4b5b      	ldr	r3, [pc, #364]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0f0      	beq.n	800497c <HAL_RCC_OscConfig+0xc0>
 800499a:	e014      	b.n	80049c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499c:	f7fe fc48 	bl	8003230 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049a4:	f7fe fc44 	bl	8003230 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b64      	cmp	r3, #100	; 0x64
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e1f3      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049b6:	4b51      	ldr	r3, [pc, #324]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0xe8>
 80049c2:	e000      	b.n	80049c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d063      	beq.n	8004a9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049d2:	4b4a      	ldr	r3, [pc, #296]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 030c 	and.w	r3, r3, #12
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00b      	beq.n	80049f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049de:	4b47      	ldr	r3, [pc, #284]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049e6:	2b08      	cmp	r3, #8
 80049e8:	d11c      	bne.n	8004a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049ea:	4b44      	ldr	r3, [pc, #272]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d116      	bne.n	8004a24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049f6:	4b41      	ldr	r3, [pc, #260]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d005      	beq.n	8004a0e <HAL_RCC_OscConfig+0x152>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d001      	beq.n	8004a0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e1c7      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a0e:	4b3b      	ldr	r3, [pc, #236]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4937      	ldr	r1, [pc, #220]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a22:	e03a      	b.n	8004a9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d020      	beq.n	8004a6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a2c:	4b34      	ldr	r3, [pc, #208]	; (8004b00 <HAL_RCC_OscConfig+0x244>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a32:	f7fe fbfd 	bl	8003230 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a3a:	f7fe fbf9 	bl	8003230 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e1a8      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4c:	4b2b      	ldr	r3, [pc, #172]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a58:	4b28      	ldr	r3, [pc, #160]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	4925      	ldr	r1, [pc, #148]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	600b      	str	r3, [r1, #0]
 8004a6c:	e015      	b.n	8004a9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a6e:	4b24      	ldr	r3, [pc, #144]	; (8004b00 <HAL_RCC_OscConfig+0x244>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a74:	f7fe fbdc 	bl	8003230 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a7c:	f7fe fbd8 	bl	8003230 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e187      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a8e:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f0      	bne.n	8004a7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d036      	beq.n	8004b14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d016      	beq.n	8004adc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aae:	4b15      	ldr	r3, [pc, #84]	; (8004b04 <HAL_RCC_OscConfig+0x248>)
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab4:	f7fe fbbc 	bl	8003230 <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aba:	e008      	b.n	8004ace <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004abc:	f7fe fbb8 	bl	8003230 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e167      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ace:	4b0b      	ldr	r3, [pc, #44]	; (8004afc <HAL_RCC_OscConfig+0x240>)
 8004ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d0f0      	beq.n	8004abc <HAL_RCC_OscConfig+0x200>
 8004ada:	e01b      	b.n	8004b14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004adc:	4b09      	ldr	r3, [pc, #36]	; (8004b04 <HAL_RCC_OscConfig+0x248>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae2:	f7fe fba5 	bl	8003230 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ae8:	e00e      	b.n	8004b08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aea:	f7fe fba1 	bl	8003230 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d907      	bls.n	8004b08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e150      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
 8004afc:	40023800 	.word	0x40023800
 8004b00:	42470000 	.word	0x42470000
 8004b04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b08:	4b88      	ldr	r3, [pc, #544]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1ea      	bne.n	8004aea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 8097 	beq.w	8004c50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b22:	2300      	movs	r3, #0
 8004b24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b26:	4b81      	ldr	r3, [pc, #516]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10f      	bne.n	8004b52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b32:	2300      	movs	r3, #0
 8004b34:	60bb      	str	r3, [r7, #8]
 8004b36:	4b7d      	ldr	r3, [pc, #500]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	4a7c      	ldr	r2, [pc, #496]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b40:	6413      	str	r3, [r2, #64]	; 0x40
 8004b42:	4b7a      	ldr	r3, [pc, #488]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b4a:	60bb      	str	r3, [r7, #8]
 8004b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b52:	4b77      	ldr	r3, [pc, #476]	; (8004d30 <HAL_RCC_OscConfig+0x474>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d118      	bne.n	8004b90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b5e:	4b74      	ldr	r3, [pc, #464]	; (8004d30 <HAL_RCC_OscConfig+0x474>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a73      	ldr	r2, [pc, #460]	; (8004d30 <HAL_RCC_OscConfig+0x474>)
 8004b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b6a:	f7fe fb61 	bl	8003230 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b72:	f7fe fb5d 	bl	8003230 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e10c      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b84:	4b6a      	ldr	r3, [pc, #424]	; (8004d30 <HAL_RCC_OscConfig+0x474>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d106      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x2ea>
 8004b98:	4b64      	ldr	r3, [pc, #400]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b9c:	4a63      	ldr	r2, [pc, #396]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004b9e:	f043 0301 	orr.w	r3, r3, #1
 8004ba2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ba4:	e01c      	b.n	8004be0 <HAL_RCC_OscConfig+0x324>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	2b05      	cmp	r3, #5
 8004bac:	d10c      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x30c>
 8004bae:	4b5f      	ldr	r3, [pc, #380]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb2:	4a5e      	ldr	r2, [pc, #376]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bb4:	f043 0304 	orr.w	r3, r3, #4
 8004bb8:	6713      	str	r3, [r2, #112]	; 0x70
 8004bba:	4b5c      	ldr	r3, [pc, #368]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bbe:	4a5b      	ldr	r2, [pc, #364]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bc0:	f043 0301 	orr.w	r3, r3, #1
 8004bc4:	6713      	str	r3, [r2, #112]	; 0x70
 8004bc6:	e00b      	b.n	8004be0 <HAL_RCC_OscConfig+0x324>
 8004bc8:	4b58      	ldr	r3, [pc, #352]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bcc:	4a57      	ldr	r2, [pc, #348]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004bd4:	4b55      	ldr	r3, [pc, #340]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd8:	4a54      	ldr	r2, [pc, #336]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004bda:	f023 0304 	bic.w	r3, r3, #4
 8004bde:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d015      	beq.n	8004c14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be8:	f7fe fb22 	bl	8003230 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bee:	e00a      	b.n	8004c06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bf0:	f7fe fb1e 	bl	8003230 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e0cb      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c06:	4b49      	ldr	r3, [pc, #292]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0ee      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x334>
 8004c12:	e014      	b.n	8004c3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c14:	f7fe fb0c 	bl	8003230 <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c1a:	e00a      	b.n	8004c32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c1c:	f7fe fb08 	bl	8003230 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e0b5      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c32:	4b3e      	ldr	r3, [pc, #248]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1ee      	bne.n	8004c1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c3e:	7dfb      	ldrb	r3, [r7, #23]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d105      	bne.n	8004c50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c44:	4b39      	ldr	r3, [pc, #228]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	4a38      	ldr	r2, [pc, #224]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f000 80a1 	beq.w	8004d9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c5a:	4b34      	ldr	r3, [pc, #208]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f003 030c 	and.w	r3, r3, #12
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d05c      	beq.n	8004d20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d141      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6e:	4b31      	ldr	r3, [pc, #196]	; (8004d34 <HAL_RCC_OscConfig+0x478>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c74:	f7fe fadc 	bl	8003230 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c7c:	f7fe fad8 	bl	8003230 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e087      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8e:	4b27      	ldr	r3, [pc, #156]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f0      	bne.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69da      	ldr	r2, [r3, #28]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	019b      	lsls	r3, r3, #6
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb0:	085b      	lsrs	r3, r3, #1
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	041b      	lsls	r3, r3, #16
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cbc:	061b      	lsls	r3, r3, #24
 8004cbe:	491b      	ldr	r1, [pc, #108]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cc4:	4b1b      	ldr	r3, [pc, #108]	; (8004d34 <HAL_RCC_OscConfig+0x478>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cca:	f7fe fab1 	bl	8003230 <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cd2:	f7fe faad 	bl	8003230 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e05c      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ce4:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f0      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x416>
 8004cf0:	e054      	b.n	8004d9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf2:	4b10      	ldr	r3, [pc, #64]	; (8004d34 <HAL_RCC_OscConfig+0x478>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf8:	f7fe fa9a 	bl	8003230 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d00:	f7fe fa96 	bl	8003230 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e045      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d12:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <HAL_RCC_OscConfig+0x470>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1f0      	bne.n	8004d00 <HAL_RCC_OscConfig+0x444>
 8004d1e:	e03d      	b.n	8004d9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d107      	bne.n	8004d38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e038      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	40007000 	.word	0x40007000
 8004d34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d38:	4b1b      	ldr	r3, [pc, #108]	; (8004da8 <HAL_RCC_OscConfig+0x4ec>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d028      	beq.n	8004d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d121      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d11a      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d68:	4013      	ands	r3, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d111      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7e:	085b      	lsrs	r3, r3, #1
 8004d80:	3b01      	subs	r3, #1
 8004d82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d107      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d001      	beq.n	8004d9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40023800 	.word	0x40023800

08004dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e0cc      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc0:	4b68      	ldr	r3, [pc, #416]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0307 	and.w	r3, r3, #7
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d90c      	bls.n	8004de8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dce:	4b65      	ldr	r3, [pc, #404]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd6:	4b63      	ldr	r3, [pc, #396]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0307 	and.w	r3, r3, #7
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d001      	beq.n	8004de8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e0b8      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d020      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e00:	4b59      	ldr	r3, [pc, #356]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	4a58      	ldr	r2, [pc, #352]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e18:	4b53      	ldr	r3, [pc, #332]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	4a52      	ldr	r2, [pc, #328]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e24:	4b50      	ldr	r3, [pc, #320]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	494d      	ldr	r1, [pc, #308]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d044      	beq.n	8004ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d107      	bne.n	8004e5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e4a:	4b47      	ldr	r3, [pc, #284]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d119      	bne.n	8004e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e07f      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d003      	beq.n	8004e6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d107      	bne.n	8004e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e6a:	4b3f      	ldr	r3, [pc, #252]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d109      	bne.n	8004e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e06f      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e7a:	4b3b      	ldr	r3, [pc, #236]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e067      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e8a:	4b37      	ldr	r3, [pc, #220]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f023 0203 	bic.w	r2, r3, #3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	4934      	ldr	r1, [pc, #208]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e9c:	f7fe f9c8 	bl	8003230 <HAL_GetTick>
 8004ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea2:	e00a      	b.n	8004eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea4:	f7fe f9c4 	bl	8003230 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e04f      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eba:	4b2b      	ldr	r3, [pc, #172]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f003 020c 	and.w	r2, r3, #12
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d1eb      	bne.n	8004ea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ecc:	4b25      	ldr	r3, [pc, #148]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d20c      	bcs.n	8004ef4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	b2d2      	uxtb	r2, r2
 8004ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee2:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0307 	and.w	r3, r3, #7
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d001      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e032      	b.n	8004f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d008      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f00:	4b19      	ldr	r3, [pc, #100]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	4916      	ldr	r1, [pc, #88]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d009      	beq.n	8004f32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f1e:	4b12      	ldr	r3, [pc, #72]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	490e      	ldr	r1, [pc, #56]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f32:	f000 f821 	bl	8004f78 <HAL_RCC_GetSysClockFreq>
 8004f36:	4602      	mov	r2, r0
 8004f38:	4b0b      	ldr	r3, [pc, #44]	; (8004f68 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	091b      	lsrs	r3, r3, #4
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	490a      	ldr	r1, [pc, #40]	; (8004f6c <HAL_RCC_ClockConfig+0x1c0>)
 8004f44:	5ccb      	ldrb	r3, [r1, r3]
 8004f46:	fa22 f303 	lsr.w	r3, r2, r3
 8004f4a:	4a09      	ldr	r2, [pc, #36]	; (8004f70 <HAL_RCC_ClockConfig+0x1c4>)
 8004f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f4e:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <HAL_RCC_ClockConfig+0x1c8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fe f928 	bl	80031a8 <HAL_InitTick>

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40023c00 	.word	0x40023c00
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	08007a78 	.word	0x08007a78
 8004f70:	20000020 	.word	0x20000020
 8004f74:	20000024 	.word	0x20000024

08004f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f7c:	b094      	sub	sp, #80	; 0x50
 8004f7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	647b      	str	r3, [r7, #68]	; 0x44
 8004f84:	2300      	movs	r3, #0
 8004f86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f88:	2300      	movs	r3, #0
 8004f8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f90:	4b79      	ldr	r3, [pc, #484]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d00d      	beq.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	f200 80e1 	bhi.w	8005164 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d002      	beq.n	8004fac <HAL_RCC_GetSysClockFreq+0x34>
 8004fa6:	2b04      	cmp	r3, #4
 8004fa8:	d003      	beq.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004faa:	e0db      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fac:	4b73      	ldr	r3, [pc, #460]	; (800517c <HAL_RCC_GetSysClockFreq+0x204>)
 8004fae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004fb0:	e0db      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fb2:	4b73      	ldr	r3, [pc, #460]	; (8005180 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fb6:	e0d8      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fb8:	4b6f      	ldr	r3, [pc, #444]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fc0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fc2:	4b6d      	ldr	r3, [pc, #436]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d063      	beq.n	8005096 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fce:	4b6a      	ldr	r3, [pc, #424]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	099b      	lsrs	r3, r3, #6
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004fd8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe0:	633b      	str	r3, [r7, #48]	; 0x30
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	637b      	str	r3, [r7, #52]	; 0x34
 8004fe6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004fea:	4622      	mov	r2, r4
 8004fec:	462b      	mov	r3, r5
 8004fee:	f04f 0000 	mov.w	r0, #0
 8004ff2:	f04f 0100 	mov.w	r1, #0
 8004ff6:	0159      	lsls	r1, r3, #5
 8004ff8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ffc:	0150      	lsls	r0, r2, #5
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4621      	mov	r1, r4
 8005004:	1a51      	subs	r1, r2, r1
 8005006:	6139      	str	r1, [r7, #16]
 8005008:	4629      	mov	r1, r5
 800500a:	eb63 0301 	sbc.w	r3, r3, r1
 800500e:	617b      	str	r3, [r7, #20]
 8005010:	f04f 0200 	mov.w	r2, #0
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800501c:	4659      	mov	r1, fp
 800501e:	018b      	lsls	r3, r1, #6
 8005020:	4651      	mov	r1, sl
 8005022:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005026:	4651      	mov	r1, sl
 8005028:	018a      	lsls	r2, r1, #6
 800502a:	4651      	mov	r1, sl
 800502c:	ebb2 0801 	subs.w	r8, r2, r1
 8005030:	4659      	mov	r1, fp
 8005032:	eb63 0901 	sbc.w	r9, r3, r1
 8005036:	f04f 0200 	mov.w	r2, #0
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005042:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005046:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800504a:	4690      	mov	r8, r2
 800504c:	4699      	mov	r9, r3
 800504e:	4623      	mov	r3, r4
 8005050:	eb18 0303 	adds.w	r3, r8, r3
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	462b      	mov	r3, r5
 8005058:	eb49 0303 	adc.w	r3, r9, r3
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	f04f 0200 	mov.w	r2, #0
 8005062:	f04f 0300 	mov.w	r3, #0
 8005066:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800506a:	4629      	mov	r1, r5
 800506c:	024b      	lsls	r3, r1, #9
 800506e:	4621      	mov	r1, r4
 8005070:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005074:	4621      	mov	r1, r4
 8005076:	024a      	lsls	r2, r1, #9
 8005078:	4610      	mov	r0, r2
 800507a:	4619      	mov	r1, r3
 800507c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800507e:	2200      	movs	r2, #0
 8005080:	62bb      	str	r3, [r7, #40]	; 0x28
 8005082:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005084:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005088:	f7fb fe70 	bl	8000d6c <__aeabi_uldivmod>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4613      	mov	r3, r2
 8005092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005094:	e058      	b.n	8005148 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005096:	4b38      	ldr	r3, [pc, #224]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	099b      	lsrs	r3, r3, #6
 800509c:	2200      	movs	r2, #0
 800509e:	4618      	mov	r0, r3
 80050a0:	4611      	mov	r1, r2
 80050a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050a6:	623b      	str	r3, [r7, #32]
 80050a8:	2300      	movs	r3, #0
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
 80050ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050b0:	4642      	mov	r2, r8
 80050b2:	464b      	mov	r3, r9
 80050b4:	f04f 0000 	mov.w	r0, #0
 80050b8:	f04f 0100 	mov.w	r1, #0
 80050bc:	0159      	lsls	r1, r3, #5
 80050be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050c2:	0150      	lsls	r0, r2, #5
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4641      	mov	r1, r8
 80050ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80050ce:	4649      	mov	r1, r9
 80050d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050e8:	ebb2 040a 	subs.w	r4, r2, sl
 80050ec:	eb63 050b 	sbc.w	r5, r3, fp
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	f04f 0300 	mov.w	r3, #0
 80050f8:	00eb      	lsls	r3, r5, #3
 80050fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050fe:	00e2      	lsls	r2, r4, #3
 8005100:	4614      	mov	r4, r2
 8005102:	461d      	mov	r5, r3
 8005104:	4643      	mov	r3, r8
 8005106:	18e3      	adds	r3, r4, r3
 8005108:	603b      	str	r3, [r7, #0]
 800510a:	464b      	mov	r3, r9
 800510c:	eb45 0303 	adc.w	r3, r5, r3
 8005110:	607b      	str	r3, [r7, #4]
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800511e:	4629      	mov	r1, r5
 8005120:	028b      	lsls	r3, r1, #10
 8005122:	4621      	mov	r1, r4
 8005124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005128:	4621      	mov	r1, r4
 800512a:	028a      	lsls	r2, r1, #10
 800512c:	4610      	mov	r0, r2
 800512e:	4619      	mov	r1, r3
 8005130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005132:	2200      	movs	r2, #0
 8005134:	61bb      	str	r3, [r7, #24]
 8005136:	61fa      	str	r2, [r7, #28]
 8005138:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800513c:	f7fb fe16 	bl	8000d6c <__aeabi_uldivmod>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4613      	mov	r3, r2
 8005146:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005148:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <HAL_RCC_GetSysClockFreq+0x200>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	0c1b      	lsrs	r3, r3, #16
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	3301      	adds	r3, #1
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005158:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800515a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800515c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005160:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005162:	e002      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005164:	4b05      	ldr	r3, [pc, #20]	; (800517c <HAL_RCC_GetSysClockFreq+0x204>)
 8005166:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800516a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800516c:	4618      	mov	r0, r3
 800516e:	3750      	adds	r7, #80	; 0x50
 8005170:	46bd      	mov	sp, r7
 8005172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005176:	bf00      	nop
 8005178:	40023800 	.word	0x40023800
 800517c:	00f42400 	.word	0x00f42400
 8005180:	007a1200 	.word	0x007a1200

08005184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005188:	4b03      	ldr	r3, [pc, #12]	; (8005198 <HAL_RCC_GetHCLKFreq+0x14>)
 800518a:	681b      	ldr	r3, [r3, #0]
}
 800518c:	4618      	mov	r0, r3
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	20000020 	.word	0x20000020

0800519c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051a0:	f7ff fff0 	bl	8005184 <HAL_RCC_GetHCLKFreq>
 80051a4:	4602      	mov	r2, r0
 80051a6:	4b05      	ldr	r3, [pc, #20]	; (80051bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	0a9b      	lsrs	r3, r3, #10
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	4903      	ldr	r1, [pc, #12]	; (80051c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051b2:	5ccb      	ldrb	r3, [r1, r3]
 80051b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40023800 	.word	0x40023800
 80051c0:	08007a88 	.word	0x08007a88

080051c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051c8:	f7ff ffdc 	bl	8005184 <HAL_RCC_GetHCLKFreq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	0b5b      	lsrs	r3, r3, #13
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	4903      	ldr	r1, [pc, #12]	; (80051e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051da:	5ccb      	ldrb	r3, [r1, r3]
 80051dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40023800 	.word	0x40023800
 80051e8:	08007a88 	.word	0x08007a88

080051ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e041      	b.n	8005282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d106      	bne.n	8005218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7fd fd7e 	bl	8002d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f000 fcb2 	bl	8005b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
	...

0800528c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800529a:	b2db      	uxtb	r3, r3
 800529c:	2b01      	cmp	r3, #1
 800529e:	d001      	beq.n	80052a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e03c      	b.n	800531e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1e      	ldr	r2, [pc, #120]	; (800532c <HAL_TIM_Base_Start+0xa0>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d018      	beq.n	80052e8 <HAL_TIM_Base_Start+0x5c>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052be:	d013      	beq.n	80052e8 <HAL_TIM_Base_Start+0x5c>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1a      	ldr	r2, [pc, #104]	; (8005330 <HAL_TIM_Base_Start+0xa4>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00e      	beq.n	80052e8 <HAL_TIM_Base_Start+0x5c>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a19      	ldr	r2, [pc, #100]	; (8005334 <HAL_TIM_Base_Start+0xa8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d009      	beq.n	80052e8 <HAL_TIM_Base_Start+0x5c>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a17      	ldr	r2, [pc, #92]	; (8005338 <HAL_TIM_Base_Start+0xac>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d004      	beq.n	80052e8 <HAL_TIM_Base_Start+0x5c>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a16      	ldr	r2, [pc, #88]	; (800533c <HAL_TIM_Base_Start+0xb0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d111      	bne.n	800530c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2b06      	cmp	r3, #6
 80052f8:	d010      	beq.n	800531c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0201 	orr.w	r2, r2, #1
 8005308:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	e007      	b.n	800531c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40010000 	.word	0x40010000
 8005330:	40000400 	.word	0x40000400
 8005334:	40000800 	.word	0x40000800
 8005338:	40000c00 	.word	0x40000c00
 800533c:	40014000 	.word	0x40014000

08005340 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b01      	cmp	r3, #1
 8005352:	d001      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e044      	b.n	80053e2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68da      	ldr	r2, [r3, #12]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1e      	ldr	r2, [pc, #120]	; (80053f0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d018      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x6c>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005382:	d013      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x6c>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a1a      	ldr	r2, [pc, #104]	; (80053f4 <HAL_TIM_Base_Start_IT+0xb4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00e      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x6c>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a19      	ldr	r2, [pc, #100]	; (80053f8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d009      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x6c>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a17      	ldr	r2, [pc, #92]	; (80053fc <HAL_TIM_Base_Start_IT+0xbc>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d004      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x6c>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a16      	ldr	r2, [pc, #88]	; (8005400 <HAL_TIM_Base_Start_IT+0xc0>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d111      	bne.n	80053d0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2b06      	cmp	r3, #6
 80053bc:	d010      	beq.n	80053e0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0201 	orr.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ce:	e007      	b.n	80053e0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	40010000 	.word	0x40010000
 80053f4:	40000400 	.word	0x40000400
 80053f8:	40000800 	.word	0x40000800
 80053fc:	40000c00 	.word	0x40000c00
 8005400:	40014000 	.word	0x40014000

08005404 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e041      	b.n	800549a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d106      	bne.n	8005430 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f839 	bl	80054a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3304      	adds	r3, #4
 8005440:	4619      	mov	r1, r3
 8005442:	4610      	mov	r0, r2
 8005444:	f000 fba6 	bl	8005b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
	...

080054b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d109      	bne.n	80054dc <HAL_TIM_PWM_Start+0x24>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	bf14      	ite	ne
 80054d4:	2301      	movne	r3, #1
 80054d6:	2300      	moveq	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	e022      	b.n	8005522 <HAL_TIM_PWM_Start+0x6a>
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	2b04      	cmp	r3, #4
 80054e0:	d109      	bne.n	80054f6 <HAL_TIM_PWM_Start+0x3e>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	bf14      	ite	ne
 80054ee:	2301      	movne	r3, #1
 80054f0:	2300      	moveq	r3, #0
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	e015      	b.n	8005522 <HAL_TIM_PWM_Start+0x6a>
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d109      	bne.n	8005510 <HAL_TIM_PWM_Start+0x58>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b01      	cmp	r3, #1
 8005506:	bf14      	ite	ne
 8005508:	2301      	movne	r3, #1
 800550a:	2300      	moveq	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	e008      	b.n	8005522 <HAL_TIM_PWM_Start+0x6a>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b01      	cmp	r3, #1
 800551a:	bf14      	ite	ne
 800551c:	2301      	movne	r3, #1
 800551e:	2300      	moveq	r3, #0
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e068      	b.n	80055fc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d104      	bne.n	800553a <HAL_TIM_PWM_Start+0x82>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005538:	e013      	b.n	8005562 <HAL_TIM_PWM_Start+0xaa>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2b04      	cmp	r3, #4
 800553e:	d104      	bne.n	800554a <HAL_TIM_PWM_Start+0x92>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005548:	e00b      	b.n	8005562 <HAL_TIM_PWM_Start+0xaa>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b08      	cmp	r3, #8
 800554e:	d104      	bne.n	800555a <HAL_TIM_PWM_Start+0xa2>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005558:	e003      	b.n	8005562 <HAL_TIM_PWM_Start+0xaa>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2202      	movs	r2, #2
 800555e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2201      	movs	r2, #1
 8005568:	6839      	ldr	r1, [r7, #0]
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fdb8 	bl	80060e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a23      	ldr	r2, [pc, #140]	; (8005604 <HAL_TIM_PWM_Start+0x14c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d107      	bne.n	800558a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005588:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a1d      	ldr	r2, [pc, #116]	; (8005604 <HAL_TIM_PWM_Start+0x14c>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d018      	beq.n	80055c6 <HAL_TIM_PWM_Start+0x10e>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800559c:	d013      	beq.n	80055c6 <HAL_TIM_PWM_Start+0x10e>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a19      	ldr	r2, [pc, #100]	; (8005608 <HAL_TIM_PWM_Start+0x150>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00e      	beq.n	80055c6 <HAL_TIM_PWM_Start+0x10e>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a17      	ldr	r2, [pc, #92]	; (800560c <HAL_TIM_PWM_Start+0x154>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d009      	beq.n	80055c6 <HAL_TIM_PWM_Start+0x10e>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a16      	ldr	r2, [pc, #88]	; (8005610 <HAL_TIM_PWM_Start+0x158>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d004      	beq.n	80055c6 <HAL_TIM_PWM_Start+0x10e>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a14      	ldr	r2, [pc, #80]	; (8005614 <HAL_TIM_PWM_Start+0x15c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d111      	bne.n	80055ea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2b06      	cmp	r3, #6
 80055d6:	d010      	beq.n	80055fa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0201 	orr.w	r2, r2, #1
 80055e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055e8:	e007      	b.n	80055fa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f042 0201 	orr.w	r2, r2, #1
 80055f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3710      	adds	r7, #16
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	40010000 	.word	0x40010000
 8005608:	40000400 	.word	0x40000400
 800560c:	40000800 	.word	0x40000800
 8005610:	40000c00 	.word	0x40000c00
 8005614:	40014000 	.word	0x40014000

08005618 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e097      	b.n	800575c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d106      	bne.n	8005646 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f7fd fb9d 	bl	8002d80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2202      	movs	r2, #2
 800564a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800565c:	f023 0307 	bic.w	r3, r3, #7
 8005660:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3304      	adds	r3, #4
 800566a:	4619      	mov	r1, r3
 800566c:	4610      	mov	r0, r2
 800566e:	f000 fa91 	bl	8005b94 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	4313      	orrs	r3, r2
 8005692:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800569a:	f023 0303 	bic.w	r3, r3, #3
 800569e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	021b      	lsls	r3, r3, #8
 80056aa:	4313      	orrs	r3, r2
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056b8:	f023 030c 	bic.w	r3, r3, #12
 80056bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	021b      	lsls	r3, r3, #8
 80056d4:	4313      	orrs	r3, r2
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	011a      	lsls	r2, r3, #4
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	031b      	lsls	r3, r3, #12
 80056e8:	4313      	orrs	r3, r2
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80056f6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80056fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	011b      	lsls	r3, r3, #4
 800570a:	4313      	orrs	r3, r2
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005774:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800577c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005784:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800578c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d110      	bne.n	80057b6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	2b01      	cmp	r3, #1
 8005798:	d102      	bne.n	80057a0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800579a:	7b7b      	ldrb	r3, [r7, #13]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d001      	beq.n	80057a4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e069      	b.n	8005878 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057b4:	e031      	b.n	800581a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d110      	bne.n	80057de <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057bc:	7bbb      	ldrb	r3, [r7, #14]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d102      	bne.n	80057c8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057c2:	7b3b      	ldrb	r3, [r7, #12]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d001      	beq.n	80057cc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e055      	b.n	8005878 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057dc:	e01d      	b.n	800581a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d108      	bne.n	80057f6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057e4:	7bbb      	ldrb	r3, [r7, #14]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d105      	bne.n	80057f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057ea:	7b7b      	ldrb	r3, [r7, #13]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d102      	bne.n	80057f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057f0:	7b3b      	ldrb	r3, [r7, #12]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d001      	beq.n	80057fa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e03e      	b.n	8005878 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2202      	movs	r2, #2
 80057fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2202      	movs	r2, #2
 8005806:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2202      	movs	r2, #2
 8005816:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d003      	beq.n	8005828 <HAL_TIM_Encoder_Start+0xc4>
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	2b04      	cmp	r3, #4
 8005824:	d008      	beq.n	8005838 <HAL_TIM_Encoder_Start+0xd4>
 8005826:	e00f      	b.n	8005848 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2201      	movs	r2, #1
 800582e:	2100      	movs	r1, #0
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fc55 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 8005836:	e016      	b.n	8005866 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2201      	movs	r2, #1
 800583e:	2104      	movs	r1, #4
 8005840:	4618      	mov	r0, r3
 8005842:	f000 fc4d 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 8005846:	e00e      	b.n	8005866 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2201      	movs	r2, #1
 800584e:	2100      	movs	r1, #0
 8005850:	4618      	mov	r0, r3
 8005852:	f000 fc45 	bl	80060e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2201      	movs	r2, #1
 800585c:	2104      	movs	r1, #4
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fc3e 	bl	80060e0 <TIM_CCxChannelCmd>
      break;
 8005864:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0201 	orr.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005896:	2b01      	cmp	r3, #1
 8005898:	d101      	bne.n	800589e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800589a:	2302      	movs	r3, #2
 800589c:	e0ae      	b.n	80059fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b0c      	cmp	r3, #12
 80058aa:	f200 809f 	bhi.w	80059ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058ae:	a201      	add	r2, pc, #4	; (adr r2, 80058b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	080058e9 	.word	0x080058e9
 80058b8:	080059ed 	.word	0x080059ed
 80058bc:	080059ed 	.word	0x080059ed
 80058c0:	080059ed 	.word	0x080059ed
 80058c4:	08005929 	.word	0x08005929
 80058c8:	080059ed 	.word	0x080059ed
 80058cc:	080059ed 	.word	0x080059ed
 80058d0:	080059ed 	.word	0x080059ed
 80058d4:	0800596b 	.word	0x0800596b
 80058d8:	080059ed 	.word	0x080059ed
 80058dc:	080059ed 	.word	0x080059ed
 80058e0:	080059ed 	.word	0x080059ed
 80058e4:	080059ab 	.word	0x080059ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f000 f9d0 	bl	8005c94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699a      	ldr	r2, [r3, #24]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f042 0208 	orr.w	r2, r2, #8
 8005902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0204 	bic.w	r2, r2, #4
 8005912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6999      	ldr	r1, [r3, #24]
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	691a      	ldr	r2, [r3, #16]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	619a      	str	r2, [r3, #24]
      break;
 8005926:	e064      	b.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68b9      	ldr	r1, [r7, #8]
 800592e:	4618      	mov	r0, r3
 8005930:	f000 fa16 	bl	8005d60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699a      	ldr	r2, [r3, #24]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6999      	ldr	r1, [r3, #24]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	021a      	lsls	r2, r3, #8
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	619a      	str	r2, [r3, #24]
      break;
 8005968:	e043      	b.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68b9      	ldr	r1, [r7, #8]
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fa61 	bl	8005e38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69da      	ldr	r2, [r3, #28]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f042 0208 	orr.w	r2, r2, #8
 8005984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0204 	bic.w	r2, r2, #4
 8005994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69d9      	ldr	r1, [r3, #28]
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	691a      	ldr	r2, [r3, #16]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	61da      	str	r2, [r3, #28]
      break;
 80059a8:	e023      	b.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68b9      	ldr	r1, [r7, #8]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 faab 	bl	8005f0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	69da      	ldr	r2, [r3, #28]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69da      	ldr	r2, [r3, #28]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69d9      	ldr	r1, [r3, #28]
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	021a      	lsls	r2, r3, #8
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	61da      	str	r2, [r3, #28]
      break;
 80059ea:	e002      	b.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	75fb      	strb	r3, [r7, #23]
      break;
 80059f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3718      	adds	r7, #24
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d101      	bne.n	8005a20 <HAL_TIM_ConfigClockSource+0x1c>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	e0b4      	b.n	8005b8a <HAL_TIM_ConfigClockSource+0x186>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68ba      	ldr	r2, [r7, #8]
 8005a4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a58:	d03e      	beq.n	8005ad8 <HAL_TIM_ConfigClockSource+0xd4>
 8005a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a5e:	f200 8087 	bhi.w	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a66:	f000 8086 	beq.w	8005b76 <HAL_TIM_ConfigClockSource+0x172>
 8005a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6e:	d87f      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a70:	2b70      	cmp	r3, #112	; 0x70
 8005a72:	d01a      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0xa6>
 8005a74:	2b70      	cmp	r3, #112	; 0x70
 8005a76:	d87b      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a78:	2b60      	cmp	r3, #96	; 0x60
 8005a7a:	d050      	beq.n	8005b1e <HAL_TIM_ConfigClockSource+0x11a>
 8005a7c:	2b60      	cmp	r3, #96	; 0x60
 8005a7e:	d877      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a80:	2b50      	cmp	r3, #80	; 0x50
 8005a82:	d03c      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0xfa>
 8005a84:	2b50      	cmp	r3, #80	; 0x50
 8005a86:	d873      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a88:	2b40      	cmp	r3, #64	; 0x40
 8005a8a:	d058      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x13a>
 8005a8c:	2b40      	cmp	r3, #64	; 0x40
 8005a8e:	d86f      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a90:	2b30      	cmp	r3, #48	; 0x30
 8005a92:	d064      	beq.n	8005b5e <HAL_TIM_ConfigClockSource+0x15a>
 8005a94:	2b30      	cmp	r3, #48	; 0x30
 8005a96:	d86b      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b20      	cmp	r3, #32
 8005a9a:	d060      	beq.n	8005b5e <HAL_TIM_ConfigClockSource+0x15a>
 8005a9c:	2b20      	cmp	r3, #32
 8005a9e:	d867      	bhi.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d05c      	beq.n	8005b5e <HAL_TIM_ConfigClockSource+0x15a>
 8005aa4:	2b10      	cmp	r3, #16
 8005aa6:	d05a      	beq.n	8005b5e <HAL_TIM_ConfigClockSource+0x15a>
 8005aa8:	e062      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	6899      	ldr	r1, [r3, #8]
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	f000 faf1 	bl	80060a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005acc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	609a      	str	r2, [r3, #8]
      break;
 8005ad6:	e04f      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6818      	ldr	r0, [r3, #0]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	6899      	ldr	r1, [r3, #8]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f000 fada 	bl	80060a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689a      	ldr	r2, [r3, #8]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005afa:	609a      	str	r2, [r3, #8]
      break;
 8005afc:	e03c      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	6859      	ldr	r1, [r3, #4]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	f000 fa4e 	bl	8005fac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2150      	movs	r1, #80	; 0x50
 8005b16:	4618      	mov	r0, r3
 8005b18:	f000 faa7 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005b1c:	e02c      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6818      	ldr	r0, [r3, #0]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	6859      	ldr	r1, [r3, #4]
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	f000 fa6d 	bl	800600a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2160      	movs	r1, #96	; 0x60
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 fa97 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005b3c:	e01c      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6818      	ldr	r0, [r3, #0]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	6859      	ldr	r1, [r3, #4]
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	f000 fa2e 	bl	8005fac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2140      	movs	r1, #64	; 0x40
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 fa87 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005b5c:	e00c      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f000 fa7e 	bl	800606a <TIM_ITRx_SetConfig>
      break;
 8005b6e:	e003      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
      break;
 8005b74:	e000      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3710      	adds	r7, #16
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
	...

08005b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a34      	ldr	r2, [pc, #208]	; (8005c78 <TIM_Base_SetConfig+0xe4>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00f      	beq.n	8005bcc <TIM_Base_SetConfig+0x38>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb2:	d00b      	beq.n	8005bcc <TIM_Base_SetConfig+0x38>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a31      	ldr	r2, [pc, #196]	; (8005c7c <TIM_Base_SetConfig+0xe8>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d007      	beq.n	8005bcc <TIM_Base_SetConfig+0x38>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a30      	ldr	r2, [pc, #192]	; (8005c80 <TIM_Base_SetConfig+0xec>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d003      	beq.n	8005bcc <TIM_Base_SetConfig+0x38>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a2f      	ldr	r2, [pc, #188]	; (8005c84 <TIM_Base_SetConfig+0xf0>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d108      	bne.n	8005bde <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a25      	ldr	r2, [pc, #148]	; (8005c78 <TIM_Base_SetConfig+0xe4>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d01b      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bec:	d017      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a22      	ldr	r2, [pc, #136]	; (8005c7c <TIM_Base_SetConfig+0xe8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d013      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a21      	ldr	r2, [pc, #132]	; (8005c80 <TIM_Base_SetConfig+0xec>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d00f      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a20      	ldr	r2, [pc, #128]	; (8005c84 <TIM_Base_SetConfig+0xf0>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d00b      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a1f      	ldr	r2, [pc, #124]	; (8005c88 <TIM_Base_SetConfig+0xf4>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d007      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a1e      	ldr	r2, [pc, #120]	; (8005c8c <TIM_Base_SetConfig+0xf8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d003      	beq.n	8005c1e <TIM_Base_SetConfig+0x8a>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a1d      	ldr	r2, [pc, #116]	; (8005c90 <TIM_Base_SetConfig+0xfc>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d108      	bne.n	8005c30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a08      	ldr	r2, [pc, #32]	; (8005c78 <TIM_Base_SetConfig+0xe4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d103      	bne.n	8005c64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	615a      	str	r2, [r3, #20]
}
 8005c6a:	bf00      	nop
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	40010000 	.word	0x40010000
 8005c7c:	40000400 	.word	0x40000400
 8005c80:	40000800 	.word	0x40000800
 8005c84:	40000c00 	.word	0x40000c00
 8005c88:	40014000 	.word	0x40014000
 8005c8c:	40014400 	.word	0x40014400
 8005c90:	40014800 	.word	0x40014800

08005c94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b087      	sub	sp, #28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	f023 0201 	bic.w	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 0303 	bic.w	r3, r3, #3
 8005cca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f023 0302 	bic.w	r3, r3, #2
 8005cdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a1c      	ldr	r2, [pc, #112]	; (8005d5c <TIM_OC1_SetConfig+0xc8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d10c      	bne.n	8005d0a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f023 0308 	bic.w	r3, r3, #8
 8005cf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	f023 0304 	bic.w	r3, r3, #4
 8005d08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a13      	ldr	r2, [pc, #76]	; (8005d5c <TIM_OC1_SetConfig+0xc8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d111      	bne.n	8005d36 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	621a      	str	r2, [r3, #32]
}
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	40010000 	.word	0x40010000

08005d60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	f023 0210 	bic.w	r2, r3, #16
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	021b      	lsls	r3, r3, #8
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f023 0320 	bic.w	r3, r3, #32
 8005daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	011b      	lsls	r3, r3, #4
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a1e      	ldr	r2, [pc, #120]	; (8005e34 <TIM_OC2_SetConfig+0xd4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d10d      	bne.n	8005ddc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	011b      	lsls	r3, r3, #4
 8005dce:	697a      	ldr	r2, [r7, #20]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a15      	ldr	r2, [pc, #84]	; (8005e34 <TIM_OC2_SetConfig+0xd4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d113      	bne.n	8005e0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005df2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	621a      	str	r2, [r3, #32]
}
 8005e26:	bf00      	nop
 8005e28:	371c      	adds	r7, #28
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	40010000 	.word	0x40010000

08005e38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f023 0303 	bic.w	r3, r3, #3
 8005e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a1d      	ldr	r2, [pc, #116]	; (8005f08 <TIM_OC3_SetConfig+0xd0>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d10d      	bne.n	8005eb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	021b      	lsls	r3, r3, #8
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a14      	ldr	r2, [pc, #80]	; (8005f08 <TIM_OC3_SetConfig+0xd0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d113      	bne.n	8005ee2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	011b      	lsls	r3, r3, #4
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	621a      	str	r2, [r3, #32]
}
 8005efc:	bf00      	nop
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	40010000 	.word	0x40010000

08005f0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	031b      	lsls	r3, r3, #12
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a10      	ldr	r2, [pc, #64]	; (8005fa8 <TIM_OC4_SetConfig+0x9c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d109      	bne.n	8005f80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	019b      	lsls	r3, r3, #6
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	621a      	str	r2, [r3, #32]
}
 8005f9a:	bf00      	nop
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	40010000 	.word	0x40010000

08005fac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	f023 0201 	bic.w	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f023 030a 	bic.w	r3, r3, #10
 8005fe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	621a      	str	r2, [r3, #32]
}
 8005ffe:	bf00      	nop
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr

0800600a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800600a:	b480      	push	{r7}
 800600c:	b087      	sub	sp, #28
 800600e:	af00      	add	r7, sp, #0
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	f023 0210 	bic.w	r2, r3, #16
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006034:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	031b      	lsls	r3, r3, #12
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	4313      	orrs	r3, r2
 800603e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006046:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	4313      	orrs	r3, r2
 8006050:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	621a      	str	r2, [r3, #32]
}
 800605e:	bf00      	nop
 8006060:	371c      	adds	r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr

0800606a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800606a:	b480      	push	{r7}
 800606c:	b085      	sub	sp, #20
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
 8006072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006080:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4313      	orrs	r3, r2
 8006088:	f043 0307 	orr.w	r3, r3, #7
 800608c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	609a      	str	r2, [r3, #8]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
 80060ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	021a      	lsls	r2, r3, #8
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	431a      	orrs	r2, r3
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	609a      	str	r2, [r3, #8]
}
 80060d4:	bf00      	nop
 80060d6:	371c      	adds	r7, #28
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 031f 	and.w	r3, r3, #31
 80060f2:	2201      	movs	r2, #1
 80060f4:	fa02 f303 	lsl.w	r3, r2, r3
 80060f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a1a      	ldr	r2, [r3, #32]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	43db      	mvns	r3, r3
 8006102:	401a      	ands	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a1a      	ldr	r2, [r3, #32]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f003 031f 	and.w	r3, r3, #31
 8006112:	6879      	ldr	r1, [r7, #4]
 8006114:	fa01 f303 	lsl.w	r3, r1, r3
 8006118:	431a      	orrs	r2, r3
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	621a      	str	r2, [r3, #32]
}
 800611e:	bf00      	nop
 8006120:	371c      	adds	r7, #28
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
	...

0800612c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006140:	2302      	movs	r3, #2
 8006142:	e050      	b.n	80061e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800616a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a1c      	ldr	r2, [pc, #112]	; (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d018      	beq.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006190:	d013      	beq.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a18      	ldr	r2, [pc, #96]	; (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d00e      	beq.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a16      	ldr	r2, [pc, #88]	; (80061fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d009      	beq.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a15      	ldr	r2, [pc, #84]	; (8006200 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d004      	beq.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a13      	ldr	r2, [pc, #76]	; (8006204 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d10c      	bne.n	80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	40000c00 	.word	0x40000c00
 8006204:	40014000 	.word	0x40014000

08006208 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006212:	2300      	movs	r3, #0
 8006214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006220:	2302      	movs	r3, #2
 8006222:	e03d      	b.n	80062a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	4313      	orrs	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4313      	orrs	r3, r2
 8006262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	695b      	ldr	r3, [r3, #20]
 800627c:	4313      	orrs	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3714      	adds	r7, #20
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e03f      	b.n	800633e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d106      	bne.n	80062d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fc fdd6 	bl	8002e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2224      	movs	r2, #36	; 0x24
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68da      	ldr	r2, [r3, #12]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 ff53 	bl	800719c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	691a      	ldr	r2, [r3, #16]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006304:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695a      	ldr	r2, [r3, #20]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006314:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68da      	ldr	r2, [r3, #12]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006324:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2220      	movs	r2, #32
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3708      	adds	r7, #8
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
	...

08006348 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b08c      	sub	sp, #48	; 0x30
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	4613      	mov	r3, r2
 8006354:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800635c:	b2db      	uxtb	r3, r3
 800635e:	2b20      	cmp	r3, #32
 8006360:	d165      	bne.n	800642e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d002      	beq.n	800636e <HAL_UART_Transmit_DMA+0x26>
 8006368:	88fb      	ldrh	r3, [r7, #6]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d101      	bne.n	8006372 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e05e      	b.n	8006430 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006378:	2b01      	cmp	r3, #1
 800637a:	d101      	bne.n	8006380 <HAL_UART_Transmit_DMA+0x38>
 800637c:	2302      	movs	r3, #2
 800637e:	e057      	b.n	8006430 <HAL_UART_Transmit_DMA+0xe8>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	88fa      	ldrh	r2, [r7, #6]
 8006392:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	88fa      	ldrh	r2, [r7, #6]
 8006398:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2221      	movs	r2, #33	; 0x21
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ac:	4a22      	ldr	r2, [pc, #136]	; (8006438 <HAL_UART_Transmit_DMA+0xf0>)
 80063ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b4:	4a21      	ldr	r2, [pc, #132]	; (800643c <HAL_UART_Transmit_DMA+0xf4>)
 80063b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063bc:	4a20      	ldr	r2, [pc, #128]	; (8006440 <HAL_UART_Transmit_DMA+0xf8>)
 80063be:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063c4:	2200      	movs	r2, #0
 80063c6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80063c8:	f107 0308 	add.w	r3, r7, #8
 80063cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	6819      	ldr	r1, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3304      	adds	r3, #4
 80063dc:	461a      	mov	r2, r3
 80063de:	88fb      	ldrh	r3, [r7, #6]
 80063e0:	f7fd f916 	bl	8003610 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063ec:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	3314      	adds	r3, #20
 80063fc:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	e853 3f00 	ldrex	r3, [r3]
 8006404:	617b      	str	r3, [r7, #20]
   return(result);
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800640c:	62bb      	str	r3, [r7, #40]	; 0x28
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3314      	adds	r3, #20
 8006414:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006416:	627a      	str	r2, [r7, #36]	; 0x24
 8006418:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641a:	6a39      	ldr	r1, [r7, #32]
 800641c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800641e:	e841 2300 	strex	r3, r2, [r1]
 8006422:	61fb      	str	r3, [r7, #28]
   return(result);
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1e5      	bne.n	80063f6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	e000      	b.n	8006430 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800642e:	2302      	movs	r3, #2
  }
}
 8006430:	4618      	mov	r0, r3
 8006432:	3730      	adds	r7, #48	; 0x30
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	08006a3d 	.word	0x08006a3d
 800643c:	08006ad7 	.word	0x08006ad7
 8006440:	08006c4f 	.word	0x08006c4f

08006444 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	4613      	mov	r3, r2
 8006450:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b20      	cmp	r3, #32
 800645c:	d11d      	bne.n	800649a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <HAL_UART_Receive_DMA+0x26>
 8006464:	88fb      	ldrh	r3, [r7, #6]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e016      	b.n	800649c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006474:	2b01      	cmp	r3, #1
 8006476:	d101      	bne.n	800647c <HAL_UART_Receive_DMA+0x38>
 8006478:	2302      	movs	r3, #2
 800647a:	e00f      	b.n	800649c <HAL_UART_Receive_DMA+0x58>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800648a:	88fb      	ldrh	r3, [r7, #6]
 800648c:	461a      	mov	r2, r3
 800648e:	68b9      	ldr	r1, [r7, #8]
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 fc27 	bl	8006ce4 <UART_Start_Receive_DMA>
 8006496:	4603      	mov	r3, r0
 8006498:	e000      	b.n	800649c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800649a:	2302      	movs	r3, #2
  }
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b0ba      	sub	sp, #232	; 0xe8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80064ca:	2300      	movs	r3, #0
 80064cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064da:	f003 030f 	and.w	r3, r3, #15
 80064de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80064e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10f      	bne.n	800650a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d009      	beq.n	800650a <HAL_UART_IRQHandler+0x66>
 80064f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064fa:	f003 0320 	and.w	r3, r3, #32
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 fd8f 	bl	8007026 <UART_Receive_IT>
      return;
 8006508:	e256      	b.n	80069b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800650a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800650e:	2b00      	cmp	r3, #0
 8006510:	f000 80de 	beq.w	80066d0 <HAL_UART_IRQHandler+0x22c>
 8006514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	2b00      	cmp	r3, #0
 800651e:	d106      	bne.n	800652e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006524:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 80d1 	beq.w	80066d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800652e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006532:	f003 0301 	and.w	r3, r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00b      	beq.n	8006552 <HAL_UART_IRQHandler+0xae>
 800653a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800653e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006542:	2b00      	cmp	r3, #0
 8006544:	d005      	beq.n	8006552 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654a:	f043 0201 	orr.w	r2, r3, #1
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00b      	beq.n	8006576 <HAL_UART_IRQHandler+0xd2>
 800655e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	d005      	beq.n	8006576 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	f043 0202 	orr.w	r2, r3, #2
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00b      	beq.n	800659a <HAL_UART_IRQHandler+0xf6>
 8006582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d005      	beq.n	800659a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006592:	f043 0204 	orr.w	r2, r3, #4
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800659a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d011      	beq.n	80065ca <HAL_UART_IRQHandler+0x126>
 80065a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065aa:	f003 0320 	and.w	r3, r3, #32
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d105      	bne.n	80065be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d005      	beq.n	80065ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	f043 0208 	orr.w	r2, r3, #8
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f000 81ed 	beq.w	80069ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <HAL_UART_IRQHandler+0x14e>
 80065e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 fd1a 	bl	8007026 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065fc:	2b40      	cmp	r3, #64	; 0x40
 80065fe:	bf0c      	ite	eq
 8006600:	2301      	moveq	r3, #1
 8006602:	2300      	movne	r3, #0
 8006604:	b2db      	uxtb	r3, r3
 8006606:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	f003 0308 	and.w	r3, r3, #8
 8006612:	2b00      	cmp	r3, #0
 8006614:	d103      	bne.n	800661e <HAL_UART_IRQHandler+0x17a>
 8006616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800661a:	2b00      	cmp	r3, #0
 800661c:	d04f      	beq.n	80066be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 fc22 	bl	8006e68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662e:	2b40      	cmp	r3, #64	; 0x40
 8006630:	d141      	bne.n	80066b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	3314      	adds	r3, #20
 8006638:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006640:	e853 3f00 	ldrex	r3, [r3]
 8006644:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006648:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800664c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006650:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3314      	adds	r3, #20
 800665a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800665e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006662:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006666:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800666a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1d9      	bne.n	8006632 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006682:	2b00      	cmp	r3, #0
 8006684:	d013      	beq.n	80066ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668a:	4a7d      	ldr	r2, [pc, #500]	; (8006880 <HAL_UART_IRQHandler+0x3dc>)
 800668c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006692:	4618      	mov	r0, r3
 8006694:	f7fd f884 	bl	80037a0 <HAL_DMA_Abort_IT>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d016      	beq.n	80066cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066a8:	4610      	mov	r0, r2
 80066aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	e00e      	b.n	80066cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f9ae 	bl	8006a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b4:	e00a      	b.n	80066cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f9aa 	bl	8006a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066bc:	e006      	b.n	80066cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f9a6 	bl	8006a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80066ca:	e170      	b.n	80069ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066cc:	bf00      	nop
    return;
 80066ce:	e16e      	b.n	80069ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	f040 814a 	bne.w	800696e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066de:	f003 0310 	and.w	r3, r3, #16
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 8143 	beq.w	800696e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80066e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ec:	f003 0310 	and.w	r3, r3, #16
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 813c 	beq.w	800696e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066f6:	2300      	movs	r3, #0
 80066f8:	60bb      	str	r3, [r7, #8]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	60bb      	str	r3, [r7, #8]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	60bb      	str	r3, [r7, #8]
 800670a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006716:	2b40      	cmp	r3, #64	; 0x40
 8006718:	f040 80b4 	bne.w	8006884 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006728:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 8140 	beq.w	80069b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800673a:	429a      	cmp	r2, r3
 800673c:	f080 8139 	bcs.w	80069b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006746:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006752:	f000 8088 	beq.w	8006866 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	330c      	adds	r3, #12
 800675c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006760:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006764:	e853 3f00 	ldrex	r3, [r3]
 8006768:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800676c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006770:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006774:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	330c      	adds	r3, #12
 800677e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006782:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006786:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800678e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006792:	e841 2300 	strex	r3, r2, [r1]
 8006796:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800679a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1d9      	bne.n	8006756 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3314      	adds	r3, #20
 80067a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067ac:	e853 3f00 	ldrex	r3, [r3]
 80067b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80067b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067b4:	f023 0301 	bic.w	r3, r3, #1
 80067b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3314      	adds	r3, #20
 80067c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80067c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80067ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80067ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80067d2:	e841 2300 	strex	r3, r2, [r1]
 80067d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80067d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1e1      	bne.n	80067a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3314      	adds	r3, #20
 80067e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067e8:	e853 3f00 	ldrex	r3, [r3]
 80067ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80067ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3314      	adds	r3, #20
 80067fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006802:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006804:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006806:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006808:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800680a:	e841 2300 	strex	r3, r2, [r1]
 800680e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006810:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1e3      	bne.n	80067de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2220      	movs	r2, #32
 800681a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	330c      	adds	r3, #12
 800682a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006836:	f023 0310 	bic.w	r3, r3, #16
 800683a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	330c      	adds	r3, #12
 8006844:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006848:	65ba      	str	r2, [r7, #88]	; 0x58
 800684a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800684e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e3      	bne.n	8006824 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	4618      	mov	r0, r3
 8006862:	f7fc ff2d 	bl	80036c0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800686e:	b29b      	uxth	r3, r3
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	b29b      	uxth	r3, r3
 8006874:	4619      	mov	r1, r3
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f8d4 	bl	8006a24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800687c:	e099      	b.n	80069b2 <HAL_UART_IRQHandler+0x50e>
 800687e:	bf00      	nop
 8006880:	08006f2f 	.word	0x08006f2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800688c:	b29b      	uxth	r3, r3
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 808b 	beq.w	80069b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80068a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 8086 	beq.w	80069b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	330c      	adds	r3, #12
 80068b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80068ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80068ce:	647a      	str	r2, [r7, #68]	; 0x44
 80068d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068d6:	e841 2300 	strex	r3, r2, [r1]
 80068da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1e3      	bne.n	80068aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3314      	adds	r3, #20
 80068e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	623b      	str	r3, [r7, #32]
   return(result);
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	f023 0301 	bic.w	r3, r3, #1
 80068f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3314      	adds	r3, #20
 8006902:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006906:	633a      	str	r2, [r7, #48]	; 0x30
 8006908:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800690c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800690e:	e841 2300 	strex	r3, r2, [r1]
 8006912:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1e3      	bne.n	80068e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2220      	movs	r2, #32
 800691e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	e853 3f00 	ldrex	r3, [r3]
 8006936:	60fb      	str	r3, [r7, #12]
   return(result);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0310 	bic.w	r3, r3, #16
 800693e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	330c      	adds	r3, #12
 8006948:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800694c:	61fa      	str	r2, [r7, #28]
 800694e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006950:	69b9      	ldr	r1, [r7, #24]
 8006952:	69fa      	ldr	r2, [r7, #28]
 8006954:	e841 2300 	strex	r3, r2, [r1]
 8006958:	617b      	str	r3, [r7, #20]
   return(result);
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1e3      	bne.n	8006928 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006960:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f85c 	bl	8006a24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800696c:	e023      	b.n	80069b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800696e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006976:	2b00      	cmp	r3, #0
 8006978:	d009      	beq.n	800698e <HAL_UART_IRQHandler+0x4ea>
 800697a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800697e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fae5 	bl	8006f56 <UART_Transmit_IT>
    return;
 800698c:	e014      	b.n	80069b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800698e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00e      	beq.n	80069b8 <HAL_UART_IRQHandler+0x514>
 800699a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800699e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d008      	beq.n	80069b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fb25 	bl	8006ff6 <UART_EndTransmit_IT>
    return;
 80069ac:	e004      	b.n	80069b8 <HAL_UART_IRQHandler+0x514>
    return;
 80069ae:	bf00      	nop
 80069b0:	e002      	b.n	80069b8 <HAL_UART_IRQHandler+0x514>
      return;
 80069b2:	bf00      	nop
 80069b4:	e000      	b.n	80069b8 <HAL_UART_IRQHandler+0x514>
      return;
 80069b6:	bf00      	nop
  }
}
 80069b8:	37e8      	adds	r7, #232	; 0xe8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop

080069c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006a04:	bf00      	nop
 8006a06:	370c      	adds	r7, #12
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b090      	sub	sp, #64	; 0x40
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a48:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d137      	bne.n	8006ac8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3314      	adds	r3, #20
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	e853 3f00 	ldrex	r3, [r3]
 8006a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a74:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3314      	adds	r3, #20
 8006a7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a7e:	633a      	str	r2, [r7, #48]	; 0x30
 8006a80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e5      	bne.n	8006a5e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8006aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ab2:	61fa      	str	r2, [r7, #28]
 8006ab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab6:	69b9      	ldr	r1, [r7, #24]
 8006ab8:	69fa      	ldr	r2, [r7, #28]
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e5      	bne.n	8006a92 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ac6:	e002      	b.n	8006ace <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006ac8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006aca:	f7ff ff79 	bl	80069c0 <HAL_UART_TxCpltCallback>
}
 8006ace:	bf00      	nop
 8006ad0:	3740      	adds	r7, #64	; 0x40
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b084      	sub	sp, #16
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7ff ff75 	bl	80069d4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aea:	bf00      	nop
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b09c      	sub	sp, #112	; 0x70
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afe:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d172      	bne.n	8006bf4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006b0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b10:	2200      	movs	r2, #0
 8006b12:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	330c      	adds	r3, #12
 8006b32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b34:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b36:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b3c:	e841 2300 	strex	r3, r2, [r1]
 8006b40:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e5      	bne.n	8006b14 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3314      	adds	r3, #20
 8006b4e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b5a:	f023 0301 	bic.w	r3, r3, #1
 8006b5e:	667b      	str	r3, [r7, #100]	; 0x64
 8006b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3314      	adds	r3, #20
 8006b66:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006b68:	647a      	str	r2, [r7, #68]	; 0x44
 8006b6a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e5      	bne.n	8006b48 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3314      	adds	r3, #20
 8006b82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b92:	663b      	str	r3, [r7, #96]	; 0x60
 8006b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3314      	adds	r3, #20
 8006b9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006b9c:	633a      	str	r2, [r7, #48]	; 0x30
 8006b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ba2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e5      	bne.n	8006b7c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d119      	bne.n	8006bf4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	330c      	adds	r3, #12
 8006bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0310 	bic.w	r3, r3, #16
 8006bd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	330c      	adds	r3, #12
 8006bde:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006be0:	61fa      	str	r2, [r7, #28]
 8006be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	69b9      	ldr	r1, [r7, #24]
 8006be6:	69fa      	ldr	r2, [r7, #28]
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	617b      	str	r3, [r7, #20]
   return(result);
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e5      	bne.n	8006bc0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d106      	bne.n	8006c0a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bfe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c00:	4619      	mov	r1, r3
 8006c02:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006c04:	f7ff ff0e 	bl	8006a24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c08:	e002      	b.n	8006c10 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006c0a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006c0c:	f7ff feec 	bl	80069e8 <HAL_UART_RxCpltCallback>
}
 8006c10:	bf00      	nop
 8006c12:	3770      	adds	r7, #112	; 0x70
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c24:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d108      	bne.n	8006c40 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c32:	085b      	lsrs	r3, r3, #1
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	4619      	mov	r1, r3
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f7ff fef3 	bl	8006a24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c3e:	e002      	b.n	8006c46 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f7ff fedb 	bl	80069fc <HAL_UART_RxHalfCpltCallback>
}
 8006c46:	bf00      	nop
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b084      	sub	sp, #16
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c5e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6a:	2b80      	cmp	r3, #128	; 0x80
 8006c6c:	bf0c      	ite	eq
 8006c6e:	2301      	moveq	r3, #1
 8006c70:	2300      	movne	r3, #0
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b21      	cmp	r3, #33	; 0x21
 8006c80:	d108      	bne.n	8006c94 <UART_DMAError+0x46>
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d005      	beq.n	8006c94 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c8e:	68b8      	ldr	r0, [r7, #8]
 8006c90:	f000 f8c2 	bl	8006e18 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c9e:	2b40      	cmp	r3, #64	; 0x40
 8006ca0:	bf0c      	ite	eq
 8006ca2:	2301      	moveq	r3, #1
 8006ca4:	2300      	movne	r3, #0
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b22      	cmp	r3, #34	; 0x22
 8006cb4:	d108      	bne.n	8006cc8 <UART_DMAError+0x7a>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d005      	beq.n	8006cc8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006cc2:	68b8      	ldr	r0, [r7, #8]
 8006cc4:	f000 f8d0 	bl	8006e68 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ccc:	f043 0210 	orr.w	r2, r3, #16
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cd4:	68b8      	ldr	r0, [r7, #8]
 8006cd6:	f7ff fe9b 	bl	8006a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cda:	bf00      	nop
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b098      	sub	sp, #96	; 0x60
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	4613      	mov	r3, r2
 8006cf0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	88fa      	ldrh	r2, [r7, #6]
 8006cfc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2222      	movs	r2, #34	; 0x22
 8006d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d10:	4a3e      	ldr	r2, [pc, #248]	; (8006e0c <UART_Start_Receive_DMA+0x128>)
 8006d12:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d18:	4a3d      	ldr	r2, [pc, #244]	; (8006e10 <UART_Start_Receive_DMA+0x12c>)
 8006d1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d20:	4a3c      	ldr	r2, [pc, #240]	; (8006e14 <UART_Start_Receive_DMA+0x130>)
 8006d22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d28:	2200      	movs	r2, #0
 8006d2a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006d2c:	f107 0308 	add.w	r3, r7, #8
 8006d30:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	3304      	adds	r3, #4
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	88fb      	ldrh	r3, [r7, #6]
 8006d44:	f7fc fc64 	bl	8003610 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006d48:	2300      	movs	r3, #0
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	613b      	str	r3, [r7, #16]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	613b      	str	r3, [r7, #16]
 8006d5c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d70:	e853 3f00 	ldrex	r3, [r3]
 8006d74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	330c      	adds	r3, #12
 8006d84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d86:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006d88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006d8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d8e:	e841 2300 	strex	r3, r2, [r1]
 8006d92:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1e5      	bne.n	8006d66 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3314      	adds	r3, #20
 8006da0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dac:	f043 0301 	orr.w	r3, r3, #1
 8006db0:	657b      	str	r3, [r7, #84]	; 0x54
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3314      	adds	r3, #20
 8006db8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006dba:	63ba      	str	r2, [r7, #56]	; 0x38
 8006dbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006dc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e5      	bne.n	8006d9a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3314      	adds	r3, #20
 8006dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006de4:	653b      	str	r3, [r7, #80]	; 0x50
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3314      	adds	r3, #20
 8006dec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006dee:	627a      	str	r2, [r7, #36]	; 0x24
 8006df0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df2:	6a39      	ldr	r1, [r7, #32]
 8006df4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006df6:	e841 2300 	strex	r3, r2, [r1]
 8006dfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1e5      	bne.n	8006dce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3760      	adds	r7, #96	; 0x60
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	08006af3 	.word	0x08006af3
 8006e10:	08006c19 	.word	0x08006c19
 8006e14:	08006c4f 	.word	0x08006c4f

08006e18 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b089      	sub	sp, #36	; 0x24
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e36:	61fb      	str	r3, [r7, #28]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	330c      	adds	r3, #12
 8006e3e:	69fa      	ldr	r2, [r7, #28]
 8006e40:	61ba      	str	r2, [r7, #24]
 8006e42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6979      	ldr	r1, [r7, #20]
 8006e46:	69ba      	ldr	r2, [r7, #24]
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e5      	bne.n	8006e20 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2220      	movs	r2, #32
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006e5c:	bf00      	nop
 8006e5e:	3724      	adds	r7, #36	; 0x24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b095      	sub	sp, #84	; 0x54
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	330c      	adds	r3, #12
 8006e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	330c      	adds	r3, #12
 8006e8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e90:	643a      	str	r2, [r7, #64]	; 0x40
 8006e92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3314      	adds	r3, #20
 8006eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	e853 3f00 	ldrex	r3, [r3]
 8006eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	f023 0301 	bic.w	r3, r3, #1
 8006eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3314      	adds	r3, #20
 8006ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ec4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ecc:	e841 2300 	strex	r3, r2, [r1]
 8006ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e5      	bne.n	8006ea4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d119      	bne.n	8006f14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	330c      	adds	r3, #12
 8006ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	e853 3f00 	ldrex	r3, [r3]
 8006eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f023 0310 	bic.w	r3, r3, #16
 8006ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	330c      	adds	r3, #12
 8006efe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f00:	61ba      	str	r2, [r7, #24]
 8006f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f04:	6979      	ldr	r1, [r7, #20]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	e841 2300 	strex	r3, r2, [r1]
 8006f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1e5      	bne.n	8006ee0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f22:	bf00      	nop
 8006f24:	3754      	adds	r7, #84	; 0x54
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f7ff fd61 	bl	8006a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f4e:	bf00      	nop
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b085      	sub	sp, #20
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b21      	cmp	r3, #33	; 0x21
 8006f68:	d13e      	bne.n	8006fe8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f72:	d114      	bne.n	8006f9e <UART_Transmit_IT+0x48>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d110      	bne.n	8006f9e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	1c9a      	adds	r2, r3, #2
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	621a      	str	r2, [r3, #32]
 8006f9c:	e008      	b.n	8006fb0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	1c59      	adds	r1, r3, #1
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	6211      	str	r1, [r2, #32]
 8006fa8:	781a      	ldrb	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10f      	bne.n	8006fe4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68da      	ldr	r2, [r3, #12]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	e000      	b.n	8006fea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006fe8:	2302      	movs	r3, #2
  }
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b082      	sub	sp, #8
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68da      	ldr	r2, [r3, #12]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800700c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2220      	movs	r2, #32
 8007012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7ff fcd2 	bl	80069c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b08c      	sub	sp, #48	; 0x30
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b22      	cmp	r3, #34	; 0x22
 8007038:	f040 80ab 	bne.w	8007192 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007044:	d117      	bne.n	8007076 <UART_Receive_IT+0x50>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d113      	bne.n	8007076 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800704e:	2300      	movs	r3, #0
 8007050:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007056:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	b29b      	uxth	r3, r3
 8007060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007064:	b29a      	uxth	r2, r3
 8007066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007068:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800706e:	1c9a      	adds	r2, r3, #2
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	629a      	str	r2, [r3, #40]	; 0x28
 8007074:	e026      	b.n	80070c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800707c:	2300      	movs	r3, #0
 800707e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007088:	d007      	beq.n	800709a <UART_Receive_IT+0x74>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10a      	bne.n	80070a8 <UART_Receive_IT+0x82>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a4:	701a      	strb	r2, [r3, #0]
 80070a6:	e008      	b.n	80070ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070be:	1c5a      	adds	r2, r3, #1
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3b01      	subs	r3, #1
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	4619      	mov	r1, r3
 80070d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d15a      	bne.n	800718e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f022 0220 	bic.w	r2, r2, #32
 80070e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68da      	ldr	r2, [r3, #12]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695a      	ldr	r2, [r3, #20]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f022 0201 	bic.w	r2, r2, #1
 8007106:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007114:	2b01      	cmp	r3, #1
 8007116:	d135      	bne.n	8007184 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	330c      	adds	r3, #12
 8007124:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	613b      	str	r3, [r7, #16]
   return(result);
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f023 0310 	bic.w	r3, r3, #16
 8007134:	627b      	str	r3, [r7, #36]	; 0x24
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800713e:	623a      	str	r2, [r7, #32]
 8007140:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	69f9      	ldr	r1, [r7, #28]
 8007144:	6a3a      	ldr	r2, [r7, #32]
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	61bb      	str	r3, [r7, #24]
   return(result);
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e5      	bne.n	800711e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b10      	cmp	r3, #16
 800715e:	d10a      	bne.n	8007176 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007160:	2300      	movs	r3, #0
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	60fb      	str	r3, [r7, #12]
 8007174:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800717a:	4619      	mov	r1, r3
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff fc51 	bl	8006a24 <HAL_UARTEx_RxEventCallback>
 8007182:	e002      	b.n	800718a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff fc2f 	bl	80069e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	e002      	b.n	8007194 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e000      	b.n	8007194 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007192:	2302      	movs	r3, #2
  }
}
 8007194:	4618      	mov	r0, r3
 8007196:	3730      	adds	r7, #48	; 0x30
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800719c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071a0:	b0c0      	sub	sp, #256	; 0x100
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80071b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b8:	68d9      	ldr	r1, [r3, #12]
 80071ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	ea40 0301 	orr.w	r3, r0, r1
 80071c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	431a      	orrs	r2, r3
 80071d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	431a      	orrs	r2, r3
 80071dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80071e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80071f4:	f021 010c 	bic.w	r1, r1, #12
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007202:	430b      	orrs	r3, r1
 8007204:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007216:	6999      	ldr	r1, [r3, #24]
 8007218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	ea40 0301 	orr.w	r3, r0, r1
 8007222:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	4b8f      	ldr	r3, [pc, #572]	; (8007468 <UART_SetConfig+0x2cc>)
 800722c:	429a      	cmp	r2, r3
 800722e:	d005      	beq.n	800723c <UART_SetConfig+0xa0>
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	4b8d      	ldr	r3, [pc, #564]	; (800746c <UART_SetConfig+0x2d0>)
 8007238:	429a      	cmp	r2, r3
 800723a:	d104      	bne.n	8007246 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800723c:	f7fd ffc2 	bl	80051c4 <HAL_RCC_GetPCLK2Freq>
 8007240:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007244:	e003      	b.n	800724e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007246:	f7fd ffa9 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 800724a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800724e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007252:	69db      	ldr	r3, [r3, #28]
 8007254:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007258:	f040 810c 	bne.w	8007474 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800725c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007260:	2200      	movs	r2, #0
 8007262:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007266:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800726a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800726e:	4622      	mov	r2, r4
 8007270:	462b      	mov	r3, r5
 8007272:	1891      	adds	r1, r2, r2
 8007274:	65b9      	str	r1, [r7, #88]	; 0x58
 8007276:	415b      	adcs	r3, r3
 8007278:	65fb      	str	r3, [r7, #92]	; 0x5c
 800727a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800727e:	4621      	mov	r1, r4
 8007280:	eb12 0801 	adds.w	r8, r2, r1
 8007284:	4629      	mov	r1, r5
 8007286:	eb43 0901 	adc.w	r9, r3, r1
 800728a:	f04f 0200 	mov.w	r2, #0
 800728e:	f04f 0300 	mov.w	r3, #0
 8007292:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007296:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800729a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800729e:	4690      	mov	r8, r2
 80072a0:	4699      	mov	r9, r3
 80072a2:	4623      	mov	r3, r4
 80072a4:	eb18 0303 	adds.w	r3, r8, r3
 80072a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072ac:	462b      	mov	r3, r5
 80072ae:	eb49 0303 	adc.w	r3, r9, r3
 80072b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80072b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80072c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80072c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80072ca:	460b      	mov	r3, r1
 80072cc:	18db      	adds	r3, r3, r3
 80072ce:	653b      	str	r3, [r7, #80]	; 0x50
 80072d0:	4613      	mov	r3, r2
 80072d2:	eb42 0303 	adc.w	r3, r2, r3
 80072d6:	657b      	str	r3, [r7, #84]	; 0x54
 80072d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80072dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80072e0:	f7f9 fd44 	bl	8000d6c <__aeabi_uldivmod>
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	4b61      	ldr	r3, [pc, #388]	; (8007470 <UART_SetConfig+0x2d4>)
 80072ea:	fba3 2302 	umull	r2, r3, r3, r2
 80072ee:	095b      	lsrs	r3, r3, #5
 80072f0:	011c      	lsls	r4, r3, #4
 80072f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072f6:	2200      	movs	r2, #0
 80072f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007300:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	1891      	adds	r1, r2, r2
 800730a:	64b9      	str	r1, [r7, #72]	; 0x48
 800730c:	415b      	adcs	r3, r3
 800730e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007310:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007314:	4641      	mov	r1, r8
 8007316:	eb12 0a01 	adds.w	sl, r2, r1
 800731a:	4649      	mov	r1, r9
 800731c:	eb43 0b01 	adc.w	fp, r3, r1
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	f04f 0300 	mov.w	r3, #0
 8007328:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800732c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007330:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007334:	4692      	mov	sl, r2
 8007336:	469b      	mov	fp, r3
 8007338:	4643      	mov	r3, r8
 800733a:	eb1a 0303 	adds.w	r3, sl, r3
 800733e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007342:	464b      	mov	r3, r9
 8007344:	eb4b 0303 	adc.w	r3, fp, r3
 8007348:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800734c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007358:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800735c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007360:	460b      	mov	r3, r1
 8007362:	18db      	adds	r3, r3, r3
 8007364:	643b      	str	r3, [r7, #64]	; 0x40
 8007366:	4613      	mov	r3, r2
 8007368:	eb42 0303 	adc.w	r3, r2, r3
 800736c:	647b      	str	r3, [r7, #68]	; 0x44
 800736e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007372:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007376:	f7f9 fcf9 	bl	8000d6c <__aeabi_uldivmod>
 800737a:	4602      	mov	r2, r0
 800737c:	460b      	mov	r3, r1
 800737e:	4611      	mov	r1, r2
 8007380:	4b3b      	ldr	r3, [pc, #236]	; (8007470 <UART_SetConfig+0x2d4>)
 8007382:	fba3 2301 	umull	r2, r3, r3, r1
 8007386:	095b      	lsrs	r3, r3, #5
 8007388:	2264      	movs	r2, #100	; 0x64
 800738a:	fb02 f303 	mul.w	r3, r2, r3
 800738e:	1acb      	subs	r3, r1, r3
 8007390:	00db      	lsls	r3, r3, #3
 8007392:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007396:	4b36      	ldr	r3, [pc, #216]	; (8007470 <UART_SetConfig+0x2d4>)
 8007398:	fba3 2302 	umull	r2, r3, r3, r2
 800739c:	095b      	lsrs	r3, r3, #5
 800739e:	005b      	lsls	r3, r3, #1
 80073a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073a4:	441c      	add	r4, r3
 80073a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073aa:	2200      	movs	r2, #0
 80073ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80073b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80073b8:	4642      	mov	r2, r8
 80073ba:	464b      	mov	r3, r9
 80073bc:	1891      	adds	r1, r2, r2
 80073be:	63b9      	str	r1, [r7, #56]	; 0x38
 80073c0:	415b      	adcs	r3, r3
 80073c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80073c8:	4641      	mov	r1, r8
 80073ca:	1851      	adds	r1, r2, r1
 80073cc:	6339      	str	r1, [r7, #48]	; 0x30
 80073ce:	4649      	mov	r1, r9
 80073d0:	414b      	adcs	r3, r1
 80073d2:	637b      	str	r3, [r7, #52]	; 0x34
 80073d4:	f04f 0200 	mov.w	r2, #0
 80073d8:	f04f 0300 	mov.w	r3, #0
 80073dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80073e0:	4659      	mov	r1, fp
 80073e2:	00cb      	lsls	r3, r1, #3
 80073e4:	4651      	mov	r1, sl
 80073e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073ea:	4651      	mov	r1, sl
 80073ec:	00ca      	lsls	r2, r1, #3
 80073ee:	4610      	mov	r0, r2
 80073f0:	4619      	mov	r1, r3
 80073f2:	4603      	mov	r3, r0
 80073f4:	4642      	mov	r2, r8
 80073f6:	189b      	adds	r3, r3, r2
 80073f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073fc:	464b      	mov	r3, r9
 80073fe:	460a      	mov	r2, r1
 8007400:	eb42 0303 	adc.w	r3, r2, r3
 8007404:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007414:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007418:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800741c:	460b      	mov	r3, r1
 800741e:	18db      	adds	r3, r3, r3
 8007420:	62bb      	str	r3, [r7, #40]	; 0x28
 8007422:	4613      	mov	r3, r2
 8007424:	eb42 0303 	adc.w	r3, r2, r3
 8007428:	62fb      	str	r3, [r7, #44]	; 0x2c
 800742a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800742e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007432:	f7f9 fc9b 	bl	8000d6c <__aeabi_uldivmod>
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4b0d      	ldr	r3, [pc, #52]	; (8007470 <UART_SetConfig+0x2d4>)
 800743c:	fba3 1302 	umull	r1, r3, r3, r2
 8007440:	095b      	lsrs	r3, r3, #5
 8007442:	2164      	movs	r1, #100	; 0x64
 8007444:	fb01 f303 	mul.w	r3, r1, r3
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	3332      	adds	r3, #50	; 0x32
 800744e:	4a08      	ldr	r2, [pc, #32]	; (8007470 <UART_SetConfig+0x2d4>)
 8007450:	fba2 2303 	umull	r2, r3, r2, r3
 8007454:	095b      	lsrs	r3, r3, #5
 8007456:	f003 0207 	and.w	r2, r3, #7
 800745a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4422      	add	r2, r4
 8007462:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007464:	e105      	b.n	8007672 <UART_SetConfig+0x4d6>
 8007466:	bf00      	nop
 8007468:	40011000 	.word	0x40011000
 800746c:	40011400 	.word	0x40011400
 8007470:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007474:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007478:	2200      	movs	r2, #0
 800747a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800747e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007482:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007486:	4642      	mov	r2, r8
 8007488:	464b      	mov	r3, r9
 800748a:	1891      	adds	r1, r2, r2
 800748c:	6239      	str	r1, [r7, #32]
 800748e:	415b      	adcs	r3, r3
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
 8007492:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007496:	4641      	mov	r1, r8
 8007498:	1854      	adds	r4, r2, r1
 800749a:	4649      	mov	r1, r9
 800749c:	eb43 0501 	adc.w	r5, r3, r1
 80074a0:	f04f 0200 	mov.w	r2, #0
 80074a4:	f04f 0300 	mov.w	r3, #0
 80074a8:	00eb      	lsls	r3, r5, #3
 80074aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ae:	00e2      	lsls	r2, r4, #3
 80074b0:	4614      	mov	r4, r2
 80074b2:	461d      	mov	r5, r3
 80074b4:	4643      	mov	r3, r8
 80074b6:	18e3      	adds	r3, r4, r3
 80074b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80074bc:	464b      	mov	r3, r9
 80074be:	eb45 0303 	adc.w	r3, r5, r3
 80074c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80074c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80074d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80074d6:	f04f 0200 	mov.w	r2, #0
 80074da:	f04f 0300 	mov.w	r3, #0
 80074de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80074e2:	4629      	mov	r1, r5
 80074e4:	008b      	lsls	r3, r1, #2
 80074e6:	4621      	mov	r1, r4
 80074e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074ec:	4621      	mov	r1, r4
 80074ee:	008a      	lsls	r2, r1, #2
 80074f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80074f4:	f7f9 fc3a 	bl	8000d6c <__aeabi_uldivmod>
 80074f8:	4602      	mov	r2, r0
 80074fa:	460b      	mov	r3, r1
 80074fc:	4b60      	ldr	r3, [pc, #384]	; (8007680 <UART_SetConfig+0x4e4>)
 80074fe:	fba3 2302 	umull	r2, r3, r3, r2
 8007502:	095b      	lsrs	r3, r3, #5
 8007504:	011c      	lsls	r4, r3, #4
 8007506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800750a:	2200      	movs	r2, #0
 800750c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007510:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007514:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007518:	4642      	mov	r2, r8
 800751a:	464b      	mov	r3, r9
 800751c:	1891      	adds	r1, r2, r2
 800751e:	61b9      	str	r1, [r7, #24]
 8007520:	415b      	adcs	r3, r3
 8007522:	61fb      	str	r3, [r7, #28]
 8007524:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007528:	4641      	mov	r1, r8
 800752a:	1851      	adds	r1, r2, r1
 800752c:	6139      	str	r1, [r7, #16]
 800752e:	4649      	mov	r1, r9
 8007530:	414b      	adcs	r3, r1
 8007532:	617b      	str	r3, [r7, #20]
 8007534:	f04f 0200 	mov.w	r2, #0
 8007538:	f04f 0300 	mov.w	r3, #0
 800753c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007540:	4659      	mov	r1, fp
 8007542:	00cb      	lsls	r3, r1, #3
 8007544:	4651      	mov	r1, sl
 8007546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800754a:	4651      	mov	r1, sl
 800754c:	00ca      	lsls	r2, r1, #3
 800754e:	4610      	mov	r0, r2
 8007550:	4619      	mov	r1, r3
 8007552:	4603      	mov	r3, r0
 8007554:	4642      	mov	r2, r8
 8007556:	189b      	adds	r3, r3, r2
 8007558:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800755c:	464b      	mov	r3, r9
 800755e:	460a      	mov	r2, r1
 8007560:	eb42 0303 	adc.w	r3, r2, r3
 8007564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	67bb      	str	r3, [r7, #120]	; 0x78
 8007572:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007574:	f04f 0200 	mov.w	r2, #0
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007580:	4649      	mov	r1, r9
 8007582:	008b      	lsls	r3, r1, #2
 8007584:	4641      	mov	r1, r8
 8007586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800758a:	4641      	mov	r1, r8
 800758c:	008a      	lsls	r2, r1, #2
 800758e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007592:	f7f9 fbeb 	bl	8000d6c <__aeabi_uldivmod>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	4b39      	ldr	r3, [pc, #228]	; (8007680 <UART_SetConfig+0x4e4>)
 800759c:	fba3 1302 	umull	r1, r3, r3, r2
 80075a0:	095b      	lsrs	r3, r3, #5
 80075a2:	2164      	movs	r1, #100	; 0x64
 80075a4:	fb01 f303 	mul.w	r3, r1, r3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	011b      	lsls	r3, r3, #4
 80075ac:	3332      	adds	r3, #50	; 0x32
 80075ae:	4a34      	ldr	r2, [pc, #208]	; (8007680 <UART_SetConfig+0x4e4>)
 80075b0:	fba2 2303 	umull	r2, r3, r2, r3
 80075b4:	095b      	lsrs	r3, r3, #5
 80075b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075ba:	441c      	add	r4, r3
 80075bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075c0:	2200      	movs	r2, #0
 80075c2:	673b      	str	r3, [r7, #112]	; 0x70
 80075c4:	677a      	str	r2, [r7, #116]	; 0x74
 80075c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80075ca:	4642      	mov	r2, r8
 80075cc:	464b      	mov	r3, r9
 80075ce:	1891      	adds	r1, r2, r2
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	415b      	adcs	r3, r3
 80075d4:	60fb      	str	r3, [r7, #12]
 80075d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075da:	4641      	mov	r1, r8
 80075dc:	1851      	adds	r1, r2, r1
 80075de:	6039      	str	r1, [r7, #0]
 80075e0:	4649      	mov	r1, r9
 80075e2:	414b      	adcs	r3, r1
 80075e4:	607b      	str	r3, [r7, #4]
 80075e6:	f04f 0200 	mov.w	r2, #0
 80075ea:	f04f 0300 	mov.w	r3, #0
 80075ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075f2:	4659      	mov	r1, fp
 80075f4:	00cb      	lsls	r3, r1, #3
 80075f6:	4651      	mov	r1, sl
 80075f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075fc:	4651      	mov	r1, sl
 80075fe:	00ca      	lsls	r2, r1, #3
 8007600:	4610      	mov	r0, r2
 8007602:	4619      	mov	r1, r3
 8007604:	4603      	mov	r3, r0
 8007606:	4642      	mov	r2, r8
 8007608:	189b      	adds	r3, r3, r2
 800760a:	66bb      	str	r3, [r7, #104]	; 0x68
 800760c:	464b      	mov	r3, r9
 800760e:	460a      	mov	r2, r1
 8007610:	eb42 0303 	adc.w	r3, r2, r3
 8007614:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	663b      	str	r3, [r7, #96]	; 0x60
 8007620:	667a      	str	r2, [r7, #100]	; 0x64
 8007622:	f04f 0200 	mov.w	r2, #0
 8007626:	f04f 0300 	mov.w	r3, #0
 800762a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800762e:	4649      	mov	r1, r9
 8007630:	008b      	lsls	r3, r1, #2
 8007632:	4641      	mov	r1, r8
 8007634:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007638:	4641      	mov	r1, r8
 800763a:	008a      	lsls	r2, r1, #2
 800763c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007640:	f7f9 fb94 	bl	8000d6c <__aeabi_uldivmod>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	4b0d      	ldr	r3, [pc, #52]	; (8007680 <UART_SetConfig+0x4e4>)
 800764a:	fba3 1302 	umull	r1, r3, r3, r2
 800764e:	095b      	lsrs	r3, r3, #5
 8007650:	2164      	movs	r1, #100	; 0x64
 8007652:	fb01 f303 	mul.w	r3, r1, r3
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	011b      	lsls	r3, r3, #4
 800765a:	3332      	adds	r3, #50	; 0x32
 800765c:	4a08      	ldr	r2, [pc, #32]	; (8007680 <UART_SetConfig+0x4e4>)
 800765e:	fba2 2303 	umull	r2, r3, r2, r3
 8007662:	095b      	lsrs	r3, r3, #5
 8007664:	f003 020f 	and.w	r2, r3, #15
 8007668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4422      	add	r2, r4
 8007670:	609a      	str	r2, [r3, #8]
}
 8007672:	bf00      	nop
 8007674:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007678:	46bd      	mov	sp, r7
 800767a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800767e:	bf00      	nop
 8007680:	51eb851f 	.word	0x51eb851f

08007684 <calloc>:
 8007684:	4b02      	ldr	r3, [pc, #8]	; (8007690 <calloc+0xc>)
 8007686:	460a      	mov	r2, r1
 8007688:	4601      	mov	r1, r0
 800768a:	6818      	ldr	r0, [r3, #0]
 800768c:	f000 b842 	b.w	8007714 <_calloc_r>
 8007690:	2000002c 	.word	0x2000002c

08007694 <__errno>:
 8007694:	4b01      	ldr	r3, [pc, #4]	; (800769c <__errno+0x8>)
 8007696:	6818      	ldr	r0, [r3, #0]
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	2000002c 	.word	0x2000002c

080076a0 <__libc_init_array>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	4d0d      	ldr	r5, [pc, #52]	; (80076d8 <__libc_init_array+0x38>)
 80076a4:	4c0d      	ldr	r4, [pc, #52]	; (80076dc <__libc_init_array+0x3c>)
 80076a6:	1b64      	subs	r4, r4, r5
 80076a8:	10a4      	asrs	r4, r4, #2
 80076aa:	2600      	movs	r6, #0
 80076ac:	42a6      	cmp	r6, r4
 80076ae:	d109      	bne.n	80076c4 <__libc_init_array+0x24>
 80076b0:	4d0b      	ldr	r5, [pc, #44]	; (80076e0 <__libc_init_array+0x40>)
 80076b2:	4c0c      	ldr	r4, [pc, #48]	; (80076e4 <__libc_init_array+0x44>)
 80076b4:	f000 f9d4 	bl	8007a60 <_init>
 80076b8:	1b64      	subs	r4, r4, r5
 80076ba:	10a4      	asrs	r4, r4, #2
 80076bc:	2600      	movs	r6, #0
 80076be:	42a6      	cmp	r6, r4
 80076c0:	d105      	bne.n	80076ce <__libc_init_array+0x2e>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}
 80076c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c8:	4798      	blx	r3
 80076ca:	3601      	adds	r6, #1
 80076cc:	e7ee      	b.n	80076ac <__libc_init_array+0xc>
 80076ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80076d2:	4798      	blx	r3
 80076d4:	3601      	adds	r6, #1
 80076d6:	e7f2      	b.n	80076be <__libc_init_array+0x1e>
 80076d8:	08007aa0 	.word	0x08007aa0
 80076dc:	08007aa0 	.word	0x08007aa0
 80076e0:	08007aa0 	.word	0x08007aa0
 80076e4:	08007aa4 	.word	0x08007aa4

080076e8 <memcpy>:
 80076e8:	440a      	add	r2, r1
 80076ea:	4291      	cmp	r1, r2
 80076ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80076f0:	d100      	bne.n	80076f4 <memcpy+0xc>
 80076f2:	4770      	bx	lr
 80076f4:	b510      	push	{r4, lr}
 80076f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076fe:	4291      	cmp	r1, r2
 8007700:	d1f9      	bne.n	80076f6 <memcpy+0xe>
 8007702:	bd10      	pop	{r4, pc}

08007704 <memset>:
 8007704:	4402      	add	r2, r0
 8007706:	4603      	mov	r3, r0
 8007708:	4293      	cmp	r3, r2
 800770a:	d100      	bne.n	800770e <memset+0xa>
 800770c:	4770      	bx	lr
 800770e:	f803 1b01 	strb.w	r1, [r3], #1
 8007712:	e7f9      	b.n	8007708 <memset+0x4>

08007714 <_calloc_r>:
 8007714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007716:	fba1 2402 	umull	r2, r4, r1, r2
 800771a:	b94c      	cbnz	r4, 8007730 <_calloc_r+0x1c>
 800771c:	4611      	mov	r1, r2
 800771e:	9201      	str	r2, [sp, #4]
 8007720:	f000 f82e 	bl	8007780 <_malloc_r>
 8007724:	9a01      	ldr	r2, [sp, #4]
 8007726:	4605      	mov	r5, r0
 8007728:	b930      	cbnz	r0, 8007738 <_calloc_r+0x24>
 800772a:	4628      	mov	r0, r5
 800772c:	b003      	add	sp, #12
 800772e:	bd30      	pop	{r4, r5, pc}
 8007730:	220c      	movs	r2, #12
 8007732:	6002      	str	r2, [r0, #0]
 8007734:	2500      	movs	r5, #0
 8007736:	e7f8      	b.n	800772a <_calloc_r+0x16>
 8007738:	4621      	mov	r1, r4
 800773a:	f7ff ffe3 	bl	8007704 <memset>
 800773e:	e7f4      	b.n	800772a <_calloc_r+0x16>

08007740 <sbrk_aligned>:
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	4e0e      	ldr	r6, [pc, #56]	; (800777c <sbrk_aligned+0x3c>)
 8007744:	460c      	mov	r4, r1
 8007746:	6831      	ldr	r1, [r6, #0]
 8007748:	4605      	mov	r5, r0
 800774a:	b911      	cbnz	r1, 8007752 <sbrk_aligned+0x12>
 800774c:	f000 f88c 	bl	8007868 <_sbrk_r>
 8007750:	6030      	str	r0, [r6, #0]
 8007752:	4621      	mov	r1, r4
 8007754:	4628      	mov	r0, r5
 8007756:	f000 f887 	bl	8007868 <_sbrk_r>
 800775a:	1c43      	adds	r3, r0, #1
 800775c:	d00a      	beq.n	8007774 <sbrk_aligned+0x34>
 800775e:	1cc4      	adds	r4, r0, #3
 8007760:	f024 0403 	bic.w	r4, r4, #3
 8007764:	42a0      	cmp	r0, r4
 8007766:	d007      	beq.n	8007778 <sbrk_aligned+0x38>
 8007768:	1a21      	subs	r1, r4, r0
 800776a:	4628      	mov	r0, r5
 800776c:	f000 f87c 	bl	8007868 <_sbrk_r>
 8007770:	3001      	adds	r0, #1
 8007772:	d101      	bne.n	8007778 <sbrk_aligned+0x38>
 8007774:	f04f 34ff 	mov.w	r4, #4294967295
 8007778:	4620      	mov	r0, r4
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	200003e0 	.word	0x200003e0

08007780 <_malloc_r>:
 8007780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007784:	1ccd      	adds	r5, r1, #3
 8007786:	f025 0503 	bic.w	r5, r5, #3
 800778a:	3508      	adds	r5, #8
 800778c:	2d0c      	cmp	r5, #12
 800778e:	bf38      	it	cc
 8007790:	250c      	movcc	r5, #12
 8007792:	2d00      	cmp	r5, #0
 8007794:	4607      	mov	r7, r0
 8007796:	db01      	blt.n	800779c <_malloc_r+0x1c>
 8007798:	42a9      	cmp	r1, r5
 800779a:	d905      	bls.n	80077a8 <_malloc_r+0x28>
 800779c:	230c      	movs	r3, #12
 800779e:	603b      	str	r3, [r7, #0]
 80077a0:	2600      	movs	r6, #0
 80077a2:	4630      	mov	r0, r6
 80077a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a8:	4e2e      	ldr	r6, [pc, #184]	; (8007864 <_malloc_r+0xe4>)
 80077aa:	f000 f86d 	bl	8007888 <__malloc_lock>
 80077ae:	6833      	ldr	r3, [r6, #0]
 80077b0:	461c      	mov	r4, r3
 80077b2:	bb34      	cbnz	r4, 8007802 <_malloc_r+0x82>
 80077b4:	4629      	mov	r1, r5
 80077b6:	4638      	mov	r0, r7
 80077b8:	f7ff ffc2 	bl	8007740 <sbrk_aligned>
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	4604      	mov	r4, r0
 80077c0:	d14d      	bne.n	800785e <_malloc_r+0xde>
 80077c2:	6834      	ldr	r4, [r6, #0]
 80077c4:	4626      	mov	r6, r4
 80077c6:	2e00      	cmp	r6, #0
 80077c8:	d140      	bne.n	800784c <_malloc_r+0xcc>
 80077ca:	6823      	ldr	r3, [r4, #0]
 80077cc:	4631      	mov	r1, r6
 80077ce:	4638      	mov	r0, r7
 80077d0:	eb04 0803 	add.w	r8, r4, r3
 80077d4:	f000 f848 	bl	8007868 <_sbrk_r>
 80077d8:	4580      	cmp	r8, r0
 80077da:	d13a      	bne.n	8007852 <_malloc_r+0xd2>
 80077dc:	6821      	ldr	r1, [r4, #0]
 80077de:	3503      	adds	r5, #3
 80077e0:	1a6d      	subs	r5, r5, r1
 80077e2:	f025 0503 	bic.w	r5, r5, #3
 80077e6:	3508      	adds	r5, #8
 80077e8:	2d0c      	cmp	r5, #12
 80077ea:	bf38      	it	cc
 80077ec:	250c      	movcc	r5, #12
 80077ee:	4629      	mov	r1, r5
 80077f0:	4638      	mov	r0, r7
 80077f2:	f7ff ffa5 	bl	8007740 <sbrk_aligned>
 80077f6:	3001      	adds	r0, #1
 80077f8:	d02b      	beq.n	8007852 <_malloc_r+0xd2>
 80077fa:	6823      	ldr	r3, [r4, #0]
 80077fc:	442b      	add	r3, r5
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	e00e      	b.n	8007820 <_malloc_r+0xa0>
 8007802:	6822      	ldr	r2, [r4, #0]
 8007804:	1b52      	subs	r2, r2, r5
 8007806:	d41e      	bmi.n	8007846 <_malloc_r+0xc6>
 8007808:	2a0b      	cmp	r2, #11
 800780a:	d916      	bls.n	800783a <_malloc_r+0xba>
 800780c:	1961      	adds	r1, r4, r5
 800780e:	42a3      	cmp	r3, r4
 8007810:	6025      	str	r5, [r4, #0]
 8007812:	bf18      	it	ne
 8007814:	6059      	strne	r1, [r3, #4]
 8007816:	6863      	ldr	r3, [r4, #4]
 8007818:	bf08      	it	eq
 800781a:	6031      	streq	r1, [r6, #0]
 800781c:	5162      	str	r2, [r4, r5]
 800781e:	604b      	str	r3, [r1, #4]
 8007820:	4638      	mov	r0, r7
 8007822:	f104 060b 	add.w	r6, r4, #11
 8007826:	f000 f835 	bl	8007894 <__malloc_unlock>
 800782a:	f026 0607 	bic.w	r6, r6, #7
 800782e:	1d23      	adds	r3, r4, #4
 8007830:	1af2      	subs	r2, r6, r3
 8007832:	d0b6      	beq.n	80077a2 <_malloc_r+0x22>
 8007834:	1b9b      	subs	r3, r3, r6
 8007836:	50a3      	str	r3, [r4, r2]
 8007838:	e7b3      	b.n	80077a2 <_malloc_r+0x22>
 800783a:	6862      	ldr	r2, [r4, #4]
 800783c:	42a3      	cmp	r3, r4
 800783e:	bf0c      	ite	eq
 8007840:	6032      	streq	r2, [r6, #0]
 8007842:	605a      	strne	r2, [r3, #4]
 8007844:	e7ec      	b.n	8007820 <_malloc_r+0xa0>
 8007846:	4623      	mov	r3, r4
 8007848:	6864      	ldr	r4, [r4, #4]
 800784a:	e7b2      	b.n	80077b2 <_malloc_r+0x32>
 800784c:	4634      	mov	r4, r6
 800784e:	6876      	ldr	r6, [r6, #4]
 8007850:	e7b9      	b.n	80077c6 <_malloc_r+0x46>
 8007852:	230c      	movs	r3, #12
 8007854:	603b      	str	r3, [r7, #0]
 8007856:	4638      	mov	r0, r7
 8007858:	f000 f81c 	bl	8007894 <__malloc_unlock>
 800785c:	e7a1      	b.n	80077a2 <_malloc_r+0x22>
 800785e:	6025      	str	r5, [r4, #0]
 8007860:	e7de      	b.n	8007820 <_malloc_r+0xa0>
 8007862:	bf00      	nop
 8007864:	200003dc 	.word	0x200003dc

08007868 <_sbrk_r>:
 8007868:	b538      	push	{r3, r4, r5, lr}
 800786a:	4d06      	ldr	r5, [pc, #24]	; (8007884 <_sbrk_r+0x1c>)
 800786c:	2300      	movs	r3, #0
 800786e:	4604      	mov	r4, r0
 8007870:	4608      	mov	r0, r1
 8007872:	602b      	str	r3, [r5, #0]
 8007874:	f7fb fc04 	bl	8003080 <_sbrk>
 8007878:	1c43      	adds	r3, r0, #1
 800787a:	d102      	bne.n	8007882 <_sbrk_r+0x1a>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	b103      	cbz	r3, 8007882 <_sbrk_r+0x1a>
 8007880:	6023      	str	r3, [r4, #0]
 8007882:	bd38      	pop	{r3, r4, r5, pc}
 8007884:	200003e4 	.word	0x200003e4

08007888 <__malloc_lock>:
 8007888:	4801      	ldr	r0, [pc, #4]	; (8007890 <__malloc_lock+0x8>)
 800788a:	f000 b809 	b.w	80078a0 <__retarget_lock_acquire_recursive>
 800788e:	bf00      	nop
 8007890:	200003e8 	.word	0x200003e8

08007894 <__malloc_unlock>:
 8007894:	4801      	ldr	r0, [pc, #4]	; (800789c <__malloc_unlock+0x8>)
 8007896:	f000 b804 	b.w	80078a2 <__retarget_lock_release_recursive>
 800789a:	bf00      	nop
 800789c:	200003e8 	.word	0x200003e8

080078a0 <__retarget_lock_acquire_recursive>:
 80078a0:	4770      	bx	lr

080078a2 <__retarget_lock_release_recursive>:
 80078a2:	4770      	bx	lr

080078a4 <sqrt>:
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	ed2d 8b02 	vpush	{d8}
 80078aa:	ec55 4b10 	vmov	r4, r5, d0
 80078ae:	f000 f825 	bl	80078fc <__ieee754_sqrt>
 80078b2:	4622      	mov	r2, r4
 80078b4:	462b      	mov	r3, r5
 80078b6:	4620      	mov	r0, r4
 80078b8:	4629      	mov	r1, r5
 80078ba:	eeb0 8a40 	vmov.f32	s16, s0
 80078be:	eef0 8a60 	vmov.f32	s17, s1
 80078c2:	f7f9 f8df 	bl	8000a84 <__aeabi_dcmpun>
 80078c6:	b990      	cbnz	r0, 80078ee <sqrt+0x4a>
 80078c8:	2200      	movs	r2, #0
 80078ca:	2300      	movs	r3, #0
 80078cc:	4620      	mov	r0, r4
 80078ce:	4629      	mov	r1, r5
 80078d0:	f7f9 f8b0 	bl	8000a34 <__aeabi_dcmplt>
 80078d4:	b158      	cbz	r0, 80078ee <sqrt+0x4a>
 80078d6:	f7ff fedd 	bl	8007694 <__errno>
 80078da:	2321      	movs	r3, #33	; 0x21
 80078dc:	6003      	str	r3, [r0, #0]
 80078de:	2200      	movs	r2, #0
 80078e0:	2300      	movs	r3, #0
 80078e2:	4610      	mov	r0, r2
 80078e4:	4619      	mov	r1, r3
 80078e6:	f7f8 ff5d 	bl	80007a4 <__aeabi_ddiv>
 80078ea:	ec41 0b18 	vmov	d8, r0, r1
 80078ee:	eeb0 0a48 	vmov.f32	s0, s16
 80078f2:	eef0 0a68 	vmov.f32	s1, s17
 80078f6:	ecbd 8b02 	vpop	{d8}
 80078fa:	bd38      	pop	{r3, r4, r5, pc}

080078fc <__ieee754_sqrt>:
 80078fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007900:	ec55 4b10 	vmov	r4, r5, d0
 8007904:	4e55      	ldr	r6, [pc, #340]	; (8007a5c <__ieee754_sqrt+0x160>)
 8007906:	43ae      	bics	r6, r5
 8007908:	ee10 0a10 	vmov	r0, s0
 800790c:	ee10 3a10 	vmov	r3, s0
 8007910:	462a      	mov	r2, r5
 8007912:	4629      	mov	r1, r5
 8007914:	d110      	bne.n	8007938 <__ieee754_sqrt+0x3c>
 8007916:	ee10 2a10 	vmov	r2, s0
 800791a:	462b      	mov	r3, r5
 800791c:	f7f8 fe18 	bl	8000550 <__aeabi_dmul>
 8007920:	4602      	mov	r2, r0
 8007922:	460b      	mov	r3, r1
 8007924:	4620      	mov	r0, r4
 8007926:	4629      	mov	r1, r5
 8007928:	f7f8 fc5c 	bl	80001e4 <__adddf3>
 800792c:	4604      	mov	r4, r0
 800792e:	460d      	mov	r5, r1
 8007930:	ec45 4b10 	vmov	d0, r4, r5
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007938:	2d00      	cmp	r5, #0
 800793a:	dc10      	bgt.n	800795e <__ieee754_sqrt+0x62>
 800793c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007940:	4330      	orrs	r0, r6
 8007942:	d0f5      	beq.n	8007930 <__ieee754_sqrt+0x34>
 8007944:	b15d      	cbz	r5, 800795e <__ieee754_sqrt+0x62>
 8007946:	ee10 2a10 	vmov	r2, s0
 800794a:	462b      	mov	r3, r5
 800794c:	ee10 0a10 	vmov	r0, s0
 8007950:	f7f8 fc46 	bl	80001e0 <__aeabi_dsub>
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	f7f8 ff24 	bl	80007a4 <__aeabi_ddiv>
 800795c:	e7e6      	b.n	800792c <__ieee754_sqrt+0x30>
 800795e:	1512      	asrs	r2, r2, #20
 8007960:	d074      	beq.n	8007a4c <__ieee754_sqrt+0x150>
 8007962:	07d4      	lsls	r4, r2, #31
 8007964:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007968:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800796c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007970:	bf5e      	ittt	pl
 8007972:	0fda      	lsrpl	r2, r3, #31
 8007974:	005b      	lslpl	r3, r3, #1
 8007976:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800797a:	2400      	movs	r4, #0
 800797c:	0fda      	lsrs	r2, r3, #31
 800797e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007982:	107f      	asrs	r7, r7, #1
 8007984:	005b      	lsls	r3, r3, #1
 8007986:	2516      	movs	r5, #22
 8007988:	4620      	mov	r0, r4
 800798a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800798e:	1886      	adds	r6, r0, r2
 8007990:	428e      	cmp	r6, r1
 8007992:	bfde      	ittt	le
 8007994:	1b89      	suble	r1, r1, r6
 8007996:	18b0      	addle	r0, r6, r2
 8007998:	18a4      	addle	r4, r4, r2
 800799a:	0049      	lsls	r1, r1, #1
 800799c:	3d01      	subs	r5, #1
 800799e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80079a2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80079a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80079aa:	d1f0      	bne.n	800798e <__ieee754_sqrt+0x92>
 80079ac:	462a      	mov	r2, r5
 80079ae:	f04f 0e20 	mov.w	lr, #32
 80079b2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80079b6:	4281      	cmp	r1, r0
 80079b8:	eb06 0c05 	add.w	ip, r6, r5
 80079bc:	dc02      	bgt.n	80079c4 <__ieee754_sqrt+0xc8>
 80079be:	d113      	bne.n	80079e8 <__ieee754_sqrt+0xec>
 80079c0:	459c      	cmp	ip, r3
 80079c2:	d811      	bhi.n	80079e8 <__ieee754_sqrt+0xec>
 80079c4:	f1bc 0f00 	cmp.w	ip, #0
 80079c8:	eb0c 0506 	add.w	r5, ip, r6
 80079cc:	da43      	bge.n	8007a56 <__ieee754_sqrt+0x15a>
 80079ce:	2d00      	cmp	r5, #0
 80079d0:	db41      	blt.n	8007a56 <__ieee754_sqrt+0x15a>
 80079d2:	f100 0801 	add.w	r8, r0, #1
 80079d6:	1a09      	subs	r1, r1, r0
 80079d8:	459c      	cmp	ip, r3
 80079da:	bf88      	it	hi
 80079dc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80079e0:	eba3 030c 	sub.w	r3, r3, ip
 80079e4:	4432      	add	r2, r6
 80079e6:	4640      	mov	r0, r8
 80079e8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80079ec:	f1be 0e01 	subs.w	lr, lr, #1
 80079f0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80079f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80079f8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80079fc:	d1db      	bne.n	80079b6 <__ieee754_sqrt+0xba>
 80079fe:	430b      	orrs	r3, r1
 8007a00:	d006      	beq.n	8007a10 <__ieee754_sqrt+0x114>
 8007a02:	1c50      	adds	r0, r2, #1
 8007a04:	bf13      	iteet	ne
 8007a06:	3201      	addne	r2, #1
 8007a08:	3401      	addeq	r4, #1
 8007a0a:	4672      	moveq	r2, lr
 8007a0c:	f022 0201 	bicne.w	r2, r2, #1
 8007a10:	1063      	asrs	r3, r4, #1
 8007a12:	0852      	lsrs	r2, r2, #1
 8007a14:	07e1      	lsls	r1, r4, #31
 8007a16:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007a1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007a1e:	bf48      	it	mi
 8007a20:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007a24:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007a28:	4614      	mov	r4, r2
 8007a2a:	e781      	b.n	8007930 <__ieee754_sqrt+0x34>
 8007a2c:	0ad9      	lsrs	r1, r3, #11
 8007a2e:	3815      	subs	r0, #21
 8007a30:	055b      	lsls	r3, r3, #21
 8007a32:	2900      	cmp	r1, #0
 8007a34:	d0fa      	beq.n	8007a2c <__ieee754_sqrt+0x130>
 8007a36:	02cd      	lsls	r5, r1, #11
 8007a38:	d50a      	bpl.n	8007a50 <__ieee754_sqrt+0x154>
 8007a3a:	f1c2 0420 	rsb	r4, r2, #32
 8007a3e:	fa23 f404 	lsr.w	r4, r3, r4
 8007a42:	1e55      	subs	r5, r2, #1
 8007a44:	4093      	lsls	r3, r2
 8007a46:	4321      	orrs	r1, r4
 8007a48:	1b42      	subs	r2, r0, r5
 8007a4a:	e78a      	b.n	8007962 <__ieee754_sqrt+0x66>
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	e7f0      	b.n	8007a32 <__ieee754_sqrt+0x136>
 8007a50:	0049      	lsls	r1, r1, #1
 8007a52:	3201      	adds	r2, #1
 8007a54:	e7ef      	b.n	8007a36 <__ieee754_sqrt+0x13a>
 8007a56:	4680      	mov	r8, r0
 8007a58:	e7bd      	b.n	80079d6 <__ieee754_sqrt+0xda>
 8007a5a:	bf00      	nop
 8007a5c:	7ff00000 	.word	0x7ff00000

08007a60 <_init>:
 8007a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a62:	bf00      	nop
 8007a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a66:	bc08      	pop	{r3}
 8007a68:	469e      	mov	lr, r3
 8007a6a:	4770      	bx	lr

08007a6c <_fini>:
 8007a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a6e:	bf00      	nop
 8007a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a72:	bc08      	pop	{r3}
 8007a74:	469e      	mov	lr, r3
 8007a76:	4770      	bx	lr
