// Seed: 2322389580
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][1] id_4 = -1;
  assign id_1 = id_3 == id_1;
  assign module_1.id_5 = 0;
  id_5(
      -1
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_9 = 32'd81
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  tri1 id_3;
  supply1 id_4, id_5, id_6;
  task id_7;
    #id_8 id_6 = id_4;
  endtask
  assign id_6 = id_3;
  always id_2 = id_3;
  defparam id_9 = id_6;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  wire id_10;
  assign id_5 = id_6;
  bit id_11, id_12;
  wire id_13, id_14;
  xnor primCall (id_2, id_5, id_1, id_6, id_8, id_9, id_7, id_3, id_4);
  final id_11 <= -1'b0;
endmodule
