{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:07:36 2021 " "Info: Processing started: Sun May 09 16:07:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl.v(64) " "Warning (10268): Verilog HDL information at ctrl.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_4k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Im_4K.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Im_4K.v" { { "Info" "ISGN_ENTITY_NAME" "1 Im_4K " "Info: Found entity 1: Im_4K" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/CPU/CPU/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_ " "Info: Found entity 1: latch_" {  } { { "latch_.v" "" { Text "E:/CPU/CPU/latch_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NPC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 NPC " "Info: Found entity 1: NPC" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/CPU/CPU/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/CPU/CPU/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 1544 1712 376 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(21) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(18) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(18): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_ alu.v(18) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(18): inferring latch(es) for variable \"C_\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(55) " "Warning (10230): Verilog HDL assignment warning at alu.v(55): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(57) " "Warning (10230): Verilog HDL assignment warning at alu.v(57): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_\[31\] alu.v(18) " "Info (10041): Inferred latch for \"C_\[31\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_\[32\] alu.v(18) " "Info (10041): Inferred latch for \"C_\[32\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.v(18) " "Info (10041): Inferred latch for \"C\[0\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.v(18) " "Info (10041): Inferred latch for \"C\[1\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.v(18) " "Info (10041): Inferred latch for \"C\[2\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.v(18) " "Info (10041): Inferred latch for \"C\[3\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.v(18) " "Info (10041): Inferred latch for \"C\[4\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.v(18) " "Info (10041): Inferred latch for \"C\[5\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.v(18) " "Info (10041): Inferred latch for \"C\[6\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.v(18) " "Info (10041): Inferred latch for \"C\[7\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.v(18) " "Info (10041): Inferred latch for \"C\[8\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.v(18) " "Info (10041): Inferred latch for \"C\[9\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.v(18) " "Info (10041): Inferred latch for \"C\[10\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.v(18) " "Info (10041): Inferred latch for \"C\[11\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.v(18) " "Info (10041): Inferred latch for \"C\[12\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.v(18) " "Info (10041): Inferred latch for \"C\[13\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.v(18) " "Info (10041): Inferred latch for \"C\[14\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.v(18) " "Info (10041): Inferred latch for \"C\[15\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] alu.v(18) " "Info (10041): Inferred latch for \"C\[16\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] alu.v(18) " "Info (10041): Inferred latch for \"C\[17\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] alu.v(18) " "Info (10041): Inferred latch for \"C\[18\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] alu.v(18) " "Info (10041): Inferred latch for \"C\[19\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] alu.v(18) " "Info (10041): Inferred latch for \"C\[20\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] alu.v(18) " "Info (10041): Inferred latch for \"C\[21\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] alu.v(18) " "Info (10041): Inferred latch for \"C\[22\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] alu.v(18) " "Info (10041): Inferred latch for \"C\[23\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] alu.v(18) " "Info (10041): Inferred latch for \"C\[24\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] alu.v(18) " "Info (10041): Inferred latch for \"C\[25\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] alu.v(18) " "Info (10041): Inferred latch for \"C\[26\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] alu.v(18) " "Info (10041): Inferred latch for \"C\[27\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] alu.v(18) " "Info (10041): Inferred latch for \"C\[28\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] alu.v(18) " "Info (10041): Inferred latch for \"C\[29\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] alu.v(18) " "Info (10041): Inferred latch for \"C\[30\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] alu.v(18) " "Info (10041): Inferred latch for \"C\[31\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst9 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 1136 1344 376 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst5 " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "E:/CPU/CPU/CPU.bdf" { { -224 752 928 32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst19 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 384 480 -64 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "E:/CPU/CPU/CPU.bdf" { { 264 480 672 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Im_4K Im_4K:inst3 " "Info: Elaborating entity \"Im_4K\" for hierarchy \"Im_4K:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 256 416 376 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[31\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[31\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[30\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[30\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[29\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[29\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[28\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[28\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[27\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[27\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[26\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[26\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[25\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[25\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[24\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[24\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[23\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[23\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[22\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[22\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[21\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[21\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[20\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[20\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[19\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[19\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[18\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[18\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[17\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[17\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[16\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[16\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[15\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[15\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[14\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[14\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[13\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[13\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[12\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[12\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[11\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[11\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[10\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[10\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[9\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[9\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[8\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[8\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[7\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[7\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[6\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[6\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[5\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[5\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[4\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[4\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[3\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[3\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[2\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[2\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[1\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[1\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[0\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[0\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[6\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[6\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[5\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[5\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[4\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[4\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[3\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[3\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[2\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[2\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[1\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[1\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[0\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[0\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 Im_4K.v(5) " "Warning (10030): Net \"imem.we_a\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 16 176 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPC NPC:inst " "Info: Elaborating entity \"NPC\" for hierarchy \"NPC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "E:/CPU/CPU/CPU.bdf" { { 88 0 176 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC NPC.v(26) " "Warning (10240): Verilog HDL Always Construct warning at NPC.v(26): inferring latch(es) for variable \"NPC\", which holds its previous value in one or more paths through the always construct" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[0\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[0\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[1\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[1\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[2\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[2\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[3\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[3\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[4\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[4\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[5\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[5\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[6\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[6\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[7\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[7\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[8\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[8\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[9\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[9\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[10\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[10\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[11\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[11\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[12\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[12\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[13\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[13\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[14\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[14\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[15\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[15\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[16\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[16\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[17\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[17\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[18\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[18\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[19\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[19\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[20\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[20\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[21\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[21\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[22\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[22\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[23\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[23\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[24\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[24\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[25\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[25\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[26\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[26\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[27\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[27\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[28\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[28\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[29\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[29\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[30\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[30\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[31\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[31\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_ latch_:inst14 " "Info: Elaborating entity \"latch_\" for hierarchy \"latch_:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "E:/CPU/CPU/CPU.bdf" { { 368 1864 2024 464 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:inst6 " "Info: Elaborating entity \"RF\" for hierarchy \"RF:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 808 968 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst8 " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "E:/CPU/CPU/CPU.bdf" { { 664 768 976 792 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_4k dm_4k:inst13 " "Info: Elaborating entity \"dm_4k\" for hierarchy \"dm_4k:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "E:/CPU/CPU/CPU.bdf" { { 32 1568 1728 160 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:inst7 " "Info: Elaborating entity \"EXT\" for hierarchy \"EXT:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "E:/CPU/CPU/CPU.bdf" { { 488 792 992 616 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Imm32 EXT.v(30) " "Warning (10240): Verilog HDL Always Construct warning at EXT.v(30): inferring latch(es) for variable \"Imm32\", which holds its previous value in one or more paths through the always construct" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[0\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[0\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[1\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[1\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[2\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[2\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[3\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[3\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[4\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[4\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[5\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[5\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[6\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[6\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[7\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[7\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[8\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[8\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[9\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[9\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[10\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[10\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[11\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[11\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[12\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[12\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[13\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[13\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[14\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[14\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[15\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[15\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[16\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[16\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[17\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[17\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[18\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[18\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[19\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[19\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[20\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[20\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[21\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[21\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[22\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[22\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[23\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[23\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[24\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[24\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[25\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[25\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[26\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[26\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[27\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[27\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[28\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[28\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[29\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[29\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[30\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[30\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[31\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[31\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:inst16 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "E:/CPU/CPU/CPU.bdf" { { 920 536 720 1112 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:inst16\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:inst16\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/CPU/CPU/SEG7_LUT_8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst1 " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "E:/CPU/CPU/CPU.bdf" { { 920 160 368 1112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:inst6\|rf~0 " "Warning: Inferred RAM node \"RF:inst6\|rf~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:inst6\|rf__dual~0 " "Warning: Inferred RAM node \"RF:inst6\|rf__dual~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf__dual~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dm_4k:inst13\|dmem~0 " "Warning: Inferred RAM node \"dm_4k:inst13\|dmem~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "dm_4k.v" "dmem~0" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_Im_4K_521d0ba.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_Im_4K_521d0ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:inst6\|rf~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:inst6\|rf~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:inst6\|rf__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:inst6\|rf__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf__dual~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "dm_4k:inst13\|dmem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"dm_4k:inst13\|dmem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Info: Parameter WIDTHAD_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Info: Parameter NUMWORDS_A set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Info: Parameter WIDTHAD_B set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Info: Parameter NUMWORDS_B set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ram0_dm_4k_6859d8a.hdl.mif " "Info: Parameter INIT_FILE set to db/ram0_dm_4k_6859d8a.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "dm_4k.v" "dmem~0" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:inst6\|altsyncram:rf_rtl_0 " "Info: Elaborated megafunction instantiation \"RF:inst6\|altsyncram:rf_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:inst6\|altsyncram:rf_rtl_0 " "Info: Instantiated megafunction \"RF:inst6\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gof1 " "Info: Found entity 1: altsyncram_gof1" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:inst6\|altsyncram:rf__dual_rtl_1 " "Info: Elaborated megafunction instantiation \"RF:inst6\|altsyncram:rf__dual_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:inst6\|altsyncram:rf__dual_rtl_1 " "Info: Instantiated megafunction \"RF:inst6\|altsyncram:rf__dual_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dm_4k:inst13\|altsyncram:dmem_rtl_2 " "Info: Elaborated megafunction instantiation \"dm_4k:inst13\|altsyncram:dmem_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dm_4k:inst13\|altsyncram:dmem_rtl_2 " "Info: Instantiated megafunction \"dm_4k:inst13\|altsyncram:dmem_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Info: Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Info: Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ram0_dm_4k_6859d8a.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/ram0_dm_4k_6859d8a.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbj1 " "Info: Found entity 1: altsyncram_fbj1" {  } { { "db/altsyncram_fbj1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_fbj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[10\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[10\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[9\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[9\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[8\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[8\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[7\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[7\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[6\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[6\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[19\] EXT:inst7\|Imm32\[11\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[19\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[11\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[25\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[25\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[26\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[26\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[27\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[27\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[28\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[28\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[29\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[29\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[30\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[30\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[0\] " "Warning: Latch EXT:inst7\|Imm32\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[1\] " "Warning: Latch EXT:inst7\|Imm32\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[2\] " "Warning: Latch EXT:inst7\|Imm32\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[3\] " "Warning: Latch EXT:inst7\|Imm32\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[4\] " "Warning: Latch EXT:inst7\|Imm32\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[5\] " "Warning: Latch EXT:inst7\|Imm32\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[11\] " "Warning: Latch EXT:inst7\|Imm32\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[12\] " "Warning: Latch EXT:inst7\|Imm32\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[13\] " "Warning: Latch EXT:inst7\|Imm32\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[14\] " "Warning: Latch EXT:inst7\|Imm32\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[15\] " "Warning: Latch EXT:inst7\|Imm32\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[16\] " "Warning: Latch EXT:inst7\|Imm32\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[17\] " "Warning: Latch EXT:inst7\|Imm32\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[18\] " "Warning: Latch EXT:inst7\|Imm32\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[20\] " "Warning: Latch EXT:inst7\|Imm32\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[21\] " "Warning: Latch EXT:inst7\|Imm32\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[22\] " "Warning: Latch EXT:inst7\|Imm32\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[23\] " "Warning: Latch EXT:inst7\|Imm32\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[0\] " "Warning: Latch alu:inst12\|C\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[5\] " "Warning: Latch NPC:inst\|NPC\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[6\] " "Warning: Latch NPC:inst\|NPC\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[4\] " "Warning: Latch NPC:inst\|NPC\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[0\] " "Warning: Latch NPC:inst\|NPC\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[1\] " "Warning: Latch NPC:inst\|NPC\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[2\] " "Warning: Latch NPC:inst\|NPC\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[3\] " "Warning: Latch NPC:inst\|NPC\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[1\] " "Warning: Latch alu:inst12\|C\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[2\] " "Warning: Latch alu:inst12\|C\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[3\] " "Warning: Latch alu:inst12\|C\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[4\] " "Warning: Latch alu:inst12\|C\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[5\] " "Warning: Latch alu:inst12\|C\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[6\] " "Warning: Latch alu:inst12\|C\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[7\] " "Warning: Latch alu:inst12\|C\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[7\] " "Warning: Latch NPC:inst\|NPC\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[8\] " "Warning: Latch alu:inst12\|C\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[8\] " "Warning: Latch NPC:inst\|NPC\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[9\] " "Warning: Latch alu:inst12\|C\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[9\] " "Warning: Latch NPC:inst\|NPC\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[10\] " "Warning: Latch alu:inst12\|C\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[10\] " "Warning: Latch NPC:inst\|NPC\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[11\] " "Warning: Latch alu:inst12\|C\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[11\] " "Warning: Latch NPC:inst\|NPC\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[12\] " "Warning: Latch alu:inst12\|C\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[12\] " "Warning: Latch NPC:inst\|NPC\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[13\] " "Warning: Latch alu:inst12\|C\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[13\] " "Warning: Latch NPC:inst\|NPC\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[14\] " "Warning: Latch alu:inst12\|C\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[14\] " "Warning: Latch NPC:inst\|NPC\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[15\] " "Warning: Latch alu:inst12\|C\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[15\] " "Warning: Latch NPC:inst\|NPC\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[16\] " "Warning: Latch alu:inst12\|C\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[16\] " "Warning: Latch NPC:inst\|NPC\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[17\] " "Warning: Latch alu:inst12\|C\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[17\] " "Warning: Latch NPC:inst\|NPC\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[18\] " "Warning: Latch alu:inst12\|C\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[18\] " "Warning: Latch NPC:inst\|NPC\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[19\] " "Warning: Latch alu:inst12\|C\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[19\] " "Warning: Latch NPC:inst\|NPC\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[20\] " "Warning: Latch alu:inst12\|C\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[20\] " "Warning: Latch NPC:inst\|NPC\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[21\] " "Warning: Latch alu:inst12\|C\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[21\] " "Warning: Latch NPC:inst\|NPC\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[22\] " "Warning: Latch alu:inst12\|C\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[22\] " "Warning: Latch NPC:inst\|NPC\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[23\] " "Warning: Latch alu:inst12\|C\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[23\] " "Warning: Latch NPC:inst\|NPC\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[24\] " "Warning: Latch alu:inst12\|C\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[24\] " "Warning: Latch NPC:inst\|NPC\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[25\] " "Warning: Latch alu:inst12\|C\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[25\] " "Warning: Latch NPC:inst\|NPC\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[26\] " "Warning: Latch alu:inst12\|C\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[26\] " "Warning: Latch NPC:inst\|NPC\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[27\] " "Warning: Latch alu:inst12\|C\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[27\] " "Warning: Latch NPC:inst\|NPC\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[28\] " "Warning: Latch alu:inst12\|C\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[28\] " "Warning: Latch NPC:inst\|NPC\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[29\] " "Warning: Latch alu:inst12\|C\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[29\] " "Warning: Latch NPC:inst\|NPC\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[30\] " "Warning: Latch alu:inst12\|C\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[30\] " "Warning: Latch NPC:inst\|NPC\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[31\] " "Warning: Latch alu:inst12\|C\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[31\] " "Warning: Latch NPC:inst\|NPC\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[11\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[11\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[31\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[31\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "state\[3\] GND " "Warning (13410): Pin \"state\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -24 1176 1352 -8 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPU/CPU/CPU.map.smsg " "Info: Generated suppressed messages file E:/CPU/CPU/CPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1715 " "Info: Implemented 1715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Info: Implemented 1552 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:07:51 2021 " "Info: Processing ended: Sun May 09 16:07:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:07:54 2021 " "Info: Processing started: Sun May 09 16:07:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst19\|cout " "Info: Destination node divider:inst19\|cout" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:inst19|cout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst19\|cout  " "Info: Automatically promoted node divider:inst19\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst5\|BSel " "Info: Destination node ctrl:inst5\|BSel" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 22 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst5|BSel } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[0\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[0\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[1\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[1\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[2\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[2\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[3\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[3\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[4\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[4\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[5\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[5\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[6\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[6\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[7\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[7\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF:inst6\|rf__dual_0_bypass\[8\] " "Info: Destination node RF:inst6\|rf__dual_0_bypass\[8\]" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:inst6|rf__dual_0_bypass[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:inst19|cout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst12\|Mux35~56  " "Info: Automatically promoted node alu:inst12\|Mux35~56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|Mux35~56 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NPC:inst\|Mux32~25  " "Info: Automatically promoted node NPC:inst\|Mux32~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 14 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPC:inst|Mux32~25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT:inst7\|Mux0~30  " "Info: Automatically promoted node EXT:inst7\|Mux0~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXT:inst7\|Imm32\[5\] " "Info: Destination node EXT:inst7\|Imm32\[5\]" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT:inst7|Imm32[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 10 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT:inst7|Mux0~30 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst12\|Mux34~719  " "Info: Automatically promoted node alu:inst12\|Mux34~719 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|Mux34~719 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pALUOp\[0\] " "Warning: Node \"pALUOp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pALUOp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pALUOp\[1\] " "Warning: Node \"pALUOp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pALUOp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pALUOp\[2\] " "Warning: Node \"pALUOp\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pALUOp\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pALU_ASel " "Warning: Node \"pALU_ASel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pALU_ASel" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pALU_BSel " "Warning: Node \"pALU_BSel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pALU_BSel" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pDMWr " "Warning: Node \"pDMWr\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pDMWr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pEXTOp\[0\] " "Warning: Node \"pEXTOp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pEXTOp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pEXTOp\[1\] " "Warning: Node \"pEXTOp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pEXTOp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pIRWr " "Warning: Node \"pIRWr\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pIRWr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pNPCOp\[0\] " "Warning: Node \"pNPCOp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pNPCOp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pNPCOp\[1\] " "Warning: Node \"pNPCOp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pNPCOp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pPCWr " "Warning: Node \"pPCWr\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pPCWr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pRFWr " "Warning: Node \"pRFWr\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pRFWr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pWDSel\[0\] " "Warning: Node \"pWDSel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pWDSel\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pWDSel\[1\] " "Warning: Node \"pWDSel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pWDSel\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdlatch_en " "Warning: Node \"pdlatch_en\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pdlatch_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.640 ns register register " "Info: Estimated most critical path is register to register delay of 3.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|C\[22\] 1 REG LAB_X63_Y25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X63_Y25; Fanout = 2; REG Node = 'alu:inst12\|C\[22\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|C[22] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.242 ns) 1.298 ns alu:inst12\|WideOr0~511 2 COMB LAB_X67_Y21 1 " "Info: 2: + IC(1.056 ns) + CELL(0.242 ns) = 1.298 ns; Loc. = LAB_X67_Y21; Fanout = 1; COMB Node = 'alu:inst12\|WideOr0~511'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { alu:inst12|C[22] alu:inst12|WideOr0~511 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 1.862 ns ctrl:inst5\|NPCOp~138 3 COMB LAB_X67_Y21 1 " "Info: 3: + IC(0.415 ns) + CELL(0.149 ns) = 1.862 ns; Loc. = LAB_X67_Y21; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~138'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { alu:inst12|WideOr0~511 ctrl:inst5|NPCOp~138 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 2.426 ns ctrl:inst5\|NPCOp~139 4 COMB LAB_X67_Y21 1 " "Info: 4: + IC(0.415 ns) + CELL(0.149 ns) = 2.426 ns; Loc. = LAB_X67_Y21; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~139'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ctrl:inst5|NPCOp~138 ctrl:inst5|NPCOp~139 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.991 ns ctrl:inst5\|NPCOp~140 5 COMB LAB_X67_Y21 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.991 ns; Loc. = LAB_X67_Y21; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~140'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.556 ns ctrl:inst5\|NPCOp~142 6 COMB LAB_X67_Y21 1 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 3.556 ns; Loc. = LAB_X67_Y21; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~142'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.640 ns ctrl:inst5\|NPCOp\[0\] 7 REG LAB_X67_Y21 7 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.640 ns; Loc. = LAB_X67_Y21; Fanout = 7; REG Node = 'ctrl:inst5\|NPCOp\[0\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.049 ns ( 28.82 % ) " "Info: Total cell delay = 1.049 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.591 ns ( 71.18 % ) " "Info: Total interconnect delay = 2.591 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { alu:inst12|C[22] alu:inst12|WideOr0~511 ctrl:inst5|NPCOp~138 ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X60_Y13 X71_Y25 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "61 " "Warning: Found 61 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Info: Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[6\] 0 " "Info: Pin \"oSEG0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[5\] 0 " "Info: Pin \"oSEG0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[4\] 0 " "Info: Pin \"oSEG0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[3\] 0 " "Info: Pin \"oSEG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[2\] 0 " "Info: Pin \"oSEG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[1\] 0 " "Info: Pin \"oSEG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[0\] 0 " "Info: Pin \"oSEG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[6\] 0 " "Info: Pin \"oSEG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[5\] 0 " "Info: Pin \"oSEG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[4\] 0 " "Info: Pin \"oSEG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[3\] 0 " "Info: Pin \"oSEG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[2\] 0 " "Info: Pin \"oSEG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[1\] 0 " "Info: Pin \"oSEG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[0\] 0 " "Info: Pin \"oSEG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[6\] 0 " "Info: Pin \"oSEG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[5\] 0 " "Info: Pin \"oSEG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[4\] 0 " "Info: Pin \"oSEG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[3\] 0 " "Info: Pin \"oSEG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[2\] 0 " "Info: Pin \"oSEG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[1\] 0 " "Info: Pin \"oSEG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[0\] 0 " "Info: Pin \"oSEG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[6\] 0 " "Info: Pin \"oSEG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[5\] 0 " "Info: Pin \"oSEG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[4\] 0 " "Info: Pin \"oSEG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[3\] 0 " "Info: Pin \"oSEG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[2\] 0 " "Info: Pin \"oSEG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[1\] 0 " "Info: Pin \"oSEG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[0\] 0 " "Info: Pin \"oSEG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[6\] 0 " "Info: Pin \"oSEG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[5\] 0 " "Info: Pin \"oSEG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[4\] 0 " "Info: Pin \"oSEG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[3\] 0 " "Info: Pin \"oSEG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[2\] 0 " "Info: Pin \"oSEG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[1\] 0 " "Info: Pin \"oSEG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[0\] 0 " "Info: Pin \"oSEG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[6\] 0 " "Info: Pin \"oSEG5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[5\] 0 " "Info: Pin \"oSEG5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[4\] 0 " "Info: Pin \"oSEG5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[3\] 0 " "Info: Pin \"oSEG5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[2\] 0 " "Info: Pin \"oSEG5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[1\] 0 " "Info: Pin \"oSEG5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[0\] 0 " "Info: Pin \"oSEG5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[6\] 0 " "Info: Pin \"oSEG6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[5\] 0 " "Info: Pin \"oSEG6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[4\] 0 " "Info: Pin \"oSEG6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[3\] 0 " "Info: Pin \"oSEG6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[2\] 0 " "Info: Pin \"oSEG6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[1\] 0 " "Info: Pin \"oSEG6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[0\] 0 " "Info: Pin \"oSEG6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[6\] 0 " "Info: Pin \"oSEG7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[5\] 0 " "Info: Pin \"oSEG7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[4\] 0 " "Info: Pin \"oSEG7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[3\] 0 " "Info: Pin \"oSEG7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[2\] 0 " "Info: Pin \"oSEG7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[1\] 0 " "Info: Pin \"oSEG7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[0\] 0 " "Info: Pin \"oSEG7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "state\[3\] GND " "Info: Pin state\[3\] has GND driving its datain port" {  } { { "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartua8.1/quartus/quartus/bin/pin_planner.ppl" { state[3] } } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -24 1176 1352 -8 "state\[3..0\]" "" } } } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPU/CPU/CPU.fit.smsg " "Info: Generated suppressed messages file E:/CPU/CPU/CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "5 2 s " "Info: 5% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "95 1  " "Info: 95% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Info: Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:08:14 2021 " "Info: Processing ended: Sun May 09 16:08:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:08:17 2021 " "Info: Processing started: Sun May 09 16:08:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:08:25 2021 " "Info: Processing ended: Sun May 09 16:08:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:08:28 2021 " "Info: Processing started: Sun May 09 16:08:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[3\] " "Warning: Node \"NPC:inst\|NPC\[3\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[4\] " "Warning: Node \"NPC:inst\|NPC\[4\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[0\] " "Warning: Node \"NPC:inst\|NPC\[0\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[10\] " "Warning: Node \"alu:inst12\|C\[10\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[11\] " "Warning: Node \"alu:inst12\|C\[11\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[12\] " "Warning: Node \"alu:inst12\|C\[12\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[13\] " "Warning: Node \"alu:inst12\|C\[13\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[14\] " "Warning: Node \"alu:inst12\|C\[14\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[15\] " "Warning: Node \"alu:inst12\|C\[15\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[16\] " "Warning: Node \"alu:inst12\|C\[16\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[17\] " "Warning: Node \"alu:inst12\|C\[17\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[18\] " "Warning: Node \"alu:inst12\|C\[18\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[19\] " "Warning: Node \"alu:inst12\|C\[19\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[20\] " "Warning: Node \"alu:inst12\|C\[20\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[21\] " "Warning: Node \"alu:inst12\|C\[21\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[22\] " "Warning: Node \"alu:inst12\|C\[22\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[23\] " "Warning: Node \"alu:inst12\|C\[23\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[24\] " "Warning: Node \"alu:inst12\|C\[24\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[25\] " "Warning: Node \"alu:inst12\|C\[25\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[26\] " "Warning: Node \"alu:inst12\|C\[26\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[27\] " "Warning: Node \"alu:inst12\|C\[27\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[28\] " "Warning: Node \"alu:inst12\|C\[28\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[29\] " "Warning: Node \"alu:inst12\|C\[29\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[30\] " "Warning: Node \"alu:inst12\|C\[30\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[31\] " "Warning: Node \"alu:inst12\|C\[31\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[0\] " "Warning: Node \"alu:inst12\|C\[0\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[1\] " "Warning: Node \"alu:inst12\|C\[1\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[2\] " "Warning: Node \"alu:inst12\|C\[2\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[3\] " "Warning: Node \"alu:inst12\|C\[3\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[4\] " "Warning: Node \"alu:inst12\|C\[4\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[5\] " "Warning: Node \"alu:inst12\|C\[5\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[6\] " "Warning: Node \"alu:inst12\|C\[6\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[2\] " "Warning: Node \"NPC:inst\|NPC\[2\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[1\] " "Warning: Node \"NPC:inst\|NPC\[1\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[6\] " "Warning: Node \"NPC:inst\|NPC\[6\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[5\] " "Warning: Node \"NPC:inst\|NPC\[5\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[7\] " "Warning: Node \"alu:inst12\|C\[7\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[8\] " "Warning: Node \"alu:inst12\|C\[8\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[9\] " "Warning: Node \"alu:inst12\|C\[9\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[7\] " "Warning: Node \"NPC:inst\|NPC\[7\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[8\] " "Warning: Node \"NPC:inst\|NPC\[8\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[9\] " "Warning: Node \"NPC:inst\|NPC\[9\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[10\] " "Warning: Node \"NPC:inst\|NPC\[10\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[11\] " "Warning: Node \"NPC:inst\|NPC\[11\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[12\] " "Warning: Node \"NPC:inst\|NPC\[12\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[13\] " "Warning: Node \"NPC:inst\|NPC\[13\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[14\] " "Warning: Node \"NPC:inst\|NPC\[14\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[15\] " "Warning: Node \"NPC:inst\|NPC\[15\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[16\] " "Warning: Node \"NPC:inst\|NPC\[16\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[16\] " "Warning: Node \"EXT:inst7\|Imm32\[16\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[17\] " "Warning: Node \"NPC:inst\|NPC\[17\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[17\] " "Warning: Node \"EXT:inst7\|Imm32\[17\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[18\] " "Warning: Node \"NPC:inst\|NPC\[18\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[18\] " "Warning: Node \"EXT:inst7\|Imm32\[18\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[19\] " "Warning: Node \"NPC:inst\|NPC\[19\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[5\] " "Warning: Node \"EXT:inst7\|Imm32\[5\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[20\] " "Warning: Node \"NPC:inst\|NPC\[20\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[20\] " "Warning: Node \"EXT:inst7\|Imm32\[20\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[21\] " "Warning: Node \"EXT:inst7\|Imm32\[21\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[21\] " "Warning: Node \"NPC:inst\|NPC\[21\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[22\] " "Warning: Node \"EXT:inst7\|Imm32\[22\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[22\] " "Warning: Node \"NPC:inst\|NPC\[22\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[23\] " "Warning: Node \"NPC:inst\|NPC\[23\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[23\] " "Warning: Node \"EXT:inst7\|Imm32\[23\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[24\] " "Warning: Node \"NPC:inst\|NPC\[24\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[25\] " "Warning: Node \"NPC:inst\|NPC\[25\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[26\] " "Warning: Node \"NPC:inst\|NPC\[26\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[27\] " "Warning: Node \"NPC:inst\|NPC\[27\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[28\] " "Warning: Node \"NPC:inst\|NPC\[28\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[24\] " "Warning: Node \"EXT:inst7\|Imm32\[24\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[29\] " "Warning: Node \"NPC:inst\|NPC\[29\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[30\] " "Warning: Node \"NPC:inst\|NPC\[30\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[31\] " "Warning: Node \"NPC:inst\|NPC\[31\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[12\] " "Warning: Node \"EXT:inst7\|Imm32\[12\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[13\] " "Warning: Node \"EXT:inst7\|Imm32\[13\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[14\] " "Warning: Node \"EXT:inst7\|Imm32\[14\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[15\] " "Warning: Node \"EXT:inst7\|Imm32\[15\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[4\] " "Warning: Node \"EXT:inst7\|Imm32\[4\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[0\] " "Warning: Node \"EXT:inst7\|Imm32\[0\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[1\] " "Warning: Node \"EXT:inst7\|Imm32\[1\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[2\] " "Warning: Node \"EXT:inst7\|Imm32\[2\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[3\] " "Warning: Node \"EXT:inst7\|Imm32\[3\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C_\[31\] " "Warning: Node \"alu:inst12\|C_\[31\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C_\[32\] " "Warning: Node \"alu:inst12\|C_\[32\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "EXT:inst7\|Imm32\[5\] " "Info: Detected ripple clock \"EXT:inst7\|Imm32\[5\]\" as buffer" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT:inst7\|Imm32\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Mux34~719 " "Info: Detected gated clock \"alu:inst12\|Mux34~719\" as buffer" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Mux34~719" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|EXTOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|EXTOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|EXTOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|EXTOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|EXTOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|EXTOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "EXT:inst7\|Mux0~30 " "Info: Detected gated clock \"EXT:inst7\|Mux0~30\" as buffer" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 10 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT:inst7\|Mux0~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[2\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[2\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[7\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[7\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[1\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[1\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[5\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[5\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[9\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[9\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[3\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[3\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[4\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[4\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|BSel " "Info: Detected ripple clock \"ctrl:inst5\|BSel\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 22 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|BSel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux2:inst10\|y\[5\]~420 " "Info: Detected gated clock \"mux2:inst10\|y\[5\]~420\" as buffer" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux2:inst10\|y\[5\]~420" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|NPCOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|NPCOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|NPCOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual~51 " "Info: Detected ripple clock \"RF:inst6\|rf__dual~51\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] " "Info: Detected gated clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual~40 " "Info: Detected ripple clock \"RF:inst6\|rf__dual~40\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~40" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[6\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[6\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[10\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[10\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[8\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[8\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|Equal1~96 " "Info: Detected gated clock \"RF:inst6\|Equal1~96\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 18 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|Equal1~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~270 " "Info: Detected gated clock \"RF:inst6\|rf__dual~270\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~270" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[0\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[0\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~271 " "Info: Detected gated clock \"RF:inst6\|rf__dual~271\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~271" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~269 " "Info: Detected gated clock \"RF:inst6\|rf__dual~269\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~269" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[2\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[2\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Mux35~56 " "Info: Detected gated clock \"alu:inst12\|Mux35~56\" as buffer" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Mux35~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "NPC:inst\|Mux32~25 " "Info: Detected gated clock \"NPC:inst\|Mux32~25\" as buffer" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 14 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NPC:inst\|Mux32~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|NPCOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|NPCOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|NPCOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|RD2\[5\]~5341 " "Info: Detected gated clock \"RF:inst6\|RD2\[5\]~5341\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|RD2\[5\]~5341" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[16\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[16\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|Equal1~97 " "Info: Detected gated clock \"RF:inst6\|Equal1~97\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 18 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|Equal1~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~272 " "Info: Detected gated clock \"RF:inst6\|rf__dual~272\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|RD2\[5\]~5342 " "Info: Detected gated clock \"RF:inst6\|RD2\[5\]~5342\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|RD2\[5\]~5342" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "divider:inst19\|cout " "Info: Detected ripple clock \"divider:inst19\|cout\" as buffer" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:inst19\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register alu:inst12\|C\[1\] register ctrl:inst5\|NPCOp\[0\] 36.24 MHz 27.596 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 36.24 MHz between source register \"alu:inst12\|C\[1\]\" and destination register \"ctrl:inst5\|NPCOp\[0\]\" (period= 27.596 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.406 ns + Longest register register " "Info: + Longest register to register delay is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|C\[1\] 1 REG LCCOMB_X68_Y23_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X68_Y23_N14; Fanout = 3; REG Node = 'alu:inst12\|C\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|C[1] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.438 ns) 0.875 ns alu:inst12\|WideOr0~504 2 COMB LCCOMB_X68_Y23_N24 1 " "Info: 2: + IC(0.437 ns) + CELL(0.438 ns) = 0.875 ns; Loc. = LCCOMB_X68_Y23_N24; Fanout = 1; COMB Node = 'alu:inst12\|WideOr0~504'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.420 ns) 2.034 ns alu:inst12\|WideOr0~508 3 COMB LCCOMB_X67_Y21_N20 1 " "Info: 3: + IC(0.739 ns) + CELL(0.420 ns) = 2.034 ns; Loc. = LCCOMB_X67_Y21_N20; Fanout = 1; COMB Node = 'alu:inst12\|WideOr0~508'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.242 ns) 2.530 ns ctrl:inst5\|NPCOp~139 4 COMB LCCOMB_X67_Y21_N6 1 " "Info: 4: + IC(0.254 ns) + CELL(0.242 ns) = 2.530 ns; Loc. = LCCOMB_X67_Y21_N6; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~139'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.926 ns ctrl:inst5\|NPCOp~140 5 COMB LCCOMB_X67_Y21_N0 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 2.926 ns; Loc. = LCCOMB_X67_Y21_N0; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~140'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.322 ns ctrl:inst5\|NPCOp~142 6 COMB LCCOMB_X67_Y21_N24 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.322 ns; Loc. = LCCOMB_X67_Y21_N24; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~142'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.406 ns ctrl:inst5\|NPCOp\[0\] 7 REG LCFF_X67_Y21_N25 7 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.406 ns; Loc. = LCFF_X67_Y21_N25; Fanout = 7; REG Node = 'ctrl:inst5\|NPCOp\[0\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 43.57 % ) " "Info: Total cell delay = 1.484 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 56.43 % ) " "Info: Total interconnect delay = 1.922 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { alu:inst12|C[1] {} alu:inst12|WideOr0~504 {} alu:inst12|WideOr0~508 {} ctrl:inst5|NPCOp~139 {} ctrl:inst5|NPCOp~140 {} ctrl:inst5|NPCOp~142 {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.437ns 0.739ns 0.254ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.242ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.428 ns - Smallest " "Info: - Smallest clock skew is -10.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.207 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.537 ns) 5.207 ns ctrl:inst5\|NPCOp\[0\] 3 REG LCFF_X67_Y21_N25 7 " "Info: 3: + IC(1.326 ns) + CELL(0.537 ns) = 5.207 ns; Loc. = LCFF_X67_Y21_N25; Fanout = 7; REG Node = 'ctrl:inst5\|NPCOp\[0\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 43.84 % ) " "Info: Total cell delay = 2.283 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.16 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.635 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.898 ns) 5.859 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 3 MEM M4K_X64_Y20 1 " "Info: 3: + IC(1.617 ns) + CELL(0.898 ns) = 5.859 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 8.850 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] 4 MEM M4K_X64_Y20 1 " "Info: 4: + IC(0.000 ns) + CELL(2.991 ns) = 8.850 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.271 ns) 10.003 ns RF:inst6\|RD2\[5\]~5341 5 COMB LCCOMB_X69_Y20_N4 1 " "Info: 5: + IC(0.882 ns) + CELL(0.271 ns) = 10.003 ns; Loc. = LCCOMB_X69_Y20_N4; Fanout = 1; COMB Node = 'RF:inst6\|RD2\[5\]~5341'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.529 ns RF:inst6\|RD2\[5\]~5342 6 COMB LCCOMB_X69_Y20_N14 5 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 10.529 ns; Loc. = LCCOMB_X69_Y20_N14; Fanout = 5; COMB Node = 'RF:inst6\|RD2\[5\]~5342'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 11.064 ns mux2:inst10\|y\[5\]~420 7 COMB LCCOMB_X69_Y20_N16 14 " "Info: 7: + IC(0.260 ns) + CELL(0.275 ns) = 11.064 ns; Loc. = LCCOMB_X69_Y20_N16; Fanout = 14; COMB Node = 'mux2:inst10\|y\[5\]~420'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 11.936 ns alu:inst12\|Mux35~56 8 COMB LCCOMB_X70_Y20_N30 1 " "Info: 8: + IC(0.452 ns) + CELL(0.420 ns) = 11.936 ns; Loc. = LCCOMB_X70_Y20_N30; Fanout = 1; COMB Node = 'alu:inst12\|Mux35~56'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { mux2:inst10|y[5]~420 alu:inst12|Mux35~56 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.000 ns) 13.861 ns alu:inst12\|Mux35~56clkctrl 9 COMB CLKCTRL_G6 32 " "Info: 9: + IC(1.925 ns) + CELL(0.000 ns) = 13.861 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'alu:inst12\|Mux35~56clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.150 ns) 15.635 ns alu:inst12\|C\[1\] 10 REG LCCOMB_X68_Y23_N14 3 " "Info: 10: + IC(1.624 ns) + CELL(0.150 ns) = 15.635 ns; Loc. = LCCOMB_X68_Y23_N14; Fanout = 3; REG Node = 'alu:inst12\|C\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.026 ns ( 44.94 % ) " "Info: Total cell delay = 7.026 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.609 ns ( 55.06 % ) " "Info: Total interconnect delay = 8.609 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { alu:inst12|C[1] {} alu:inst12|WideOr0~504 {} alu:inst12|WideOr0~508 {} ctrl:inst5|NPCOp~139 {} ctrl:inst5|NPCOp~140 {} ctrl:inst5|NPCOp~142 {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.437ns 0.739ns 0.254ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.242ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctrl:inst5\|ALUOp\[1\] alu:inst12\|C\[9\] CLK 8.434 ns " "Info: Found hold time violation between source  pin or register \"ctrl:inst5\|ALUOp\[1\]\" and destination pin or register \"alu:inst12\|C\[9\]\" for clock \"CLK\" (Hold time is 8.434 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.692 ns + Largest " "Info: + Largest clock skew is 10.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.629 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.898 ns) 5.859 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 3 MEM M4K_X64_Y20 1 " "Info: 3: + IC(1.617 ns) + CELL(0.898 ns) = 5.859 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 8.850 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] 4 MEM M4K_X64_Y20 1 " "Info: 4: + IC(0.000 ns) + CELL(2.991 ns) = 8.850 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.271 ns) 10.003 ns RF:inst6\|RD2\[5\]~5341 5 COMB LCCOMB_X69_Y20_N4 1 " "Info: 5: + IC(0.882 ns) + CELL(0.271 ns) = 10.003 ns; Loc. = LCCOMB_X69_Y20_N4; Fanout = 1; COMB Node = 'RF:inst6\|RD2\[5\]~5341'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.529 ns RF:inst6\|RD2\[5\]~5342 6 COMB LCCOMB_X69_Y20_N14 5 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 10.529 ns; Loc. = LCCOMB_X69_Y20_N14; Fanout = 5; COMB Node = 'RF:inst6\|RD2\[5\]~5342'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 11.064 ns mux2:inst10\|y\[5\]~420 7 COMB LCCOMB_X69_Y20_N16 14 " "Info: 7: + IC(0.260 ns) + CELL(0.275 ns) = 11.064 ns; Loc. = LCCOMB_X69_Y20_N16; Fanout = 14; COMB Node = 'mux2:inst10\|y\[5\]~420'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 11.936 ns alu:inst12\|Mux35~56 8 COMB LCCOMB_X70_Y20_N30 1 " "Info: 8: + IC(0.452 ns) + CELL(0.420 ns) = 11.936 ns; Loc. = LCCOMB_X70_Y20_N30; Fanout = 1; COMB Node = 'alu:inst12\|Mux35~56'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { mux2:inst10|y[5]~420 alu:inst12|Mux35~56 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.000 ns) 13.861 ns alu:inst12\|Mux35~56clkctrl 9 COMB CLKCTRL_G6 32 " "Info: 9: + IC(1.925 ns) + CELL(0.000 ns) = 13.861 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'alu:inst12\|Mux35~56clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.150 ns) 15.629 ns alu:inst12\|C\[9\] 10 REG LCCOMB_X70_Y21_N10 2 " "Info: 10: + IC(1.618 ns) + CELL(0.150 ns) = 15.629 ns; Loc. = LCCOMB_X70_Y21_N10; Fanout = 2; REG Node = 'alu:inst12\|C\[9\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.026 ns ( 44.95 % ) " "Info: Total cell delay = 7.026 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.603 ns ( 55.05 % ) " "Info: Total interconnect delay = 8.603 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.937 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.537 ns) 4.937 ns ctrl:inst5\|ALUOp\[1\] 3 REG LCFF_X70_Y20_N21 35 " "Info: 3: + IC(1.056 ns) + CELL(0.537 ns) = 4.937 ns; Loc. = LCFF_X70_Y20_N21; Fanout = 35; REG Node = 'ctrl:inst5\|ALUOp\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 46.24 % ) " "Info: Total cell delay = 2.283 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.654 ns ( 53.76 % ) " "Info: Total interconnect delay = 2.654 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.008 ns - Shortest register register " "Info: - Shortest register to register delay is 2.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst5\|ALUOp\[1\] 1 REG LCFF_X70_Y20_N21 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y20_N21; Fanout = 35; REG Node = 'ctrl:inst5\|ALUOp\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.419 ns) 1.337 ns alu:inst12\|Mux13~262 2 COMB LCCOMB_X70_Y21_N18 1 " "Info: 2: + IC(0.918 ns) + CELL(0.419 ns) = 1.337 ns; Loc. = LCCOMB_X70_Y21_N18; Fanout = 1; COMB Node = 'alu:inst12\|Mux13~262'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 2.008 ns alu:inst12\|C\[9\] 3 REG LCCOMB_X70_Y21_N10 2 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 2.008 ns; Loc. = LCCOMB_X70_Y21_N10; Fanout = 2; REG Node = 'alu:inst12\|C\[9\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.839 ns ( 41.78 % ) " "Info: Total cell delay = 0.839 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 58.22 % ) " "Info: Total interconnect delay = 1.169 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { ctrl:inst5|ALUOp[1] {} alu:inst12|Mux13~262 {} alu:inst12|C[9] {} } { 0.000ns 0.918ns 0.251ns } { 0.000ns 0.419ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { ctrl:inst5|ALUOp[1] {} alu:inst12|Mux13~262 {} alu:inst12|C[9] {} } { 0.000ns 0.918ns 0.251ns } { 0.000ns 0.419ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "divider:inst19\|flag\[24\] FM CLK 4.431 ns register " "Info: tsu for register \"divider:inst19\|flag\[24\]\" (data pin = \"FM\", clock pin = \"CLK\") is 4.431 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.272 ns + Longest pin register " "Info: + Longest pin to register delay is 7.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns FM 1 PIN PIN_AC27 65 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 65; PIN Node = 'FM'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FM } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -136 216 384 -120 "FM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.760 ns) + CELL(0.660 ns) 7.272 ns divider:inst19\|flag\[24\] 2 REG LCFF_X75_Y19_N21 3 " "Info: 2: + IC(5.760 ns) + CELL(0.660 ns) = 7.272 ns; Loc. = LCFF_X75_Y19_N21; Fanout = 3; REG Node = 'divider:inst19\|flag\[24\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 20.79 % ) " "Info: Total cell delay = 1.512 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.760 ns ( 79.21 % ) " "Info: Total interconnect delay = 5.760 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.272 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.272 ns" { FM {} FM~combout {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 5.760ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.805 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 64 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 64; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.537 ns) 2.805 ns divider:inst19\|flag\[24\] 3 REG LCFF_X75_Y19_N21 3 " "Info: 3: + IC(1.197 ns) + CELL(0.537 ns) = 2.805 ns; Loc. = LCFF_X75_Y19_N21; Fanout = 3; REG Node = 'divider:inst19\|flag\[24\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.33 % ) " "Info: Total cell delay = 1.496 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 46.67 % ) " "Info: Total interconnect delay = 1.309 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { CLK CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 0.112ns 1.197ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.272 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.272 ns" { FM {} FM~combout {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 5.760ns } { 0.000ns 0.852ns 0.660ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { CLK CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 0.112ns 1.197ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG5\[6\] dm_4k:inst13\|dmem_0_bypass\[14\] 29.004 ns register " "Info: tco from clock \"CLK\" to destination pin \"oSEG5\[6\]\" through register \"dm_4k:inst13\|dmem_0_bypass\[14\]\" is 29.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.082 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 5.288 ns divider:inst19\|cout~clkctrl 3 COMB CLKCTRL_G4 456 " "Info: 3: + IC(1.944 ns) + CELL(0.000 ns) = 5.288 ns; Loc. = CLKCTRL_G4; Fanout = 456; COMB Node = 'divider:inst19\|cout~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { divider:inst19|cout divider:inst19|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.537 ns) 7.082 ns dm_4k:inst13\|dmem_0_bypass\[14\] 4 REG LCFF_X68_Y23_N19 6 " "Info: 4: + IC(1.257 ns) + CELL(0.537 ns) = 7.082 ns; Loc. = LCFF_X68_Y23_N19; Fanout = 6; REG Node = 'dm_4k:inst13\|dmem_0_bypass\[14\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.24 % ) " "Info: Total cell delay = 2.283 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.799 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} dm_4k:inst13|dmem_0_bypass[14] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.257ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.672 ns + Longest register pin " "Info: + Longest register to pin delay is 21.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dm_4k:inst13\|dmem_0_bypass\[14\] 1 REG LCFF_X68_Y23_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y23_N19; Fanout = 6; REG Node = 'dm_4k:inst13\|dmem_0_bypass\[14\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.410 ns) 2.425 ns dm_4k:inst13\|dmem~1752 2 COMB LCCOMB_X62_Y21_N16 1 " "Info: 2: + IC(2.015 ns) + CELL(0.410 ns) = 2.425 ns; Loc. = LCCOMB_X62_Y21_N16; Fanout = 1; COMB Node = 'dm_4k:inst13\|dmem~1752'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 3.103 ns dm_4k:inst13\|dmem~1756 3 COMB LCCOMB_X62_Y21_N26 32 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 3.103 ns; Loc. = LCCOMB_X62_Y21_N26; Fanout = 32; COMB Node = 'dm_4k:inst13\|dmem~1756'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.413 ns) 4.576 ns dm_4k:inst13\|dmem~1778 4 COMB LCCOMB_X65_Y20_N16 2 " "Info: 4: + IC(1.060 ns) + CELL(0.413 ns) = 4.576 ns; Loc. = LCCOMB_X65_Y20_N16; Fanout = 2; COMB Node = 'dm_4k:inst13\|dmem~1778'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 5.282 ns mux4:inst8\|Mux10~111 5 COMB LCCOMB_X65_Y20_N26 1 " "Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 5.282 ns; Loc. = LCCOMB_X65_Y20_N26; Fanout = 1; COMB Node = 'mux4:inst8\|Mux10~111'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.271 ns) 6.815 ns mux4:inst8\|Mux10~112 6 COMB LCCOMB_X62_Y21_N20 5 " "Info: 6: + IC(1.262 ns) + CELL(0.271 ns) = 6.815 ns; Loc. = LCCOMB_X62_Y21_N20; Fanout = 5; COMB Node = 'mux4:inst8\|Mux10~112'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(0.275 ns) 9.478 ns mux8:inst1\|Mux10~38 7 COMB LCCOMB_X69_Y21_N2 1 " "Info: 7: + IC(2.388 ns) + CELL(0.275 ns) = 9.478 ns; Loc. = LCCOMB_X69_Y21_N2; Fanout = 1; COMB Node = 'mux8:inst1\|Mux10~38'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.419 ns) 11.411 ns mux8:inst1\|Mux10~41 8 COMB LCCOMB_X61_Y26_N22 7 " "Info: 8: + IC(1.514 ns) + CELL(0.419 ns) = 11.411 ns; Loc. = LCCOMB_X61_Y26_N22; Fanout = 7; COMB Node = 'mux8:inst1\|Mux10~41'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.275 ns) 13.017 ns SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15 9 COMB LCCOMB_X65_Y19_N4 1 " "Info: 9: + IC(1.331 ns) + CELL(0.275 ns) = 13.017 ns; Loc. = LCCOMB_X65_Y19_N4; Fanout = 1; COMB Node = 'SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(2.622 ns) 21.672 ns oSEG5\[6\] 10 PIN PIN_K5 0 " "Info: 10: + IC(6.033 ns) + CELL(2.622 ns) = 21.672 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'oSEG5\[6\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.655 ns" { SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1024 752 928 1040 "oSEG5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.533 ns ( 25.53 % ) " "Info: Total cell delay = 5.533 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.139 ns ( 74.47 % ) " "Info: Total interconnect delay = 16.139 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] {} dm_4k:inst13|dmem~1752 {} dm_4k:inst13|dmem~1756 {} dm_4k:inst13|dmem~1778 {} mux4:inst8|Mux10~111 {} mux4:inst8|Mux10~112 {} mux8:inst1|Mux10~38 {} mux8:inst1|Mux10~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 2.015ns 0.268ns 1.060ns 0.268ns 1.262ns 2.388ns 1.514ns 1.331ns 6.033ns } { 0.000ns 0.410ns 0.410ns 0.413ns 0.438ns 0.271ns 0.275ns 0.419ns 0.275ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} dm_4k:inst13|dmem_0_bypass[14] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.257ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] {} dm_4k:inst13|dmem~1752 {} dm_4k:inst13|dmem~1756 {} dm_4k:inst13|dmem~1778 {} mux4:inst8|Mux10~111 {} mux4:inst8|Mux10~112 {} mux8:inst1|Mux10~38 {} mux8:inst1|Mux10~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 2.015ns 0.268ns 1.060ns 0.268ns 1.262ns 2.388ns 1.514ns 1.331ns 6.033ns } { 0.000ns 0.410ns 0.410ns 0.413ns 0.438ns 0.271ns 0.275ns 0.419ns 0.275ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "view_Sel\[2\] oSEG5\[6\] 21.791 ns Longest " "Info: Longest tpd from source pin \"view_Sel\[2\]\" to destination pin \"oSEG5\[6\]\" is 21.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns view_Sel\[2\] 1 PIN PIN_AB25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 94; PIN Node = 'view_Sel\[2\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { view_Sel[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1072 -232 -64 1088 "view_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.304 ns) + CELL(0.419 ns) 8.555 ns mux8:inst1\|Mux9~37 2 COMB LCCOMB_X63_Y24_N30 1 " "Info: 2: + IC(7.304 ns) + CELL(0.419 ns) = 8.555 ns; Loc. = LCCOMB_X63_Y24_N30; Fanout = 1; COMB Node = 'mux8:inst1\|Mux9~37'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { view_Sel[2] mux8:inst1|Mux9~37 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.275 ns) 9.579 ns mux8:inst1\|Mux9~38 3 COMB LCCOMB_X63_Y25_N20 1 " "Info: 3: + IC(0.749 ns) + CELL(0.275 ns) = 9.579 ns; Loc. = LCCOMB_X63_Y25_N20; Fanout = 1; COMB Node = 'mux8:inst1\|Mux9~38'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { mux8:inst1|Mux9~37 mux8:inst1|Mux9~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.271 ns) 10.809 ns mux8:inst1\|Mux9~41 4 COMB LCCOMB_X61_Y26_N28 7 " "Info: 4: + IC(0.959 ns) + CELL(0.271 ns) = 10.809 ns; Loc. = LCCOMB_X61_Y26_N28; Fanout = 7; COMB Node = 'mux8:inst1\|Mux9~41'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { mux8:inst1|Mux9~38 mux8:inst1|Mux9~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.438 ns) 13.136 ns SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15 5 COMB LCCOMB_X65_Y19_N4 1 " "Info: 5: + IC(1.889 ns) + CELL(0.438 ns) = 13.136 ns; Loc. = LCCOMB_X65_Y19_N4; Fanout = 1; COMB Node = 'SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { mux8:inst1|Mux9~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(2.622 ns) 21.791 ns oSEG5\[6\] 6 PIN PIN_K5 0 " "Info: 6: + IC(6.033 ns) + CELL(2.622 ns) = 21.791 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'oSEG5\[6\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.655 ns" { SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1024 752 928 1040 "oSEG5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.857 ns ( 22.29 % ) " "Info: Total cell delay = 4.857 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.934 ns ( 77.71 % ) " "Info: Total interconnect delay = 16.934 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.791 ns" { view_Sel[2] mux8:inst1|Mux9~37 mux8:inst1|Mux9~38 mux8:inst1|Mux9~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.791 ns" { view_Sel[2] {} view_Sel[2]~combout {} mux8:inst1|Mux9~37 {} mux8:inst1|Mux9~38 {} mux8:inst1|Mux9~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 0.000ns 7.304ns 0.749ns 0.959ns 1.889ns 6.033ns } { 0.000ns 0.832ns 0.419ns 0.275ns 0.271ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ctrl:inst5\|nextstate\[1\] RESET CLK -0.372 ns register " "Info: th for register \"ctrl:inst5\|nextstate\[1\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -0.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.068 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 5.288 ns divider:inst19\|cout~clkctrl 3 COMB CLKCTRL_G4 456 " "Info: 3: + IC(1.944 ns) + CELL(0.000 ns) = 5.288 ns; Loc. = CLKCTRL_G4; Fanout = 456; COMB Node = 'divider:inst19\|cout~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { divider:inst19|cout divider:inst19|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 7.068 ns ctrl:inst5\|nextstate\[1\] 4 REG LCFF_X65_Y20_N1 1 " "Info: 4: + IC(1.243 ns) + CELL(0.537 ns) = 7.068 ns; Loc. = LCFF_X65_Y20_N1; Fanout = 1; REG Node = 'ctrl:inst5\|nextstate\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.30 % ) " "Info: Total cell delay = 2.283 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.785 ns ( 67.70 % ) " "Info: Total interconnect delay = 4.785 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.243ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RESET 1 PIN PIN_T29 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 77; PIN Node = 'RESET'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 472 32 200 488 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.204 ns) + CELL(0.660 ns) 7.706 ns ctrl:inst5\|nextstate\[1\] 2 REG LCFF_X65_Y20_N1 1 " "Info: 2: + IC(6.204 ns) + CELL(0.660 ns) = 7.706 ns; Loc. = LCFF_X65_Y20_N1; Fanout = 1; REG Node = 'ctrl:inst5\|nextstate\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 19.49 % ) " "Info: Total cell delay = 1.502 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.204 ns ( 80.51 % ) " "Info: Total interconnect delay = 6.204 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { RESET {} RESET~combout {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 6.204ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.243ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { RESET {} RESET~combout {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 6.204ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 88 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:08:31 2021 " "Info: Processing ended: Sun May 09 16:08:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 325 s " "Info: Quartus II Full Compilation was successful. 0 errors, 325 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
