verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/625c/hdl/final_ip_v1_0_S00_AXI.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/625c/hdl/final_ip_v1_0_M00_AXI.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/625c/hdl/final_ip_v1_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_final_ip_0_0/sim/design_1_final_ip_0_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../final_exam.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
