<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="certusnx-devboard" device="LFCPNX-100-7ASG256C" performance_grade="7_Low-Power_1.0V" family_int="jd5d00" device_int="jd5d80" package_int="ASG256" operation_int="COM" speed_int="4" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options VERILOG_DIRECTIVES="RFG_FW_ID=32'd2;RFG_FW_BUILD=32'd3" VerilogStandard="System Verilog" def_top="edge_detect">
            <Option name="include path" value="../rtl/includes"/>
            <Option name="top" value="compair_fpga_top"/>
        </Options>
        <Source name="compair_fpga_top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="compair_fpga_top"/>
        </Source>
        <Source name="uart/uart.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="fifo_2clk_64x32/fifo_2clk_64x32.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="fifo_2clk_64x8/fifo_2clk_64x8.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="clock_pll_1/clock_pll_1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../rtl/top/astep24_3l_top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/top/astep24_3l_top_clocking.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/axis_switch/round_robin_arbiter.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/axis_switch/axis_switch.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/utilities/async_input_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/utilities/async_signal_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/utilities/edge_detect.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/utilities/reset_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/utilities/resets_synchronizer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/lattice/uart_lattice_axis_driver.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/layers/astropix_spi_protocol_av1.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/layers/layer_if_a.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/layers/layers_readout_switched.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/layers/sync_async_patgen.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/rfg/spi/spi_slave_axis_egress.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/rfg/spi/spi_slave_axis_igress.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/rfg/protocol/rfg_axis_protocol.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/rfg/protocol/rfg_axis_protocol_srl_fifo.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/rfg/protocol/rfg_axis_readout_framing.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/top/main_rfg.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/spi/spi_axis_if_v1.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/host/sw_spi_uart.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/fifo/fifo_axis_common.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/fifo/fifo_ptr_logic.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../rtl/fifo/mini_fwft_fifo.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="constraints.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="constraints_io.sdc" type="Pre-Synthesis Constraints File" type_short="SDC" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="certusnx-devboard1.sty"/>
</RadiantProject>
