Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 15:40:58 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SPI_ip_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_SPI_ip_0_1 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_SPI_ip_0_1'. These changes may impact your design.


-Upgrade has added port 'FSM_DONE'

-Upgrade has added port 'FSM_START'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 12:43:26 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SPI_ip_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_SPI_ip_0_1 from xilinx.com:user:SPI_ip:1.0 (Rev. 10) to xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 11:56:28 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SPI_ip_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_SPI_ip_0_1 (xilinx.com:user:SPI_ip:1.0) from (Rev. 6) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 11:36:24 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SPI_ip_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_SPI_ip_0_1 (xilinx.com:user:SPI_ip:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 19:32:07 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi4_pl_interrupt_ge_0_0'. These changes may impact your design.


-Upgrade has added port 'SW_6'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 18:41:45 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 17:53:52 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi4_pl_interrupt_ge_0_0'. These changes may impact your design.


-Upgrade has added port 'LED_7'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 17:34:05 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 17:05:35 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 17:04:35 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 14 15:10:30 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 14 15:04:07 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 11 00:10:40 2018
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi4_pl_interrupt_ge_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi4_pl_interrupt_ge_0_0 (xilinx.com:user:axi4_pl_interrupt_generator:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi4_pl_interrupt_ge_0_0'. These changes may impact your design.


-Upgrade has added port 'LED_0'


