// Seed: 1233382124
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4
);
  wire id_6;
  module_2(
      id_6, id_6
  );
  tri id_7 = 1;
  assign id_2 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  module_0(
      id_2, id_2, id_1, id_2, id_2
  );
  assign id_0 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
endmodule
