{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 03 18:39:31 2007 " "Info: Processing started: Mon Sep 03 18:39:31 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add_full -c add_full " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_full -c add_full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b cout 16.100 ns Longest " "Info: Longest tpd from source pin \"b\" to destination pin \"cout\" is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b 1 PIN PIN_48 2 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_48; Fanout = 2; PIN Node = 'b'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "add_full.bdf" "" { Schematic "C:/mydesign/add_full/add_full.bdf" { { 136 -24 144 152 "b" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.300 ns) 9.400 ns inst2 2 COMB LC1_A24 1 " "Info: 2: + IC(3.600 ns) + CELL(2.300 ns) = 9.400 ns; Loc. = LC1_A24; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { b inst2 } "NODE_NAME" } } { "add_full.bdf" "" { Schematic "C:/mydesign/add_full/add_full.bdf" { { 160 384 448 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 16.100 ns cout 3 PIN PIN_7 0 " "Info: 3: + IC(1.600 ns) + CELL(5.100 ns) = 16.100 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst2 cout } "NODE_NAME" } } { "add_full.bdf" "" { Schematic "C:/mydesign/add_full/add_full.bdf" { { 176 464 640 192 "cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns ( 67.70 % ) " "Info: Total cell delay = 10.900 ns ( 67.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 32.30 % ) " "Info: Total interconnect delay = 5.200 ns ( 32.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { b inst2 cout } "NODE_NAME" } } { "c:/program files/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { b b~out inst2 cout } { 0.000ns 0.000ns 3.600ns 1.600ns } { 0.000ns 3.500ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "105 " "Info: Allocated 105 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 03 18:39:32 2007 " "Info: Processing ended: Mon Sep 03 18:39:32 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
