GAS LISTING /tmp/ccA0waiP.s 			page 1


   1              		.file	"gd32vf103_timer.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.timer_channel_input_capture_prescaler_config.part.0,"ax",@progbits
  10              		.align	1
  12              	timer_channel_input_capture_prescaler_config.part.0:
  13              	.LFB71:
  14              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \file    gd32vf103_timer.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief   TIMER driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \version 2019-06-05, V1.0.1, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** are permitted provided that the following conditions are met:
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        list of conditions and the following disclaimer.
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        and/or other materials provided with the distribution.
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        may be used to endorse or promote products derived from this software without 
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        specific prior written permission.
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** OF SUCH DAMAGE.
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #include "gd32vf103_timer.h"
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /* TIMER init parameter mask */
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define ALIGNEDMODE_MASK            ((uint32_t)0x00000060U)   /*!< TIMER init parameter aligne dmod
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define COUNTERDIRECTION_MASK       ((uint32_t)0x00000010U)   /*!< TIMER init parameter counter dir
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define CLOCKDIVISION_MASK          ((uint32_t)0x00000300U)   /*!< TIMER init parameter clock divis
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      deinit a timer
  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
GAS LISTING /tmp/ccA0waiP.s 			page 2


  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_deinit(uint32_t timer_periph)
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER0 */
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER1:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER1 */
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER2:
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER2 */
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER3:
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER3 */
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER4:
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER4 */
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER5:
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER5 */
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER6:
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER6 */
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  initpara: init parameter struct
  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the init parameter struct member with the default value */
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->prescaler         = 0U;
GAS LISTING /tmp/ccA0waiP.s 			page 3


 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->period            = 65535U;
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->repetitioncounter = 0U;
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER counter
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  initpara: init parameter struct
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_COUNTER_CENTER_BOTH
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   period: counter auto reload value, 0~65535
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the counter prescaler value */
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the counter direction and aligned mode */
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM));
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR);
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the autoreload value */
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)TIMER_CTL0_CKDIV);
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if (TIMER0 == timer_periph) {
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* generate an update event */
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable a timer
GAS LISTING /tmp/ccA0waiP.s 			page 4


 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_enable(uint32_t timer_periph)
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable a timer
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_disable(uint32_t timer_periph)
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the auto reload shadow function
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the auto reload shadow function
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the update event
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the update event
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
GAS LISTING /tmp/ccA0waiP.s 			page 5


 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter alignment mode
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  aligned: 
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~TIMER_CTL0_CAM);
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter up direction
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter down direction
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER prescaler
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  prescaler: prescaler value
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  pscreload: prescaler reload mode
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
GAS LISTING /tmp/ccA0waiP.s 			page 6


 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER repetition register value
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  repetition: the counter repetition value, 0~255
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** } 
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****  
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER autoreload register value
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER counter register value
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  counter: the counter value
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER counter value
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     counter value
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t count_value = 0U;
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     count_value = TIMER_CNT(timer_periph);
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
GAS LISTING /tmp/ccA0waiP.s 			page 7


 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER prescaler value
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     prescaler register value
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t prescaler_value = 0U;
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     prescaler_value = (uint16_t) (TIMER_PSC(timer_periph));
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (prescaler_value);
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER single pulse mode
 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  spmode:
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER update source 
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  update:
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                            or the slave mode controller trigger
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
GAS LISTING /tmp/ccA0waiP.s 			page 8


 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the TIMER DMA
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma: specify which DMA to enable
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..6)
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4)
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4)
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4)
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4)
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0)
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4)
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the TIMER DMA
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERxTIMERx(x=0..6)
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma: specify which DMA to disbale
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..6)
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4)
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4)
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4)
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4)
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0)
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4,7)
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      channel DMA request source selection
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel n is sent when channel n e
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel n is sent when update event
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
GAS LISTING /tmp/ccA0waiP.s 			page 9


 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure the TIMER DMA transfer
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_baseaddr:
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0, TIMERx(x=0..4)
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1, TIMERx(x=0..4)
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG, TIMERx(x=0..4)
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN, TIMERx(x=0.
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF, TIMERx(x=0..4)
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG, TIMERx(x=0..4)
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0, TIMERx(x=0..4)
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1, TIMERx(x=0..4)
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2, TIMERx(x=0..4)
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT, TIMERx(x=0..4)
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC, TIMERx(x=0..4)
 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR, TIMERx(x=0..4)
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP, TIMERx(x=0)
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV, TIMERx(x=0..4)
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV, TIMERx(x=0..4)
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV, TIMERx(x=0..4)
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV, TIMERx(x=0..4)
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP, TIMERx(x=0)
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG, TIMERx(x=0..4)
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_lenth:
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..6): DMA transfer x time
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      software generate events 
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  event: the timer software event generation sources
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation, TIMERx(x=0..6)
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0) 
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..4)
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0)
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
GAS LISTING /tmp/ccA0waiP.s 			page 10


 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the break parameter struct member with the default value */
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->deadtime        = 0U;
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER break function 
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   runoffstate: TIMER_ROS_STATE_ENABLE, TIMER_ROS_STATE_DISABLE
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ideloffstate: TIMER_IOS_STATE_ENABLE, TIMER_IOS_STATE_DISABLE
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   deadtime: 0~255
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   breakpolarity: TIMER_BREAK_POLARITY_LOW, TIMER_BREAK_POLARITY_HIGH
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputautostate: TIMER_OUTAUTO_ENABLE, TIMER_OUTAUTO_DISABLE
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   protectmode: TIMER_CCHP_PROT_OFF, TIMER_CCHP_PROT_0, TIMER_CCHP_PROT_1, TIMER_CCH
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   breakstate: TIMER_BREAK_ENABLE, TIMER_BREAK_DISABLE
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->breakstate)));
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable TIMER break function
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_enable(uint32_t timer_periph)
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
GAS LISTING /tmp/ccA0waiP.s 			page 11


 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER break function
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_disable(uint32_t timer_periph)
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable TIMER output automatic function
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER output automatic function
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable or disable TIMER primary output function
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(ENABLE == newvalue){
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable or disable channel capture/compare control shadow register 
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
GAS LISTING /tmp/ccA0waiP.s 			page 12


 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****      if(ENABLE == newvalue){
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel control shadow register update control
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */              
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputstate  = TIMER_CCX_DISABLE;
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output function
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
GAS LISTING /tmp/ccA0waiP.s 			page 13


 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputstate: TIMER_CCX_ENABLE, TIMER_CCX_DISABLE
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputnstate: TIMER_CCXN_ENABLE, TIMER_CCXN_DISABLE
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocpolarity: TIMER_OC_POLARITY_HIGH, TIMER_OC_POLARITY_LOW
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocnpolarity: TIMER_OCN_POLARITY_HIGH, TIMER_OCN_POLARITY_LOW
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocidlestate: TIMER_OC_IDLE_STATE_LOW, TIMER_OC_IDLE_STATE_HIGH
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocnidlestate: TIMER_OCN_IDLE_STATE_LOW, TIMER_OCN_IDLE_STATE_HIGH
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 4U);
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
GAS LISTING /tmp/ccA0waiP.s 			page 14


 729:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NEN bit */
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 735:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 748:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2EN bit */
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 752:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 8U);
 754:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 756:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 760:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 762:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 764:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 766:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 768:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 770:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 772:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 774:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 776:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 777:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 778:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 779:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 780:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 781:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3EN bit */
 782:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 783:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 12U);
 785:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
GAS LISTING /tmp/ccA0waiP.s 			page 15


 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 787:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 789:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 791:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO3 bit */
 792:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 793:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 795:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 797:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 798:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 799:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 800:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 801:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 802:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 803:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 804:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output compare mode
 805:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 806:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 807:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 808:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 809:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 810:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 811:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 812:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocmode: channel output compare mode
 813:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 814:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 815:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 816:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 817:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 818:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 819:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 820:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM mode 0
 821:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM mode 1
 822:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 823:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 824:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 825:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 826:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 827:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 828:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 829:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 830:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 831:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 832:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 833:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 834:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 835:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 837:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 838:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 839:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 840:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 841:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 842:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccA0waiP.s 			page 16


 843:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 844:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 845:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 847:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 848:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 849:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 850:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 851:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 852:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 853:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 854:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output pulse value
 855:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 856:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 857:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 858:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 859:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 860:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 861:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 862:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  pulse: channel output pulse value
 863:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 864:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 865:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 866:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 867:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 868:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 869:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 870:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 871:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 872:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 873:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 874:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 875:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 876:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 877:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 878:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 879:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 881:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 884:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 885:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 886:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 887:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 888:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 889:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 890:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 891:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output shadow function
 892:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 893:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 894:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 895:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 896:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 897:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 898:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 899:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocshadow: channel output shadow state
GAS LISTING /tmp/ccA0waiP.s 			page 17


 900:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 901:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 902:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 903:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 904:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 905:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 906:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 907:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 908:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 909:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 910:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 911:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 912:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 913:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 914:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 915:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 916:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 920:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 921:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 922:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 923:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 924:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 925:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 926:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 928:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 929:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 930:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 931:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 932:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 933:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 934:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 935:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output fast function
 936:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 937:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 938:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 939:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 940:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 941:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 942:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 943:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocfast: channel output fast function
 944:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 945:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 946:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 947:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 948:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 949:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 950:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 951:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 952:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 953:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 954:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 955:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 956:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
GAS LISTING /tmp/ccA0waiP.s 			page 18


 957:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 958:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 959:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 960:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 961:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 962:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 963:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 964:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 965:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 966:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 967:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 968:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 969:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 970:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 971:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 972:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 973:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 974:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 975:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 976:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 977:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 978:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 979:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output clear function
 980:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 981:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 982:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 983:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 984:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 985:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 986:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 987:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  occlear: channel output clear function
 988:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 989:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
 990:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
 991:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 992:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 993:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 994:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
 995:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 996:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 997:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 998:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 999:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
1000:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
1001:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1002:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1003:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1004:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
1006:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1007:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1008:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1009:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
1010:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
1011:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1012:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1013:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
GAS LISTING /tmp/ccA0waiP.s 			page 19


1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
1016:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1017:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1018:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1019:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1020:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1021:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1022:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1023:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output polarity 
1024:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1025:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1026:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1027:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1028:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1029:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1030:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1031:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpolarity: channel output polarity
1032:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1033:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1034:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1035:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1036:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1037:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1038:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1041:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1042:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1043:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
1045:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1047:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1048:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
1049:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
1050:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1051:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1052:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1053:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1056:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1057:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
1060:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1061:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1062:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1063:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1065:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1066:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1067:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
1069:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1070:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
GAS LISTING /tmp/ccA0waiP.s 			page 20


1071:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0))
1072:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0))
1073:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0))
1074:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1075:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1076:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1077:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1078:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1079:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1080:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1081:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1082:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1083:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1084:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1085:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1087:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1088:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1089:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1090:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1092:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1093:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1094:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1095:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1096:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1098:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1099:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel enable state
1106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  state: TIMER channel enable state
1114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
1127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccA0waiP.s 			page 21


1128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
1132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
1137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
1142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel complementary output enable state
1150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
1151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0
1154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1
1155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2
1156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
GAS LISTING /tmp/ccA0waiP.s 			page 22


1185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
1196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
1197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
1198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icfilter    = 0U;
1199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER input capture parameter 
1203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING,
1212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                               TIMER_IC_POLARITY_BOTH_EDGE(only for TIMER1~TIMER8)
1213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI,
1214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_SELECTION_ITS
1215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4,
1216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_PSC_DIV8
1217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icfilter: 0~15
1218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out]  none
1219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval      none
1220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct*
1222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccA0waiP.s 			page 23


1242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
1243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
1249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2EN bit */
1264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P and CH2NP bits */
1267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2MS bit */
1271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2CAPFLT bit */
1275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
1279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3EN bit */
1284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bits */
1287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3MS bit */
1291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3CAPFLT bit */
1295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
GAS LISTING /tmp/ccA0waiP.s 			page 24


1299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER channel input capture prescaler value */
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
  15              		.loc 1 1326 6
  16              		.cfi_startproc
  17              	.LVL0:
1327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
1333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
  18              		.loc 1 1336 9
  19              		.loc 1 1336 36 is_stmt 0
  20 0000 1C4D     		lw	a5,24(a0)
  21 0002 7D77     		li	a4,-4096
  22 0004 1307F73F 		addi	a4,a4,1023
  23 0008 F98F     		and	a5,a5,a4
  24 000a 1CCD     		sw	a5,24(a0)
1337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
  25              		.loc 1 1337 9 is_stmt 1
  26              		.loc 1 1337 36 is_stmt 0
  27 000c 1C4D     		lw	a5,24(a0)
  28              		.loc 1 1337 60
  29 000e A205     		slli	a1,a1,8
  30              	.LVL1:
  31              		.loc 1 1337 36
  32 0010 DD8D     		or	a1,a1,a5
GAS LISTING /tmp/ccA0waiP.s 			page 25


  33 0012 0CCD     		sw	a1,24(a0)
1338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  34              		.loc 1 1338 9 is_stmt 1
1339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
1342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
1343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
1347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
1348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
  35              		.loc 1 1352 1 is_stmt 0
  36 0014 8280     		ret
  37              		.cfi_endproc
  38              	.LFE71:
  40              		.section	.text.timer_deinit,"ax",@progbits
  41              		.align	1
  42              		.globl	timer_deinit
  44              	timer_deinit:
  45              	.LFB2:
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  46              		.loc 1 49 1 is_stmt 1
  47              		.cfi_startproc
  48              	.LVL2:
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  49              		.loc 1 50 5
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  50              		.loc 1 49 1 is_stmt 0
  51 0000 4111     		addi	sp,sp,-16
  52              	.LCFI0:
  53              		.cfi_def_cfa_offset 16
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  54              		.loc 1 50 5
  55 0002 B7170040 		li	a5,1073745920
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  56              		.loc 1 49 1
  57 0006 06C6     		sw	ra,12(sp)
  58              		.cfi_offset 1, -4
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  59              		.loc 1 50 5
  60 0008 138707C0 		addi	a4,a5,-1024
  61 000c 630DE504 		beq	a0,a4,.L4
  62 0010 6371A702 		bleu	a0,a4,.L14
  63 0014 13870740 		addi	a4,a5,1024
  64 0018 6305E506 		beq	a0,a4,.L10
  65 001c 37370140 		li	a4,1073819648
  66 0020 130707C0 		addi	a4,a4,-1024
  67 0024 630DE506 		beq	a0,a4,.L11
  68 0028 6309F508 		beq	a0,a5,.L15
  69              	.L3:
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccA0waiP.s 			page 26


  70              		.loc 1 90 1
  71 002c B240     		lw	ra,12(sp)
  72              		.cfi_remember_state
  73              		.cfi_restore 1
  74 002e 4101     		addi	sp,sp,16
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 0
  77 0030 8280     		jr	ra
  78              	.L14:
  79              	.LCFI2:
  80              		.cfi_restore_state
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  81              		.loc 1 50 5
  82 0032 37070040 		li	a4,1073741824
  83 0036 93060740 		addi	a3,a4,1024
  84 003a 630ED508 		beq	a0,a3,.L6
  85 003e 93870780 		addi	a5,a5,-2048
  86 0042 6308F50A 		beq	a0,a5,.L7
  87 0046 E313E5FE 		bne	a0,a4,.L3
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  88              		.loc 1 58 9 is_stmt 1
  89 004a 13050040 		li	a0,1024
  90              	.LVL3:
  91 004e 97000000 		call	rcu_periph_reset_enable
  91      E7800000 
  92              	.LVL4:
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  93              		.loc 1 59 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  94              		.loc 1 90 1 is_stmt 0
  95 0056 B240     		lw	ra,12(sp)
  96              		.cfi_remember_state
  97              		.cfi_restore 1
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  98              		.loc 1 59 9
  99 0058 13050040 		li	a0,1024
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 100              		.loc 1 90 1
 101 005c 4101     		addi	sp,sp,16
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 0
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 104              		.loc 1 59 9
 105 005e 17030000 		tail	rcu_periph_reset_disable
 105      67000300 
 106              	.LVL5:
 107              	.L4:
 108              	.LCFI4:
 109              		.cfi_restore_state
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 110              		.loc 1 73 9 is_stmt 1
 111 0066 13053040 		li	a0,1027
 112              	.LVL6:
 113 006a 97000000 		call	rcu_periph_reset_enable
 113      E7800000 
 114              	.LVL7:
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccA0waiP.s 			page 27


 115              		.loc 1 74 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 116              		.loc 1 90 1 is_stmt 0
 117 0072 B240     		lw	ra,12(sp)
 118              		.cfi_remember_state
 119              		.cfi_restore 1
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 120              		.loc 1 74 9
 121 0074 13053040 		li	a0,1027
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 122              		.loc 1 90 1
 123 0078 4101     		addi	sp,sp,16
 124              	.LCFI5:
 125              		.cfi_def_cfa_offset 0
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 126              		.loc 1 74 9
 127 007a 17030000 		tail	rcu_periph_reset_disable
 127      67000300 
 128              	.LVL8:
 129              	.L10:
 130              	.LCFI6:
 131              		.cfi_restore_state
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 132              		.loc 1 83 9 is_stmt 1
 133 0082 13055040 		li	a0,1029
 134              	.LVL9:
 135 0086 97000000 		call	rcu_periph_reset_enable
 135      E7800000 
 136              	.LVL10:
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 137              		.loc 1 84 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 138              		.loc 1 90 1 is_stmt 0
 139 008e B240     		lw	ra,12(sp)
 140              		.cfi_remember_state
 141              		.cfi_restore 1
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 142              		.loc 1 84 9
 143 0090 13055040 		li	a0,1029
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 144              		.loc 1 90 1
 145 0094 4101     		addi	sp,sp,16
 146              	.LCFI7:
 147              		.cfi_def_cfa_offset 0
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 148              		.loc 1 84 9
 149 0096 17030000 		tail	rcu_periph_reset_disable
 149      67000300 
 150              	.LVL11:
 151              	.L11:
 152              	.LCFI8:
 153              		.cfi_restore_state
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 154              		.loc 1 53 9 is_stmt 1
 155 009e 1305B030 		li	a0,779
 156              	.LVL12:
 157 00a2 97000000 		call	rcu_periph_reset_enable
GAS LISTING /tmp/ccA0waiP.s 			page 28


 157      E7800000 
 158              	.LVL13:
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 159              		.loc 1 54 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 160              		.loc 1 90 1 is_stmt 0
 161 00aa B240     		lw	ra,12(sp)
 162              		.cfi_remember_state
 163              		.cfi_restore 1
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 164              		.loc 1 54 9
 165 00ac 1305B030 		li	a0,779
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 166              		.loc 1 90 1
 167 00b0 4101     		addi	sp,sp,16
 168              	.LCFI9:
 169              		.cfi_def_cfa_offset 0
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 170              		.loc 1 54 9
 171 00b2 17030000 		tail	rcu_periph_reset_disable
 171      67000300 
 172              	.LVL14:
 173              	.L15:
 174              	.LCFI10:
 175              		.cfi_restore_state
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 176              		.loc 1 78 9 is_stmt 1
 177 00ba 13054040 		li	a0,1028
 178              	.LVL15:
 179 00be 97000000 		call	rcu_periph_reset_enable
 179      E7800000 
 180              	.LVL16:
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 181              		.loc 1 79 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 182              		.loc 1 90 1 is_stmt 0
 183 00c6 B240     		lw	ra,12(sp)
 184              		.cfi_remember_state
 185              		.cfi_restore 1
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 186              		.loc 1 79 9
 187 00c8 13054040 		li	a0,1028
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 188              		.loc 1 90 1
 189 00cc 4101     		addi	sp,sp,16
 190              	.LCFI11:
 191              		.cfi_def_cfa_offset 0
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 192              		.loc 1 79 9
 193 00ce 17030000 		tail	rcu_periph_reset_disable
 193      67000300 
 194              	.LVL17:
 195              	.L6:
 196              	.LCFI12:
 197              		.cfi_restore_state
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 198              		.loc 1 63 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 29


 199 00d6 13051040 		li	a0,1025
 200              	.LVL18:
 201 00da 97000000 		call	rcu_periph_reset_enable
 201      E7800000 
 202              	.LVL19:
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 203              		.loc 1 64 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 204              		.loc 1 90 1 is_stmt 0
 205 00e2 B240     		lw	ra,12(sp)
 206              		.cfi_remember_state
 207              		.cfi_restore 1
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 208              		.loc 1 64 9
 209 00e4 13051040 		li	a0,1025
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 210              		.loc 1 90 1
 211 00e8 4101     		addi	sp,sp,16
 212              	.LCFI13:
 213              		.cfi_def_cfa_offset 0
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 214              		.loc 1 64 9
 215 00ea 17030000 		tail	rcu_periph_reset_disable
 215      67000300 
 216              	.LVL20:
 217              	.L7:
 218              	.LCFI14:
 219              		.cfi_restore_state
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 220              		.loc 1 68 9 is_stmt 1
 221 00f2 13052040 		li	a0,1026
 222              	.LVL21:
 223 00f6 97000000 		call	rcu_periph_reset_enable
 223      E7800000 
 224              	.LVL22:
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 225              		.loc 1 69 9
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 226              		.loc 1 90 1 is_stmt 0
 227 00fe B240     		lw	ra,12(sp)
 228              		.cfi_restore 1
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 229              		.loc 1 69 9
 230 0100 13052040 		li	a0,1026
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 231              		.loc 1 90 1
 232 0104 4101     		addi	sp,sp,16
 233              	.LCFI15:
 234              		.cfi_def_cfa_offset 0
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 235              		.loc 1 69 9
 236 0106 17030000 		tail	rcu_periph_reset_disable
 236      67000300 
 237              	.LVL23:
 238              		.cfi_endproc
 239              	.LFE2:
 241              		.section	.text.timer_struct_para_init,"ax",@progbits
GAS LISTING /tmp/ccA0waiP.s 			page 30


 242              		.align	1
 243              		.globl	timer_struct_para_init
 245              	timer_struct_para_init:
 246              	.LFB3:
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the init parameter struct member with the default value */
 247              		.loc 1 99 1 is_stmt 1
 248              		.cfi_startproc
 249              	.LVL24:
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 250              		.loc 1 101 5
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 251              		.loc 1 102 5
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->period            = 65535U;
 252              		.loc 1 103 5
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 253              		.loc 1 104 33 is_stmt 0
 254 0000 C167     		li	a5,65536
 255 0002 FD17     		addi	a5,a5,-1
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 256              		.loc 1 101 33
 257 0004 23200500 		sw	zero,0(a0)
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->period            = 65535U;
 258              		.loc 1 103 33
 259 0008 23120500 		sh	zero,4(a0)
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 260              		.loc 1 104 5 is_stmt 1
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 261              		.loc 1 104 33 is_stmt 0
 262 000c 1CC5     		sw	a5,8(a0)
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->repetitioncounter = 0U;
 263              		.loc 1 105 5 is_stmt 1
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->repetitioncounter = 0U;
 264              		.loc 1 105 33 is_stmt 0
 265 000e 23160500 		sh	zero,12(a0)
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 266              		.loc 1 106 5 is_stmt 1
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 267              		.loc 1 106 33 is_stmt 0
 268 0012 23070500 		sb	zero,14(a0)
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 269              		.loc 1 107 1
 270 0016 8280     		ret
 271              		.cfi_endproc
 272              	.LFE3:
 274              		.section	.text.timer_init,"ax",@progbits
 275              		.align	1
 276              		.globl	timer_init
 278              	timer_init:
 279              	.LFB4:
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the counter prescaler value */
 280              		.loc 1 124 1 is_stmt 1
 281              		.cfi_startproc
 282              	.LVL25:
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 283              		.loc 1 126 5
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 284              		.loc 1 126 31 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 31


 285 0000 83D70500 		lhu	a5,0(a1)
 286 0004 03D74500 		lhu	a4,4(a1)
 287 0008 1376F5BF 		andi	a2,a0,-1025
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 288              		.loc 1 126 29
 289 000c 1CD5     		sw	a5,40(a0)
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 290              		.loc 1 129 5 is_stmt 1
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 291              		.loc 1 129 7 is_stmt 0
 292 000e B7370140 		li	a5,1073819648
 293 0012 938707C0 		addi	a5,a5,-1024
 294 0016 418B     		andi	a4,a4,16
 295 0018 6306F504 		beq	a0,a5,.L18
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 296              		.loc 1 129 33 discriminator 1
 297 001c FD77     		li	a5,-4096
 298 001e 9387F73F 		addi	a5,a5,1023
 299 0022 E98F     		and	a5,a0,a5
 300 0024 B7060040 		li	a3,1073741824
 301 0028 638ED702 		beq	a5,a3,.L18
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 302              		.loc 1 135 9 is_stmt 1
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 303              		.loc 1 135 34 is_stmt 0
 304 002c 1C41     		lw	a5,0(a0)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 305              		.loc 1 142 7
 306 002e B7160040 		li	a3,1073745920
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 307              		.loc 1 135 34
 308 0032 BD9B     		andi	a5,a5,-17
 309 0034 1CC1     		sw	a5,0(a0)
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 310              		.loc 1 136 9 is_stmt 1
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 311              		.loc 1 136 34 is_stmt 0
 312 0036 1C41     		lw	a5,0(a0)
 313 0038 5D8F     		or	a4,a5,a4
 314 003a 18C1     		sw	a4,0(a0)
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 315              		.loc 1 140 5 is_stmt 1
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 316              		.loc 1 140 49 is_stmt 0
 317 003c 9C45     		lw	a5,8(a1)
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 318              		.loc 1 140 29
 319 003e 5CD5     		sw	a5,44(a0)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 320              		.loc 1 142 5 is_stmt 1
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 321              		.loc 1 142 7 is_stmt 0
 322 0040 630DD600 		beq	a2,a3,.L23
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 323              		.loc 1 144 9 is_stmt 1
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 324              		.loc 1 144 34 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 32


 325 0044 1841     		lw	a4,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 326              		.loc 1 145 37
 327 0046 83D7C500 		lhu	a5,12(a1)
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 328              		.loc 1 144 34
 329 004a 1377F7CF 		andi	a4,a4,-769
 330 004e 18C1     		sw	a4,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 331              		.loc 1 145 9 is_stmt 1
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 332              		.loc 1 145 34 is_stmt 0
 333 0050 1841     		lw	a4,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 334              		.loc 1 145 37
 335 0052 93F70730 		andi	a5,a5,768
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 336              		.loc 1 145 34
 337 0056 D98F     		or	a5,a5,a4
 338 0058 1CC1     		sw	a5,0(a0)
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 339              		.loc 1 148 5 is_stmt 1
 340              	.L23:
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 341              		.loc 1 154 5
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 342              		.loc 1 154 31 is_stmt 0
 343 005a 5C49     		lw	a5,20(a0)
 344 005c 93E71700 		ori	a5,a5,1
 345 0060 5CC9     		sw	a5,20(a0)
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 346              		.loc 1 155 1
 347 0062 8280     		ret
 348              	.L18:
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 349              		.loc 1 131 9 is_stmt 1
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 350              		.loc 1 131 34 is_stmt 0
 351 0064 1441     		lw	a3,0(a0)
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 352              		.loc 1 132 37
 353 0066 83D72500 		lhu	a5,2(a1)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 354              		.loc 1 142 7
 355 006a 37180040 		li	a6,1073745920
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 356              		.loc 1 131 34
 357 006e 93F6F6F8 		andi	a3,a3,-113
 358 0072 14C1     		sw	a3,0(a0)
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 359              		.loc 1 132 9 is_stmt 1
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 360              		.loc 1 132 34 is_stmt 0
 361 0074 1441     		lw	a3,0(a0)
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 362              		.loc 1 132 37
 363 0076 93F70706 		andi	a5,a5,96
GAS LISTING /tmp/ccA0waiP.s 			page 33


 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 364              		.loc 1 132 34
 365 007a D58F     		or	a5,a5,a3
 366 007c 1CC1     		sw	a5,0(a0)
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 367              		.loc 1 133 9 is_stmt 1
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 368              		.loc 1 133 34 is_stmt 0
 369 007e 1C41     		lw	a5,0(a0)
 370 0080 5D8F     		or	a4,a5,a4
 371 0082 18C1     		sw	a4,0(a0)
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 372              		.loc 1 140 5 is_stmt 1
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 373              		.loc 1 140 49 is_stmt 0
 374 0084 9C45     		lw	a5,8(a1)
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 375              		.loc 1 140 29
 376 0086 5CD5     		sw	a5,44(a0)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 377              		.loc 1 142 5 is_stmt 1
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 378              		.loc 1 142 7 is_stmt 0
 379 0088 E30906FD 		beq	a2,a6,.L23
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 380              		.loc 1 144 9 is_stmt 1
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 381              		.loc 1 144 34 is_stmt 0
 382 008c 1841     		lw	a4,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 383              		.loc 1 145 37
 384 008e 83D7C500 		lhu	a5,12(a1)
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 385              		.loc 1 148 8
 386 0092 B7360140 		li	a3,1073819648
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 387              		.loc 1 144 34
 388 0096 1377F7CF 		andi	a4,a4,-769
 389 009a 18C1     		sw	a4,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 390              		.loc 1 145 9 is_stmt 1
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 391              		.loc 1 145 34 is_stmt 0
 392 009c 1041     		lw	a2,0(a0)
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 393              		.loc 1 145 37
 394 009e 93F70730 		andi	a5,a5,768
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 395              		.loc 1 148 8
 396 00a2 138706C0 		addi	a4,a3,-1024
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 397              		.loc 1 145 34
 398 00a6 D18F     		or	a5,a5,a2
 399 00a8 1CC1     		sw	a5,0(a0)
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 400              		.loc 1 148 5 is_stmt 1
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
GAS LISTING /tmp/ccA0waiP.s 			page 34


 401              		.loc 1 148 8 is_stmt 0
 402 00aa E318E5FA 		bne	a0,a4,.L23
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 403              		.loc 1 150 9 is_stmt 1
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 404              		.loc 1 150 36 is_stmt 0
 405 00ae 83C7E500 		lbu	a5,14(a1)
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 406              		.loc 1 150 34
 407 00b2 23A8F6C2 		sw	a5,-976(a3)
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 408              		.loc 1 154 5 is_stmt 1
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 409              		.loc 1 154 31 is_stmt 0
 410 00b6 5C49     		lw	a5,20(a0)
 411 00b8 93E71700 		ori	a5,a5,1
 412 00bc 5CC9     		sw	a5,20(a0)
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 413              		.loc 1 155 1
 414 00be 8280     		ret
 415              		.cfi_endproc
 416              	.LFE4:
 418              		.section	.text.timer_enable,"ax",@progbits
 419              		.align	1
 420              		.globl	timer_enable
 422              	timer_enable:
 423              	.LFB5:
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 424              		.loc 1 164 1 is_stmt 1
 425              		.cfi_startproc
 426              	.LVL26:
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 427              		.loc 1 165 5
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 428              		.loc 1 165 30 is_stmt 0
 429 0000 1C41     		lw	a5,0(a0)
 430 0002 93E71700 		ori	a5,a5,1
 431 0006 1CC1     		sw	a5,0(a0)
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 432              		.loc 1 166 1
 433 0008 8280     		ret
 434              		.cfi_endproc
 435              	.LFE5:
 437              		.section	.text.timer_disable,"ax",@progbits
 438              		.align	1
 439              		.globl	timer_disable
 441              	timer_disable:
 442              	.LFB6:
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 443              		.loc 1 175 1 is_stmt 1
 444              		.cfi_startproc
 445              	.LVL27:
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 446              		.loc 1 176 5
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 447              		.loc 1 176 30 is_stmt 0
 448 0000 1C41     		lw	a5,0(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 35


 449 0002 F99B     		andi	a5,a5,-2
 450 0004 1CC1     		sw	a5,0(a0)
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 451              		.loc 1 177 1
 452 0006 8280     		ret
 453              		.cfi_endproc
 454              	.LFE6:
 456              		.section	.text.timer_auto_reload_shadow_enable,"ax",@progbits
 457              		.align	1
 458              		.globl	timer_auto_reload_shadow_enable
 460              	timer_auto_reload_shadow_enable:
 461              	.LFB7:
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 462              		.loc 1 186 1 is_stmt 1
 463              		.cfi_startproc
 464              	.LVL28:
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 465              		.loc 1 187 5
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 466              		.loc 1 187 30 is_stmt 0
 467 0000 1C41     		lw	a5,0(a0)
 468 0002 93E70708 		ori	a5,a5,128
 469 0006 1CC1     		sw	a5,0(a0)
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 470              		.loc 1 188 1
 471 0008 8280     		ret
 472              		.cfi_endproc
 473              	.LFE7:
 475              		.section	.text.timer_auto_reload_shadow_disable,"ax",@progbits
 476              		.align	1
 477              		.globl	timer_auto_reload_shadow_disable
 479              	timer_auto_reload_shadow_disable:
 480              	.LFB8:
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 481              		.loc 1 197 1 is_stmt 1
 482              		.cfi_startproc
 483              	.LVL29:
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 484              		.loc 1 198 5
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 485              		.loc 1 198 30 is_stmt 0
 486 0000 1C41     		lw	a5,0(a0)
 487 0002 93F7F7F7 		andi	a5,a5,-129
 488 0006 1CC1     		sw	a5,0(a0)
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 489              		.loc 1 199 1
 490 0008 8280     		ret
 491              		.cfi_endproc
 492              	.LFE8:
 494              		.section	.text.timer_update_event_enable,"ax",@progbits
 495              		.align	1
 496              		.globl	timer_update_event_enable
 498              	timer_update_event_enable:
 499              	.LFB9:
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 500              		.loc 1 208 1 is_stmt 1
 501              		.cfi_startproc
GAS LISTING /tmp/ccA0waiP.s 			page 36


 502              	.LVL30:
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 503              		.loc 1 209 5
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 504              		.loc 1 209 30 is_stmt 0
 505 0000 1C41     		lw	a5,0(a0)
 506 0002 F59B     		andi	a5,a5,-3
 507 0004 1CC1     		sw	a5,0(a0)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 508              		.loc 1 210 1
 509 0006 8280     		ret
 510              		.cfi_endproc
 511              	.LFE9:
 513              		.section	.text.timer_update_event_disable,"ax",@progbits
 514              		.align	1
 515              		.globl	timer_update_event_disable
 517              	timer_update_event_disable:
 518              	.LFB10:
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 519              		.loc 1 219 1 is_stmt 1
 520              		.cfi_startproc
 521              	.LVL31:
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 522              		.loc 1 220 5
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 523              		.loc 1 220 30 is_stmt 0
 524 0000 1C41     		lw	a5,0(a0)
 525 0002 93E72700 		ori	a5,a5,2
 526 0006 1CC1     		sw	a5,0(a0)
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 527              		.loc 1 221 1
 528 0008 8280     		ret
 529              		.cfi_endproc
 530              	.LFE10:
 532              		.section	.text.timer_counter_alignment,"ax",@progbits
 533              		.align	1
 534              		.globl	timer_counter_alignment
 536              	timer_counter_alignment:
 537              	.LFB11:
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~TIMER_CTL0_CAM);
 538              		.loc 1 236 1 is_stmt 1
 539              		.cfi_startproc
 540              	.LVL32:
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 541              		.loc 1 237 5
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 542              		.loc 1 237 30 is_stmt 0
 543 0000 1C41     		lw	a5,0(a0)
 544 0002 93F7F7F9 		andi	a5,a5,-97
 545 0006 1CC1     		sw	a5,0(a0)
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 546              		.loc 1 238 5 is_stmt 1
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 547              		.loc 1 238 30 is_stmt 0
 548 0008 1C41     		lw	a5,0(a0)
 549 000a DD8D     		or	a1,a1,a5
 550              	.LVL33:
GAS LISTING /tmp/ccA0waiP.s 			page 37


 551 000c 0CC1     		sw	a1,0(a0)
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 552              		.loc 1 239 1
 553 000e 8280     		ret
 554              		.cfi_endproc
 555              	.LFE11:
 557              		.section	.text.timer_counter_up_direction,"ax",@progbits
 558              		.align	1
 559              		.globl	timer_counter_up_direction
 561              	timer_counter_up_direction:
 562              	.LFB12:
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 563              		.loc 1 248 1 is_stmt 1
 564              		.cfi_startproc
 565              	.LVL34:
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 566              		.loc 1 249 5
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 567              		.loc 1 249 30 is_stmt 0
 568 0000 1C41     		lw	a5,0(a0)
 569 0002 BD9B     		andi	a5,a5,-17
 570 0004 1CC1     		sw	a5,0(a0)
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 571              		.loc 1 250 1
 572 0006 8280     		ret
 573              		.cfi_endproc
 574              	.LFE12:
 576              		.section	.text.timer_counter_down_direction,"ax",@progbits
 577              		.align	1
 578              		.globl	timer_counter_down_direction
 580              	timer_counter_down_direction:
 581              	.LFB13:
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 582              		.loc 1 259 1 is_stmt 1
 583              		.cfi_startproc
 584              	.LVL35:
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 585              		.loc 1 260 5
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 586              		.loc 1 260 30 is_stmt 0
 587 0000 1C41     		lw	a5,0(a0)
 588 0002 93E70701 		ori	a5,a5,16
 589 0006 1CC1     		sw	a5,0(a0)
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 590              		.loc 1 261 1
 591 0008 8280     		ret
 592              		.cfi_endproc
 593              	.LFE13:
 595              		.section	.text.timer_prescaler_config,"ax",@progbits
 596              		.align	1
 597              		.globl	timer_prescaler_config
 599              	timer_prescaler_config:
 600              	.LFB14:
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 601              		.loc 1 275 1 is_stmt 1
 602              		.cfi_startproc
 603              	.LVL36:
GAS LISTING /tmp/ccA0waiP.s 			page 38


 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 604              		.loc 1 276 5
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 605              		.loc 1 276 29 is_stmt 0
 606 0000 0CD5     		sw	a1,40(a0)
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 607              		.loc 1 278 5 is_stmt 1
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 608              		.loc 1 278 7 is_stmt 0
 609 0002 8547     		li	a5,1
 610 0004 6303F600 		beq	a2,a5,.L36
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 611              		.loc 1 281 1
 612 0008 8280     		ret
 613              	.L36:
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 614              		.loc 1 279 9 is_stmt 1
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 615              		.loc 1 279 35 is_stmt 0
 616 000a 5C49     		lw	a5,20(a0)
 617 000c 93E71700 		ori	a5,a5,1
 618 0010 5CC9     		sw	a5,20(a0)
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 619              		.loc 1 281 1
 620 0012 8280     		ret
 621              		.cfi_endproc
 622              	.LFE14:
 624              		.section	.text.timer_repetition_value_config,"ax",@progbits
 625              		.align	1
 626              		.globl	timer_repetition_value_config
 628              	timer_repetition_value_config:
 629              	.LFB15:
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 630              		.loc 1 291 1 is_stmt 1
 631              		.cfi_startproc
 632              	.LVL37:
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** } 
 633              		.loc 1 292 5
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** } 
 634              		.loc 1 292 30 is_stmt 0
 635 0000 0CD9     		sw	a1,48(a0)
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****  
 636              		.loc 1 293 1
 637 0002 8280     		ret
 638              		.cfi_endproc
 639              	.LFE15:
 641              		.section	.text.timer_autoreload_value_config,"ax",@progbits
 642              		.align	1
 643              		.globl	timer_autoreload_value_config
 645              	timer_autoreload_value_config:
 646              	.LFB16:
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 647              		.loc 1 303 1 is_stmt 1
 648              		.cfi_startproc
 649              	.LVL38:
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 650              		.loc 1 304 5
GAS LISTING /tmp/ccA0waiP.s 			page 39


 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 651              		.loc 1 304 29 is_stmt 0
 652 0000 4CD5     		sw	a1,44(a0)
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 653              		.loc 1 305 1
 654 0002 8280     		ret
 655              		.cfi_endproc
 656              	.LFE16:
 658              		.section	.text.timer_counter_value_config,"ax",@progbits
 659              		.align	1
 660              		.globl	timer_counter_value_config
 662              	timer_counter_value_config:
 663              	.LFB17:
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 664              		.loc 1 315 1 is_stmt 1
 665              		.cfi_startproc
 666              	.LVL39:
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 667              		.loc 1 316 5
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 668              		.loc 1 316 29 is_stmt 0
 669 0000 4CD1     		sw	a1,36(a0)
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 670              		.loc 1 317 1
 671 0002 8280     		ret
 672              		.cfi_endproc
 673              	.LFE17:
 675              		.section	.text.timer_counter_read,"ax",@progbits
 676              		.align	1
 677              		.globl	timer_counter_read
 679              	timer_counter_read:
 680              	.LFB18:
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t count_value = 0U;
 681              		.loc 1 326 1 is_stmt 1
 682              		.cfi_startproc
 683              	.LVL40:
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     count_value = TIMER_CNT(timer_periph);
 684              		.loc 1 327 5
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
 685              		.loc 1 328 5
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
 686              		.loc 1 328 17 is_stmt 0
 687 0000 4851     		lw	a0,36(a0)
 688              	.LVL41:
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 689              		.loc 1 329 5 is_stmt 1
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 690              		.loc 1 330 1 is_stmt 0
 691 0002 8280     		ret
 692              		.cfi_endproc
 693              	.LFE18:
 695              		.section	.text.timer_prescaler_read,"ax",@progbits
 696              		.align	1
 697              		.globl	timer_prescaler_read
 699              	timer_prescaler_read:
 700              	.LFB19:
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t prescaler_value = 0U;
GAS LISTING /tmp/ccA0waiP.s 			page 40


 701              		.loc 1 339 1 is_stmt 1
 702              		.cfi_startproc
 703              	.LVL42:
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     prescaler_value = (uint16_t) (TIMER_PSC(timer_periph));
 704              		.loc 1 340 5
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (prescaler_value);
 705              		.loc 1 341 5
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (prescaler_value);
 706              		.loc 1 341 35 is_stmt 0
 707 0000 0855     		lw	a0,40(a0)
 708              	.LVL43:
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 709              		.loc 1 342 5 is_stmt 1
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 710              		.loc 1 343 1 is_stmt 0
 711 0002 4205     		slli	a0,a0,16
 712              	.LVL44:
 713 0004 4181     		srli	a0,a0,16
 714 0006 8280     		ret
 715              		.cfi_endproc
 716              	.LFE19:
 718              		.section	.text.timer_single_pulse_mode_config,"ax",@progbits
 719              		.align	1
 720              		.globl	timer_single_pulse_mode_config
 722              	timer_single_pulse_mode_config:
 723              	.LFB20:
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 724              		.loc 1 356 1 is_stmt 1
 725              		.cfi_startproc
 726              	.LVL45:
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 727              		.loc 1 357 5
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 728              		.loc 1 357 7 is_stmt 0
 729 0000 A147     		li	a5,8
 730 0002 6387F500 		beq	a1,a5,.L45
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 731              		.loc 1 359 11 is_stmt 1
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 732              		.loc 1 359 13 is_stmt 0
 733 0006 81E5     		bne	a1,zero,.L42
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 734              		.loc 1 360 9 is_stmt 1
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 735              		.loc 1 360 34 is_stmt 0
 736 0008 1C41     		lw	a5,0(a0)
 737 000a DD9B     		andi	a5,a5,-9
 738 000c 1CC1     		sw	a5,0(a0)
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 739              		.loc 1 363 5 is_stmt 1
 740              	.L42:
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 741              		.loc 1 364 1 is_stmt 0
 742 000e 8280     		ret
 743              	.L45:
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 744              		.loc 1 358 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 41


 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 745              		.loc 1 358 34 is_stmt 0
 746 0010 1C41     		lw	a5,0(a0)
 747 0012 93E78700 		ori	a5,a5,8
 748 0016 1CC1     		sw	a5,0(a0)
 749 0018 8280     		ret
 750              		.cfi_endproc
 751              	.LFE20:
 753              		.section	.text.timer_update_source_config,"ax",@progbits
 754              		.align	1
 755              		.globl	timer_update_source_config
 757              	timer_update_source_config:
 758              	.LFB21:
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 759              		.loc 1 378 1 is_stmt 1
 760              		.cfi_startproc
 761              	.LVL46:
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 762              		.loc 1 379 5
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 763              		.loc 1 379 7 is_stmt 0
 764 0000 9147     		li	a5,4
 765 0002 6387F500 		beq	a1,a5,.L49
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 766              		.loc 1 381 11 is_stmt 1
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 767              		.loc 1 381 13 is_stmt 0
 768 0006 81E5     		bne	a1,zero,.L46
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 769              		.loc 1 382 9 is_stmt 1
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 770              		.loc 1 382 34 is_stmt 0
 771 0008 1C41     		lw	a5,0(a0)
 772 000a ED9B     		andi	a5,a5,-5
 773 000c 1CC1     		sw	a5,0(a0)
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 774              		.loc 1 385 5 is_stmt 1
 775              	.L46:
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 776              		.loc 1 386 1 is_stmt 0
 777 000e 8280     		ret
 778              	.L49:
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 779              		.loc 1 380 9 is_stmt 1
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 780              		.loc 1 380 34 is_stmt 0
 781 0010 1C41     		lw	a5,0(a0)
 782 0012 93E74700 		ori	a5,a5,4
 783 0016 1CC1     		sw	a5,0(a0)
 784 0018 8280     		ret
 785              		.cfi_endproc
 786              	.LFE21:
 788              		.section	.text.timer_dma_enable,"ax",@progbits
 789              		.align	1
 790              		.globl	timer_dma_enable
 792              	timer_dma_enable:
 793              	.LFB22:
GAS LISTING /tmp/ccA0waiP.s 			page 42


 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 794              		.loc 1 405 1 is_stmt 1
 795              		.cfi_startproc
 796              	.LVL47:
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 797              		.loc 1 406 5
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 798              		.loc 1 406 34 is_stmt 0
 799 0000 5C45     		lw	a5,12(a0)
 800 0002 DD8D     		or	a1,a1,a5
 801              	.LVL48:
 802 0004 4CC5     		sw	a1,12(a0)
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 803              		.loc 1 407 1
 804 0006 8280     		ret
 805              		.cfi_endproc
 806              	.LFE22:
 808              		.section	.text.timer_dma_disable,"ax",@progbits
 809              		.align	1
 810              		.globl	timer_dma_disable
 812              	timer_dma_disable:
 813              	.LFB23:
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 814              		.loc 1 425 1 is_stmt 1
 815              		.cfi_startproc
 816              	.LVL49:
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 817              		.loc 1 426 5
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 818              		.loc 1 426 34 is_stmt 0
 819 0000 5C45     		lw	a5,12(a0)
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 820              		.loc 1 426 38
 821 0002 93C5F5FF 		not	a1,a1
 822              	.LVL50:
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 823              		.loc 1 426 34
 824 0006 FD8D     		and	a1,a1,a5
 825 0008 4CC5     		sw	a1,12(a0)
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 826              		.loc 1 427 1
 827 000a 8280     		ret
 828              		.cfi_endproc
 829              	.LFE23:
 831              		.section	.text.timer_channel_dma_request_source_select,"ax",@progbits
 832              		.align	1
 833              		.globl	timer_channel_dma_request_source_select
 835              	timer_channel_dma_request_source_select:
 836              	.LFB24:
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 837              		.loc 1 440 1 is_stmt 1
 838              		.cfi_startproc
 839              	.LVL51:
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 840              		.loc 1 441 5
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 841              		.loc 1 441 7 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 43


 842 0000 A147     		li	a5,8
 843 0002 6387F500 		beq	a1,a5,.L55
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 844              		.loc 1 443 11 is_stmt 1
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 845              		.loc 1 443 13 is_stmt 0
 846 0006 81E5     		bne	a1,zero,.L52
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 847              		.loc 1 444 9 is_stmt 1
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 848              		.loc 1 444 34 is_stmt 0
 849 0008 5C41     		lw	a5,4(a0)
 850 000a DD9B     		andi	a5,a5,-9
 851 000c 5CC1     		sw	a5,4(a0)
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 852              		.loc 1 447 5 is_stmt 1
 853              	.L52:
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 854              		.loc 1 448 1 is_stmt 0
 855 000e 8280     		ret
 856              	.L55:
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 857              		.loc 1 442 9 is_stmt 1
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 858              		.loc 1 442 34 is_stmt 0
 859 0010 5C41     		lw	a5,4(a0)
 860 0012 93E78700 		ori	a5,a5,8
 861 0016 5CC1     		sw	a5,4(a0)
 862 0018 8280     		ret
 863              		.cfi_endproc
 864              	.LFE24:
 866              		.section	.text.timer_dma_transfer_config,"ax",@progbits
 867              		.align	1
 868              		.globl	timer_dma_transfer_config
 870              	timer_dma_transfer_config:
 871              	.LFB25:
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 872              		.loc 1 481 1 is_stmt 1
 873              		.cfi_startproc
 874              	.LVL52:
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 875              		.loc 1 482 5
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 876              		.loc 1 482 32 is_stmt 0
 877 0000 3C45     		lw	a5,72(a0)
 878 0002 7977     		li	a4,-8192
 879 0004 1307070E 		addi	a4,a4,224
 880 0008 F98F     		and	a5,a5,a4
 881 000a 3CC5     		sw	a5,72(a0)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 882              		.loc 1 483 5 is_stmt 1
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 883              		.loc 1 483 32 is_stmt 0
 884 000c 3C45     		lw	a5,72(a0)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 885              		.loc 1 483 59
 886 000e 4D8E     		or	a2,a1,a2
GAS LISTING /tmp/ccA0waiP.s 			page 44


 887              	.LVL53:
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 888              		.loc 1 483 32
 889 0010 5D8E     		or	a2,a2,a5
 890 0012 30C5     		sw	a2,72(a0)
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 891              		.loc 1 484 1
 892 0014 8280     		ret
 893              		.cfi_endproc
 894              	.LFE25:
 896              		.section	.text.timer_event_software_generate,"ax",@progbits
 897              		.align	1
 898              		.globl	timer_event_software_generate
 900              	timer_event_software_generate:
 901              	.LFB26:
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 902              		.loc 1 503 1 is_stmt 1
 903              		.cfi_startproc
 904              	.LVL54:
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 905              		.loc 1 504 5
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 906              		.loc 1 504 31 is_stmt 0
 907 0000 5C49     		lw	a5,20(a0)
 908 0002 DD8D     		or	a1,a1,a5
 909              	.LVL55:
 910 0004 4CC9     		sw	a1,20(a0)
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 911              		.loc 1 505 1
 912 0006 8280     		ret
 913              		.cfi_endproc
 914              	.LFE26:
 916              		.section	.text.timer_break_struct_para_init,"ax",@progbits
 917              		.align	1
 918              		.globl	timer_break_struct_para_init
 920              	timer_break_struct_para_init:
 921              	.LFB27:
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the break parameter struct member with the default value */
 922              		.loc 1 514 1 is_stmt 1
 923              		.cfi_startproc
 924              	.LVL56:
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 925              		.loc 1 516 5
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 926              		.loc 1 516 32 is_stmt 0
 927 0000 23100500 		sh	zero,0(a0)
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->deadtime        = 0U;
 928              		.loc 1 517 5 is_stmt 1
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->deadtime        = 0U;
 929              		.loc 1 517 32 is_stmt 0
 930 0004 23110500 		sh	zero,2(a0)
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 931              		.loc 1 518 5 is_stmt 1
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 932              		.loc 1 518 32 is_stmt 0
 933 0008 23120500 		sh	zero,4(a0)
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
GAS LISTING /tmp/ccA0waiP.s 			page 45


 934              		.loc 1 519 5 is_stmt 1
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 935              		.loc 1 519 32 is_stmt 0
 936 000c 23130500 		sh	zero,6(a0)
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 937              		.loc 1 520 5 is_stmt 1
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 938              		.loc 1 520 32 is_stmt 0
 939 0010 23140500 		sh	zero,8(a0)
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 940              		.loc 1 521 5 is_stmt 1
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 941              		.loc 1 521 32 is_stmt 0
 942 0014 23150500 		sh	zero,10(a0)
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 943              		.loc 1 522 5 is_stmt 1
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 944              		.loc 1 522 32 is_stmt 0
 945 0018 23160500 		sh	zero,12(a0)
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 946              		.loc 1 523 1
 947 001c 8280     		ret
 948              		.cfi_endproc
 949              	.LFE27:
 951              		.section	.text.timer_break_config,"ax",@progbits
 952              		.align	1
 953              		.globl	timer_break_config
 955              	timer_break_config:
 956              	.LFB28:
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 957              		.loc 1 540 1 is_stmt 1
 958              		.cfi_startproc
 959              	.LVL57:
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 960              		.loc 1 541 5
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 961              		.loc 1 541 32 is_stmt 0
 962 0000 03D62500 		lhu	a2,2(a1)
 963 0004 03D70500 		lhu	a4,0(a1)
 964 0008 83D64500 		lhu	a3,4(a1)
 965 000c 83D76500 		lhu	a5,6(a1)
 966 0010 03D88500 		lhu	a6,8(a1)
 967 0014 518F     		or	a4,a4,a2
 968 0016 558F     		or	a4,a4,a3
 969 0018 03D6A500 		lhu	a2,10(a1)
 970 001c 83D6C500 		lhu	a3,12(a1)
 971 0020 D98F     		or	a5,a4,a5
 972 0022 B3E70701 		or	a5,a5,a6
 973 0026 D18F     		or	a5,a5,a2
 974 0028 D58F     		or	a5,a5,a3
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 975              		.loc 1 541 30
 976 002a 7CC1     		sw	a5,68(a0)
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 977              		.loc 1 548 1
 978 002c 8280     		ret
 979              		.cfi_endproc
GAS LISTING /tmp/ccA0waiP.s 			page 46


 980              	.LFE28:
 982              		.section	.text.timer_break_enable,"ax",@progbits
 983              		.align	1
 984              		.globl	timer_break_enable
 986              	timer_break_enable:
 987              	.LFB29:
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 988              		.loc 1 557 1 is_stmt 1
 989              		.cfi_startproc
 990              	.LVL58:
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 991              		.loc 1 558 5
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 992              		.loc 1 558 30 is_stmt 0
 993 0000 7C41     		lw	a5,68(a0)
 994 0002 0567     		li	a4,4096
 995 0004 D98F     		or	a5,a5,a4
 996 0006 7CC1     		sw	a5,68(a0)
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 997              		.loc 1 559 1
 998 0008 8280     		ret
 999              		.cfi_endproc
 1000              	.LFE29:
 1002              		.section	.text.timer_break_disable,"ax",@progbits
 1003              		.align	1
 1004              		.globl	timer_break_disable
 1006              	timer_break_disable:
 1007              	.LFB30:
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1008              		.loc 1 568 1 is_stmt 1
 1009              		.cfi_startproc
 1010              	.LVL59:
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1011              		.loc 1 569 5
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1012              		.loc 1 569 30 is_stmt 0
 1013 0000 7C41     		lw	a5,68(a0)
 1014 0002 7D77     		li	a4,-4096
 1015 0004 7D17     		addi	a4,a4,-1
 1016 0006 F98F     		and	a5,a5,a4
 1017 0008 7CC1     		sw	a5,68(a0)
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1018              		.loc 1 570 1
 1019 000a 8280     		ret
 1020              		.cfi_endproc
 1021              	.LFE30:
 1023              		.section	.text.timer_automatic_output_enable,"ax",@progbits
 1024              		.align	1
 1025              		.globl	timer_automatic_output_enable
 1027              	timer_automatic_output_enable:
 1028              	.LFB31:
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1029              		.loc 1 579 1 is_stmt 1
 1030              		.cfi_startproc
 1031              	.LVL60:
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1032              		.loc 1 580 5
GAS LISTING /tmp/ccA0waiP.s 			page 47


 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1033              		.loc 1 580 30 is_stmt 0
 1034 0000 7C41     		lw	a5,68(a0)
 1035 0002 1167     		li	a4,16384
 1036 0004 D98F     		or	a5,a5,a4
 1037 0006 7CC1     		sw	a5,68(a0)
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1038              		.loc 1 581 1
 1039 0008 8280     		ret
 1040              		.cfi_endproc
 1041              	.LFE31:
 1043              		.section	.text.timer_automatic_output_disable,"ax",@progbits
 1044              		.align	1
 1045              		.globl	timer_automatic_output_disable
 1047              	timer_automatic_output_disable:
 1048              	.LFB32:
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1049              		.loc 1 590 1 is_stmt 1
 1050              		.cfi_startproc
 1051              	.LVL61:
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1052              		.loc 1 591 5
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1053              		.loc 1 591 30 is_stmt 0
 1054 0000 7C41     		lw	a5,68(a0)
 1055 0002 7177     		li	a4,-16384
 1056 0004 7D17     		addi	a4,a4,-1
 1057 0006 F98F     		and	a5,a5,a4
 1058 0008 7CC1     		sw	a5,68(a0)
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1059              		.loc 1 592 1
 1060 000a 8280     		ret
 1061              		.cfi_endproc
 1062              	.LFE32:
 1064              		.section	.text.timer_primary_output_config,"ax",@progbits
 1065              		.align	1
 1066              		.globl	timer_primary_output_config
 1068              	timer_primary_output_config:
 1069              	.LFB33:
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(ENABLE == newvalue){
 1070              		.loc 1 602 1 is_stmt 1
 1071              		.cfi_startproc
 1072              	.LVL62:
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1073              		.loc 1 603 5
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1074              		.loc 1 603 7 is_stmt 0
 1075 0000 8547     		li	a5,1
 1076 0002 6388F500 		beq	a1,a5,.L67
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 1077              		.loc 1 606 9 is_stmt 1
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 1078              		.loc 1 606 34 is_stmt 0
 1079 0006 7C41     		lw	a5,68(a0)
 1080 0008 6177     		li	a4,-32768
 1081 000a 7D17     		addi	a4,a4,-1
 1082 000c F98F     		and	a5,a5,a4
GAS LISTING /tmp/ccA0waiP.s 			page 48


 1083 000e 7CC1     		sw	a5,68(a0)
 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1084              		.loc 1 608 1
 1085 0010 8280     		ret
 1086              	.L67:
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1087              		.loc 1 604 9 is_stmt 1
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1088              		.loc 1 604 34 is_stmt 0
 1089 0012 7C41     		lw	a5,68(a0)
 1090 0014 2167     		li	a4,32768
 1091 0016 D98F     		or	a5,a5,a4
 1092 0018 7CC1     		sw	a5,68(a0)
 1093 001a 8280     		ret
 1094              		.cfi_endproc
 1095              	.LFE33:
 1097              		.section	.text.timer_channel_control_shadow_config,"ax",@progbits
 1098              		.align	1
 1099              		.globl	timer_channel_control_shadow_config
 1101              	timer_channel_control_shadow_config:
 1102              	.LFB34:
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****      if(ENABLE == newvalue){
 1103              		.loc 1 618 1 is_stmt 1
 1104              		.cfi_startproc
 1105              	.LVL63:
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1106              		.loc 1 619 6
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1107              		.loc 1 619 8 is_stmt 0
 1108 0000 8547     		li	a5,1
 1109 0002 6386F500 		beq	a1,a5,.L71
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 1110              		.loc 1 622 9 is_stmt 1
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 1111              		.loc 1 622 34 is_stmt 0
 1112 0006 5C41     		lw	a5,4(a0)
 1113 0008 F99B     		andi	a5,a5,-2
 1114 000a 5CC1     		sw	a5,4(a0)
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1115              		.loc 1 624 1
 1116 000c 8280     		ret
 1117              	.L71:
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1118              		.loc 1 620 9 is_stmt 1
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1119              		.loc 1 620 34 is_stmt 0
 1120 000e 5C41     		lw	a5,4(a0)
 1121 0010 93E71700 		ori	a5,a5,1
 1122 0014 5CC1     		sw	a5,4(a0)
 1123 0016 8280     		ret
 1124              		.cfi_endproc
 1125              	.LFE34:
 1127              		.section	.text.timer_channel_control_shadow_update_config,"ax",@progbits
 1128              		.align	1
 1129              		.globl	timer_channel_control_shadow_update_config
 1131              	timer_channel_control_shadow_update_config:
 1132              	.LFB35:
GAS LISTING /tmp/ccA0waiP.s 			page 49


 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1133              		.loc 1 637 1 is_stmt 1
 1134              		.cfi_startproc
 1135              	.LVL64:
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1136              		.loc 1 638 5
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1137              		.loc 1 638 7 is_stmt 0
 1138 0000 89E5     		bne	a1,zero,.L73
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1139              		.loc 1 639 9 is_stmt 1
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1140              		.loc 1 639 34 is_stmt 0
 1141 0002 5C41     		lw	a5,4(a0)
 1142 0004 ED9B     		andi	a5,a5,-5
 1143 0006 5CC1     		sw	a5,4(a0)
 1144 0008 8280     		ret
 1145              	.L73:
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1146              		.loc 1 640 11 is_stmt 1
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1147              		.loc 1 640 13 is_stmt 0
 1148 000a 9147     		li	a5,4
 1149 000c 6383F500 		beq	a1,a5,.L75
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1150              		.loc 1 645 1
 1151 0010 8280     		ret
 1152              	.L75:
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1153              		.loc 1 641 9 is_stmt 1
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 1154              		.loc 1 641 34 is_stmt 0
 1155 0012 5C41     		lw	a5,4(a0)
 1156 0014 93E74700 		ori	a5,a5,4
 1157 0018 5CC1     		sw	a5,4(a0)
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1158              		.loc 1 644 5 is_stmt 1
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1159              		.loc 1 645 1 is_stmt 0
 1160 001a 8280     		ret
 1161              		.cfi_endproc
 1162              	.LFE35:
 1164              		.section	.text.timer_channel_output_struct_para_init,"ax",@progbits
 1165              		.align	1
 1166              		.globl	timer_channel_output_struct_para_init
 1168              	timer_channel_output_struct_para_init:
 1169              	.LFB36:
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 1170              		.loc 1 654 1 is_stmt 1
 1171              		.cfi_startproc
 1172              	.LVL65:
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1173              		.loc 1 656 5
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1174              		.loc 1 656 26 is_stmt 0
 1175 0000 23100500 		sh	zero,0(a0)
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
GAS LISTING /tmp/ccA0waiP.s 			page 50


 1176              		.loc 1 657 5 is_stmt 1
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1177              		.loc 1 657 26 is_stmt 0
 1178 0004 23110500 		sh	zero,2(a0)
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1179              		.loc 1 658 5 is_stmt 1
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1180              		.loc 1 658 26 is_stmt 0
 1181 0008 23120500 		sh	zero,4(a0)
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1182              		.loc 1 659 5 is_stmt 1
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1183              		.loc 1 659 26 is_stmt 0
 1184 000c 23130500 		sh	zero,6(a0)
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1185              		.loc 1 660 5 is_stmt 1
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1186              		.loc 1 660 26 is_stmt 0
 1187 0010 23140500 		sh	zero,8(a0)
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1188              		.loc 1 661 5 is_stmt 1
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1189              		.loc 1 661 26 is_stmt 0
 1190 0014 23150500 		sh	zero,10(a0)
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1191              		.loc 1 662 1
 1192 0018 8280     		ret
 1193              		.cfi_endproc
 1194              	.LFE36:
 1196              		.section	.text.timer_channel_output_config,"ax",@progbits
 1197              		.align	1
 1198              		.globl	timer_channel_output_config
 1200              	timer_channel_output_config:
 1201              	.LFB37:
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1202              		.loc 1 684 1 is_stmt 1
 1203              		.cfi_startproc
 1204              	.LVL66:
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1205              		.loc 1 685 5
 1206 0000 8547     		li	a5,1
 1207 0002 6385F50C 		beq	a1,a5,.L78
 1208 0006 D9C5     		beq	a1,zero,.L79
 1209 0008 8947     		li	a5,2
 1210 000a 6387F504 		beq	a1,a5,.L80
 1211 000e 8D47     		li	a5,3
 1212 0010 6393F504 		bne	a1,a5,.L87
 782:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
 1213              		.loc 1 782 9
 782:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
 1214              		.loc 1 782 36 is_stmt 0
 1215 0014 1C51     		lw	a5,32(a0)
 1216 0016 7D77     		li	a4,-4096
 1217 0018 7D17     		addi	a4,a4,-1
 1218 001a F98F     		and	a5,a5,a4
 1219 001c 1CD1     		sw	a5,32(a0)
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
GAS LISTING /tmp/ccA0waiP.s 			page 51


 1220              		.loc 1 784 9 is_stmt 1
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1221              		.loc 1 784 50 is_stmt 0
 1222 001e 83570600 		lhu	a5,0(a2)
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1223              		.loc 1 784 36
 1224 0022 1851     		lw	a4,32(a0)
 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 1225              		.loc 1 786 36
 1226 0024 F976     		li	a3,-8192
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1227              		.loc 1 784 39
 1228 0026 B207     		slli	a5,a5,12
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1229              		.loc 1 784 36
 1230 0028 D98F     		or	a5,a5,a4
 1231 002a 1CD1     		sw	a5,32(a0)
 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 1232              		.loc 1 786 9 is_stmt 1
 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 1233              		.loc 1 786 36 is_stmt 0
 1234 002c 1851     		lw	a4,32(a0)
 1235 002e FD16     		addi	a3,a3,-1
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1236              		.loc 1 788 50
 1237 0030 83574600 		lhu	a5,4(a2)
 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 1238              		.loc 1 786 36
 1239 0034 758F     		and	a4,a4,a3
 1240 0036 18D1     		sw	a4,32(a0)
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1241              		.loc 1 788 9 is_stmt 1
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1242              		.loc 1 788 36 is_stmt 0
 1243 0038 1451     		lw	a3,32(a0)
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1244              		.loc 1 788 39
 1245 003a B207     		slli	a5,a5,12
 790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO3 bit */
 1246              		.loc 1 790 12
 1247 003c 37370140 		li	a4,1073819648
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1248              		.loc 1 788 36
 1249 0040 D58F     		or	a5,a5,a3
 1250 0042 1CD1     		sw	a5,32(a0)
 790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO3 bit */
 1251              		.loc 1 790 9 is_stmt 1
 790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO3 bit */
 1252              		.loc 1 790 12 is_stmt 0
 1253 0044 930707C0 		addi	a5,a4,-1024
 1254 0048 630AF51E 		beq	a0,a5,.L88
 1255              	.L86:
 796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1256              		.loc 1 796 9 is_stmt 1
 796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1257              		.loc 1 796 36 is_stmt 0
 1258 004c 5C4D     		lw	a5,28(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 52


 1259 004e 93F7F7CF 		andi	a5,a5,-769
 1260 0052 5CCD     		sw	a5,28(a0)
 797:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1261              		.loc 1 797 9 is_stmt 1
 801:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1262              		.loc 1 801 1 is_stmt 0
 1263 0054 8280     		ret
 1264              	.L87:
 1265 0056 8280     		ret
 1266              	.L80:
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1267              		.loc 1 751 9 is_stmt 1
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1268              		.loc 1 751 36 is_stmt 0
 1269 0058 1451     		lw	a3,32(a0)
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1270              		.loc 1 753 50
 1271 005a 03570600 		lhu	a4,0(a2)
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1272              		.loc 1 757 50
 1273 005e 83574600 		lhu	a5,4(a2)
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1274              		.loc 1 751 36
 1275 0062 93F6F6EF 		andi	a3,a3,-257
 1276 0066 14D1     		sw	a3,32(a0)
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1277              		.loc 1 753 9 is_stmt 1
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1278              		.loc 1 753 36 is_stmt 0
 1279 0068 1451     		lw	a3,32(a0)
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1280              		.loc 1 753 39
 1281 006a 2207     		slli	a4,a4,8
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1282              		.loc 1 757 39
 1283 006c A207     		slli	a5,a5,8
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1284              		.loc 1 753 36
 1285 006e 558F     		or	a4,a4,a3
 1286 0070 18D1     		sw	a4,32(a0)
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1287              		.loc 1 755 9 is_stmt 1
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1288              		.loc 1 755 36 is_stmt 0
 1289 0072 1451     		lw	a3,32(a0)
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1290              		.loc 1 759 12
 1291 0074 37370140 		li	a4,1073819648
 1292 0078 930507C0 		addi	a1,a4,-1024
 1293              	.LVL67:
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1294              		.loc 1 755 36
 1295 007c 93F6F6DF 		andi	a3,a3,-513
 1296 0080 14D1     		sw	a3,32(a0)
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1297              		.loc 1 757 9 is_stmt 1
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccA0waiP.s 			page 53


 1298              		.loc 1 757 36 is_stmt 0
 1299 0082 1451     		lw	a3,32(a0)
 1300 0084 D58F     		or	a5,a5,a3
 1301 0086 1CD1     		sw	a5,32(a0)
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1302              		.loc 1 759 9 is_stmt 1
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1303              		.loc 1 759 12 is_stmt 0
 1304 0088 6301B514 		beq	a0,a1,.L89
 1305              	.LVL68:
 1306              	.L85:
 777:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1307              		.loc 1 777 9 is_stmt 1
 777:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1308              		.loc 1 777 36 is_stmt 0
 1309 008c 5C4D     		lw	a5,28(a0)
 1310 008e F19B     		andi	a5,a5,-4
 1311 0090 5CCD     		sw	a5,28(a0)
 778:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1312              		.loc 1 778 9 is_stmt 1
 1313 0092 8280     		ret
 1314              	.LVL69:
 1315              	.L79:
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1316              		.loc 1 689 9
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1317              		.loc 1 689 36 is_stmt 0
 1318 0094 1C51     		lw	a5,32(a0)
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1319              		.loc 1 691 39
 1320 0096 83560600 		lhu	a3,0(a2)
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1321              		.loc 1 695 39
 1322 009a 03574600 		lhu	a4,4(a2)
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1323              		.loc 1 689 36
 1324 009e F99B     		andi	a5,a5,-2
 1325 00a0 1CD1     		sw	a5,32(a0)
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1326              		.loc 1 691 9 is_stmt 1
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1327              		.loc 1 691 36 is_stmt 0
 1328 00a2 03280502 		lw	a6,32(a0)
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1329              		.loc 1 697 12
 1330 00a6 B7370140 		li	a5,1073819648
 1331 00aa 938507C0 		addi	a1,a5,-1024
 1332              	.LVL70:
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1333              		.loc 1 691 36
 1334 00ae B3E60601 		or	a3,a3,a6
 1335 00b2 14D1     		sw	a3,32(a0)
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 1336              		.loc 1 693 9 is_stmt 1
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 1337              		.loc 1 693 36 is_stmt 0
 1338 00b4 1451     		lw	a3,32(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 54


 1339 00b6 F59A     		andi	a3,a3,-3
 1340 00b8 14D1     		sw	a3,32(a0)
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1341              		.loc 1 695 9 is_stmt 1
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1342              		.loc 1 695 36 is_stmt 0
 1343 00ba 1451     		lw	a3,32(a0)
 1344 00bc 558F     		or	a4,a4,a3
 1345 00be 18D1     		sw	a4,32(a0)
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1346              		.loc 1 697 9 is_stmt 1
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1347              		.loc 1 697 12 is_stmt 0
 1348 00c0 6307B50A 		beq	a0,a1,.L90
 1349              	.LVL71:
 1350              	.L83:
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1351              		.loc 1 715 9 is_stmt 1
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1352              		.loc 1 715 36 is_stmt 0
 1353 00c4 1C4D     		lw	a5,24(a0)
 1354 00c6 F19B     		andi	a5,a5,-4
 1355 00c8 1CCD     		sw	a5,24(a0)
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1356              		.loc 1 716 9 is_stmt 1
 1357 00ca 8280     		ret
 1358              	.LVL72:
 1359              	.L78:
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 1360              		.loc 1 720 9
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 1361              		.loc 1 720 36 is_stmt 0
 1362 00cc 1451     		lw	a3,32(a0)
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1363              		.loc 1 722 50
 1364 00ce 03570600 		lhu	a4,0(a2)
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1365              		.loc 1 726 50
 1366 00d2 83574600 		lhu	a5,4(a2)
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 1367              		.loc 1 720 36
 1368 00d6 BD9A     		andi	a3,a3,-17
 1369 00d8 14D1     		sw	a3,32(a0)
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1370              		.loc 1 722 9 is_stmt 1
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1371              		.loc 1 722 36 is_stmt 0
 1372 00da 1451     		lw	a3,32(a0)
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1373              		.loc 1 722 39
 1374 00dc 1207     		slli	a4,a4,4
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1375              		.loc 1 726 39
 1376 00de 9207     		slli	a5,a5,4
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1377              		.loc 1 722 36
 1378 00e0 558F     		or	a4,a4,a3
GAS LISTING /tmp/ccA0waiP.s 			page 55


 1379 00e2 18D1     		sw	a4,32(a0)
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1380              		.loc 1 724 9 is_stmt 1
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1381              		.loc 1 724 36 is_stmt 0
 1382 00e4 1451     		lw	a3,32(a0)
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NEN bit */
 1383              		.loc 1 728 12
 1384 00e6 37370140 		li	a4,1073819648
 1385 00ea 930507C0 		addi	a1,a4,-1024
 1386              	.LVL73:
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1387              		.loc 1 724 36
 1388 00ee 93F6F6FD 		andi	a3,a3,-33
 1389 00f2 14D1     		sw	a3,32(a0)
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1390              		.loc 1 726 9 is_stmt 1
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1391              		.loc 1 726 36 is_stmt 0
 1392 00f4 1451     		lw	a3,32(a0)
 1393 00f6 D58F     		or	a5,a5,a3
 1394 00f8 1CD1     		sw	a5,32(a0)
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NEN bit */
 1395              		.loc 1 728 9 is_stmt 1
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NEN bit */
 1396              		.loc 1 728 12 is_stmt 0
 1397 00fa 6307B500 		beq	a0,a1,.L91
 1398              	.LVL74:
 1399              	.L84:
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1400              		.loc 1 746 9 is_stmt 1
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1401              		.loc 1 746 36 is_stmt 0
 1402 00fe 1C4D     		lw	a5,24(a0)
 1403 0100 93F7F7CF 		andi	a5,a5,-769
 1404 0104 1CCD     		sw	a5,24(a0)
 747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1405              		.loc 1 747 9 is_stmt 1
 1406 0106 8280     		ret
 1407              	.LVL75:
 1408              	.L91:
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1409              		.loc 1 730 13
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1410              		.loc 1 730 40 is_stmt 0
 1411 0108 0C51     		lw	a1,32(a0)
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1412              		.loc 1 732 54
 1413 010a 83562600 		lhu	a3,2(a2)
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1414              		.loc 1 736 54
 1415 010e 83576600 		lhu	a5,6(a2)
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1416              		.loc 1 730 40
 1417 0112 93F5F5FB 		andi	a1,a1,-65
 1418 0116 0CD1     		sw	a1,32(a0)
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
GAS LISTING /tmp/ccA0waiP.s 			page 56


 1419              		.loc 1 732 13 is_stmt 1
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1420              		.loc 1 732 40 is_stmt 0
 1421 0118 0C51     		lw	a1,32(a0)
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1422              		.loc 1 732 43
 1423 011a 9206     		slli	a3,a3,4
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1424              		.loc 1 736 43
 1425 011c 9207     		slli	a5,a5,4
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1426              		.loc 1 732 40
 1427 011e CD8E     		or	a3,a3,a1
 1428 0120 14D1     		sw	a3,32(a0)
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 1429              		.loc 1 734 13 is_stmt 1
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 1430              		.loc 1 734 40 is_stmt 0
 1431 0122 0C51     		lw	a1,32(a0)
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1432              		.loc 1 740 52
 1433 0124 83568600 		lhu	a3,8(a2)
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 1434              		.loc 1 734 40
 1435 0128 93F5F5F7 		andi	a1,a1,-129
 1436 012c 0CD1     		sw	a1,32(a0)
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1437              		.loc 1 736 13 is_stmt 1
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1438              		.loc 1 736 40 is_stmt 0
 1439 012e 0C51     		lw	a1,32(a0)
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1440              		.loc 1 740 41
 1441 0130 8A06     		slli	a3,a3,2
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1442              		.loc 1 736 40
 1443 0132 CD8F     		or	a5,a5,a1
 1444 0134 1CD1     		sw	a5,32(a0)
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1445              		.loc 1 738 13 is_stmt 1
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1446              		.loc 1 738 38 is_stmt 0
 1447 0136 832547C0 		lw	a1,-1020(a4)
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1448              		.loc 1 744 52
 1449 013a 8357A600 		lhu	a5,10(a2)
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1450              		.loc 1 738 38
 1451 013e 93F5F5BF 		andi	a1,a1,-1025
 1452 0142 2322B7C0 		sw	a1,-1020(a4)
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1453              		.loc 1 740 13 is_stmt 1
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1454              		.loc 1 740 38 is_stmt 0
 1455 0146 032647C0 		lw	a2,-1020(a4)
 1456              	.LVL76:
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
GAS LISTING /tmp/ccA0waiP.s 			page 57


 1457              		.loc 1 744 41
 1458 014a 8A07     		slli	a5,a5,2
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1459              		.loc 1 740 38
 1460 014c D18E     		or	a3,a3,a2
 1461 014e 2322D7C0 		sw	a3,-1020(a4)
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 1462              		.loc 1 742 13 is_stmt 1
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 1463              		.loc 1 742 38 is_stmt 0
 1464 0152 832647C0 		lw	a3,-1020(a4)
 1465 0156 7D76     		li	a2,-4096
 1466 0158 1306F67F 		addi	a2,a2,2047
 1467 015c F18E     		and	a3,a3,a2
 1468 015e 2322D7C0 		sw	a3,-1020(a4)
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1469              		.loc 1 744 13 is_stmt 1
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1470              		.loc 1 744 38 is_stmt 0
 1471 0162 832647C0 		lw	a3,-1020(a4)
 1472 0166 D58F     		or	a5,a5,a3
 1473 0168 2322F7C0 		sw	a5,-1020(a4)
 1474 016c 49BF     		j	.L84
 1475              	.LVL77:
 1476              	.L90:
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1477              		.loc 1 699 13 is_stmt 1
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1478              		.loc 1 699 40 is_stmt 0
 1479 016e 1851     		lw	a4,32(a0)
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1480              		.loc 1 701 43
 1481 0170 03582600 		lhu	a6,2(a2)
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1482              		.loc 1 705 43
 1483 0174 83556600 		lhu	a1,6(a2)
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1484              		.loc 1 699 40
 1485 0178 6D9B     		andi	a4,a4,-5
 1486 017a 18D1     		sw	a4,32(a0)
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1487              		.loc 1 701 13 is_stmt 1
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1488              		.loc 1 701 40 is_stmt 0
 1489 017c 83280502 		lw	a7,32(a0)
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1490              		.loc 1 709 41
 1491 0180 83568600 		lhu	a3,8(a2)
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1492              		.loc 1 713 41
 1493 0184 0357A600 		lhu	a4,10(a2)
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1494              		.loc 1 701 40
 1495 0188 33681801 		or	a6,a6,a7
 1496 018c 23200503 		sw	a6,32(a0)
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 1497              		.loc 1 703 13 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 58


 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 1498              		.loc 1 703 40 is_stmt 0
 1499 0190 1051     		lw	a2,32(a0)
 1500              	.LVL78:
 1501 0192 5D9A     		andi	a2,a2,-9
 1502 0194 10D1     		sw	a2,32(a0)
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1503              		.loc 1 705 13 is_stmt 1
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1504              		.loc 1 705 40 is_stmt 0
 1505 0196 1051     		lw	a2,32(a0)
 1506 0198 D18D     		or	a1,a1,a2
 1507 019a 0CD1     		sw	a1,32(a0)
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 1508              		.loc 1 707 13 is_stmt 1
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 1509              		.loc 1 707 38 is_stmt 0
 1510 019c 03A647C0 		lw	a2,-1020(a5)
 1511 01a0 1376F6EF 		andi	a2,a2,-257
 1512 01a4 23A2C7C0 		sw	a2,-1020(a5)
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1513              		.loc 1 709 13 is_stmt 1
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1514              		.loc 1 709 38 is_stmt 0
 1515 01a8 03A647C0 		lw	a2,-1020(a5)
 1516 01ac D18E     		or	a3,a3,a2
 1517 01ae 23A2D7C0 		sw	a3,-1020(a5)
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 1518              		.loc 1 711 13 is_stmt 1
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 1519              		.loc 1 711 38 is_stmt 0
 1520 01b2 83A647C0 		lw	a3,-1020(a5)
 1521 01b6 93F6F6DF 		andi	a3,a3,-513
 1522 01ba 23A2D7C0 		sw	a3,-1020(a5)
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1523              		.loc 1 713 13 is_stmt 1
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1524              		.loc 1 713 38 is_stmt 0
 1525 01be 83A647C0 		lw	a3,-1020(a5)
 1526 01c2 558F     		or	a4,a4,a3
 1527 01c4 23A2E7C0 		sw	a4,-1020(a5)
 1528 01c8 F5BD     		j	.L83
 1529              	.LVL79:
 1530              	.L89:
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1531              		.loc 1 761 13 is_stmt 1
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1532              		.loc 1 761 40 is_stmt 0
 1533 01ca 0C51     		lw	a1,32(a0)
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1534              		.loc 1 763 54
 1535 01cc 83572600 		lhu	a5,2(a2)
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1536              		.loc 1 765 40
 1537 01d0 FD76     		li	a3,-4096
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1538              		.loc 1 761 40
GAS LISTING /tmp/ccA0waiP.s 			page 59


 1539 01d2 93F5F5BF 		andi	a1,a1,-1025
 1540 01d6 0CD1     		sw	a1,32(a0)
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1541              		.loc 1 763 13 is_stmt 1
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1542              		.loc 1 763 40 is_stmt 0
 1543 01d8 0C51     		lw	a1,32(a0)
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1544              		.loc 1 763 43
 1545 01da A207     		slli	a5,a5,8
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1546              		.loc 1 765 40
 1547 01dc 9388F67F 		addi	a7,a3,2047
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1548              		.loc 1 763 40
 1549 01e0 CD8F     		or	a5,a5,a1
 1550 01e2 1CD1     		sw	a5,32(a0)
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1551              		.loc 1 765 13 is_stmt 1
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1552              		.loc 1 765 40 is_stmt 0
 1553 01e4 03280502 		lw	a6,32(a0)
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1554              		.loc 1 769 38
 1555 01e8 9385F6FF 		addi	a1,a3,-1
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1556              		.loc 1 767 54
 1557 01ec 83576600 		lhu	a5,6(a2)
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1558              		.loc 1 765 40
 1559 01f0 B3761801 		and	a3,a6,a7
 1560 01f4 14D1     		sw	a3,32(a0)
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1561              		.loc 1 767 13 is_stmt 1
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1562              		.loc 1 767 40 is_stmt 0
 1563 01f6 03280502 		lw	a6,32(a0)
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1564              		.loc 1 767 43
 1565 01fa A207     		slli	a5,a5,8
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1566              		.loc 1 771 52
 1567 01fc 83568600 		lhu	a3,8(a2)
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1568              		.loc 1 767 40
 1569 0200 B3E70701 		or	a5,a5,a6
 1570 0204 1CD1     		sw	a5,32(a0)
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1571              		.loc 1 769 13 is_stmt 1
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1572              		.loc 1 769 38 is_stmt 0
 1573 0206 832747C0 		lw	a5,-1020(a4)
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1574              		.loc 1 771 41
 1575 020a 9206     		slli	a3,a3,4
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1576              		.loc 1 769 38
GAS LISTING /tmp/ccA0waiP.s 			page 60


 1577 020c FD8D     		and	a1,a5,a1
 1578 020e 2322B7C0 		sw	a1,-1020(a4)
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1579              		.loc 1 771 13 is_stmt 1
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1580              		.loc 1 771 38 is_stmt 0
 1581 0212 832547C0 		lw	a1,-1020(a4)
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1582              		.loc 1 775 52
 1583 0216 8357A600 		lhu	a5,10(a2)
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1584              		.loc 1 773 38
 1585 021a 7976     		li	a2,-8192
 1586              	.LVL80:
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1587              		.loc 1 771 38
 1588 021c CD8E     		or	a3,a3,a1
 1589 021e 2322D7C0 		sw	a3,-1020(a4)
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1590              		.loc 1 773 13 is_stmt 1
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1591              		.loc 1 773 38 is_stmt 0
 1592 0222 832647C0 		lw	a3,-1020(a4)
 1593 0226 7D16     		addi	a2,a2,-1
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1594              		.loc 1 775 41
 1595 0228 9207     		slli	a5,a5,4
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1596              		.loc 1 773 38
 1597 022a F18E     		and	a3,a3,a2
 1598 022c 2322D7C0 		sw	a3,-1020(a4)
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1599              		.loc 1 775 13 is_stmt 1
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1600              		.loc 1 775 38 is_stmt 0
 1601 0230 832647C0 		lw	a3,-1020(a4)
 1602 0234 D58F     		or	a5,a5,a3
 1603 0236 2322F7C0 		sw	a5,-1020(a4)
 1604 023a 89BD     		j	.L85
 1605              	.LVL81:
 1606              	.L88:
 792:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 1607              		.loc 1 792 13 is_stmt 1
 792:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 1608              		.loc 1 792 38 is_stmt 0
 1609 023c 832747C0 		lw	a5,-1020(a4)
 1610 0240 F176     		li	a3,-16384
 1611 0242 FD16     		addi	a3,a3,-1
 1612 0244 F58F     		and	a5,a5,a3
 1613 0246 2322F7C0 		sw	a5,-1020(a4)
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1614              		.loc 1 794 13 is_stmt 1
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1615              		.loc 1 794 52 is_stmt 0
 1616 024a 83578600 		lhu	a5,8(a2)
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1617              		.loc 1 794 38
GAS LISTING /tmp/ccA0waiP.s 			page 61


 1618 024e 832647C0 		lw	a3,-1020(a4)
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1619              		.loc 1 794 41
 1620 0252 9A07     		slli	a5,a5,6
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1621              		.loc 1 794 38
 1622 0254 D58F     		or	a5,a5,a3
 1623 0256 2322F7C0 		sw	a5,-1020(a4)
 1624 025a CDBB     		j	.L86
 1625              		.cfi_endproc
 1626              	.LFE37:
 1628              		.section	.text.timer_channel_output_mode_config,"ax",@progbits
 1629              		.align	1
 1630              		.globl	timer_channel_output_mode_config
 1632              	timer_channel_output_mode_config:
 1633              	.LFB38:
 826:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1634              		.loc 1 826 1 is_stmt 1
 1635              		.cfi_startproc
 1636              	.LVL82:
 827:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1637              		.loc 1 827 5
 1638 0000 8547     		li	a5,1
 1639 0002 6384F502 		beq	a1,a5,.L93
 1640 0006 A1C5     		beq	a1,zero,.L94
 1641 0008 8947     		li	a5,2
 1642 000a 638AF502 		beq	a1,a5,.L95
 1643 000e 8D47     		li	a5,3
 1644 0010 639CF500 		bne	a1,a5,.L98
 845:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1645              		.loc 1 845 9
 845:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1646              		.loc 1 845 36 is_stmt 0
 1647 0014 5C4D     		lw	a5,28(a0)
 1648 0016 6577     		li	a4,-28672
 1649 0018 7D17     		addi	a4,a4,-1
 1650 001a F98F     		and	a5,a5,a4
 1651 001c 5CCD     		sw	a5,28(a0)
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1652              		.loc 1 846 9 is_stmt 1
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1653              		.loc 1 846 36 is_stmt 0
 1654 001e 5C4D     		lw	a5,28(a0)
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1655              		.loc 1 846 39
 1656 0020 2206     		slli	a2,a2,8
 1657              	.LVL83:
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1658              		.loc 1 846 36
 1659 0022 5D8E     		or	a2,a2,a5
 1660 0024 50CD     		sw	a2,28(a0)
 847:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1661              		.loc 1 847 9 is_stmt 1
 851:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1662              		.loc 1 851 1 is_stmt 0
 1663 0026 8280     		ret
 1664              	.LVL84:
GAS LISTING /tmp/ccA0waiP.s 			page 62


 1665              	.L98:
 1666 0028 8280     		ret
 1667              	.L93:
 835:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1668              		.loc 1 835 9 is_stmt 1
 835:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1669              		.loc 1 835 36 is_stmt 0
 1670 002a 1C4D     		lw	a5,24(a0)
 1671 002c 6577     		li	a4,-28672
 1672 002e 7D17     		addi	a4,a4,-1
 1673 0030 F98F     		and	a5,a5,a4
 1674 0032 1CCD     		sw	a5,24(a0)
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1675              		.loc 1 836 9 is_stmt 1
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1676              		.loc 1 836 36 is_stmt 0
 1677 0034 1C4D     		lw	a5,24(a0)
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1678              		.loc 1 836 39
 1679 0036 2206     		slli	a2,a2,8
 1680              	.LVL85:
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1681              		.loc 1 836 36
 1682 0038 5D8E     		or	a2,a2,a5
 1683 003a 10CD     		sw	a2,24(a0)
 837:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1684              		.loc 1 837 9 is_stmt 1
 1685 003c 8280     		ret
 1686              	.LVL86:
 1687              	.L95:
 840:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1688              		.loc 1 840 9
 840:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1689              		.loc 1 840 36 is_stmt 0
 1690 003e 5C4D     		lw	a5,28(a0)
 1691 0040 93F7F7F8 		andi	a5,a5,-113
 1692 0044 5CCD     		sw	a5,28(a0)
 841:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1693              		.loc 1 841 9 is_stmt 1
 841:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1694              		.loc 1 841 36 is_stmt 0
 1695 0046 5C4D     		lw	a5,28(a0)
 1696 0048 5D8E     		or	a2,a2,a5
 1697              	.LVL87:
 1698 004a 50CD     		sw	a2,28(a0)
 842:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1699              		.loc 1 842 9 is_stmt 1
 1700 004c 8280     		ret
 1701              	.LVL88:
 1702              	.L94:
 830:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1703              		.loc 1 830 9
 830:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1704              		.loc 1 830 36 is_stmt 0
 1705 004e 1C4D     		lw	a5,24(a0)
 1706 0050 93F7F7F8 		andi	a5,a5,-113
 1707 0054 1CCD     		sw	a5,24(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 63


 831:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1708              		.loc 1 831 9 is_stmt 1
 831:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1709              		.loc 1 831 36 is_stmt 0
 1710 0056 1C4D     		lw	a5,24(a0)
 1711 0058 5D8E     		or	a2,a2,a5
 1712              	.LVL89:
 1713 005a 10CD     		sw	a2,24(a0)
 832:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1714              		.loc 1 832 9 is_stmt 1
 1715 005c 8280     		ret
 1716              		.cfi_endproc
 1717              	.LFE38:
 1719              		.section	.text.timer_channel_output_pulse_value_config,"ax",@progbits
 1720              		.align	1
 1721              		.globl	timer_channel_output_pulse_value_config
 1723              	timer_channel_output_pulse_value_config:
 1724              	.LFB39:
 867:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1725              		.loc 1 867 1
 1726              		.cfi_startproc
 1727              	.LVL90:
 868:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1728              		.loc 1 868 5
 1729 0000 8547     		li	a5,1
 1730 0002 638CF500 		beq	a1,a5,.L100
 1731 0006 91CD     		beq	a1,zero,.L101
 1732 0008 8947     		li	a5,2
 1733 000a 638AF500 		beq	a1,a5,.L102
 1734 000e 8D47     		li	a5,3
 1735 0010 6394F500 		bne	a1,a5,.L105
 883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1736              		.loc 1 883 10
 883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1737              		.loc 1 883 36 is_stmt 0
 1738 0014 30C1     		sw	a2,64(a0)
 884:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1739              		.loc 1 884 9 is_stmt 1
 888:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1740              		.loc 1 888 1 is_stmt 0
 1741 0016 8280     		ret
 1742              	.L105:
 1743 0018 8280     		ret
 1744              	.L100:
 875:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1745              		.loc 1 875 9 is_stmt 1
 875:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1746              		.loc 1 875 35 is_stmt 0
 1747 001a 10DD     		sw	a2,56(a0)
 876:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1748              		.loc 1 876 9 is_stmt 1
 1749 001c 8280     		ret
 1750              	.L102:
 879:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1751              		.loc 1 879 9
 879:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1752              		.loc 1 879 35 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 64


 1753 001e 50DD     		sw	a2,60(a0)
 880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1754              		.loc 1 880 9 is_stmt 1
 1755 0020 8280     		ret
 1756              	.L101:
 871:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1757              		.loc 1 871 9
 871:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1758              		.loc 1 871 35 is_stmt 0
 1759 0022 50D9     		sw	a2,52(a0)
 872:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1760              		.loc 1 872 9 is_stmt 1
 1761 0024 8280     		ret
 1762              		.cfi_endproc
 1763              	.LFE39:
 1765              		.section	.text.timer_channel_output_shadow_config,"ax",@progbits
 1766              		.align	1
 1767              		.globl	timer_channel_output_shadow_config
 1769              	timer_channel_output_shadow_config:
 1770              	.LFB40:
 907:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1771              		.loc 1 907 1
 1772              		.cfi_startproc
 1773              	.LVL91:
 908:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1774              		.loc 1 908 5
 1775 0000 8547     		li	a5,1
 1776 0002 6385F502 		beq	a1,a5,.L107
 1777 0006 A9C5     		beq	a1,zero,.L108
 1778 0008 8947     		li	a5,2
 1779 000a 638CF502 		beq	a1,a5,.L109
 1780 000e 8D47     		li	a5,3
 1781 0010 639DF500 		bne	a1,a5,.L112
 926:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1782              		.loc 1 926 9
 926:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1783              		.loc 1 926 36 is_stmt 0
 1784 0014 5C4D     		lw	a5,28(a0)
 1785 0016 7D77     		li	a4,-4096
 1786 0018 1307F77F 		addi	a4,a4,2047
 1787 001c F98F     		and	a5,a5,a4
 1788 001e 5CCD     		sw	a5,28(a0)
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1789              		.loc 1 927 9 is_stmt 1
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1790              		.loc 1 927 36 is_stmt 0
 1791 0020 5C4D     		lw	a5,28(a0)
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1792              		.loc 1 927 39
 1793 0022 2206     		slli	a2,a2,8
 1794              	.LVL92:
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1795              		.loc 1 927 36
 1796 0024 5D8E     		or	a2,a2,a5
 1797 0026 50CD     		sw	a2,28(a0)
 928:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1798              		.loc 1 928 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 65


 932:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1799              		.loc 1 932 1 is_stmt 0
 1800 0028 8280     		ret
 1801              	.LVL93:
 1802              	.L112:
 1803 002a 8280     		ret
 1804              	.L107:
 916:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1805              		.loc 1 916 9 is_stmt 1
 916:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1806              		.loc 1 916 36 is_stmt 0
 1807 002c 1C4D     		lw	a5,24(a0)
 1808 002e 7D77     		li	a4,-4096
 1809 0030 1307F77F 		addi	a4,a4,2047
 1810 0034 F98F     		and	a5,a5,a4
 1811 0036 1CCD     		sw	a5,24(a0)
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1812              		.loc 1 917 9 is_stmt 1
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1813              		.loc 1 917 36 is_stmt 0
 1814 0038 1C4D     		lw	a5,24(a0)
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1815              		.loc 1 917 39
 1816 003a 2206     		slli	a2,a2,8
 1817              	.LVL94:
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1818              		.loc 1 917 36
 1819 003c 5D8E     		or	a2,a2,a5
 1820 003e 10CD     		sw	a2,24(a0)
 918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1821              		.loc 1 918 9 is_stmt 1
 1822 0040 8280     		ret
 1823              	.LVL95:
 1824              	.L109:
 921:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1825              		.loc 1 921 9
 921:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1826              		.loc 1 921 36 is_stmt 0
 1827 0042 5C4D     		lw	a5,28(a0)
 1828 0044 DD9B     		andi	a5,a5,-9
 1829 0046 5CCD     		sw	a5,28(a0)
 922:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1830              		.loc 1 922 9 is_stmt 1
 922:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1831              		.loc 1 922 36 is_stmt 0
 1832 0048 5C4D     		lw	a5,28(a0)
 1833 004a 5D8E     		or	a2,a2,a5
 1834              	.LVL96:
 1835 004c 50CD     		sw	a2,28(a0)
 923:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1836              		.loc 1 923 9 is_stmt 1
 1837 004e 8280     		ret
 1838              	.LVL97:
 1839              	.L108:
 911:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1840              		.loc 1 911 9
 911:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
GAS LISTING /tmp/ccA0waiP.s 			page 66


 1841              		.loc 1 911 36 is_stmt 0
 1842 0050 1C4D     		lw	a5,24(a0)
 1843 0052 DD9B     		andi	a5,a5,-9
 1844 0054 1CCD     		sw	a5,24(a0)
 912:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1845              		.loc 1 912 9 is_stmt 1
 912:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1846              		.loc 1 912 36 is_stmt 0
 1847 0056 1C4D     		lw	a5,24(a0)
 1848 0058 5D8E     		or	a2,a2,a5
 1849              	.LVL98:
 1850 005a 10CD     		sw	a2,24(a0)
 913:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1851              		.loc 1 913 9 is_stmt 1
 1852 005c 8280     		ret
 1853              		.cfi_endproc
 1854              	.LFE40:
 1856              		.section	.text.timer_channel_output_fast_config,"ax",@progbits
 1857              		.align	1
 1858              		.globl	timer_channel_output_fast_config
 1860              	timer_channel_output_fast_config:
 1861              	.LFB41:
 951:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1862              		.loc 1 951 1
 1863              		.cfi_startproc
 1864              	.LVL99:
 952:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1865              		.loc 1 952 5
 1866 0000 8547     		li	a5,1
 1867 0002 6383F502 		beq	a1,a5,.L114
 1868 0006 A9C1     		beq	a1,zero,.L115
 1869 0008 8947     		li	a5,2
 1870 000a 6388F502 		beq	a1,a5,.L116
 1871 000e 8D47     		li	a5,3
 1872 0010 639BF500 		bne	a1,a5,.L119
 970:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1873              		.loc 1 970 9
 970:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1874              		.loc 1 970 36 is_stmt 0
 1875 0014 5C4D     		lw	a5,28(a0)
 971:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1876              		.loc 1 971 39
 1877 0016 2206     		slli	a2,a2,8
 1878              	.LVL100:
 970:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1879              		.loc 1 970 36
 1880 0018 93F7F7BF 		andi	a5,a5,-1025
 1881 001c 5CCD     		sw	a5,28(a0)
 971:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1882              		.loc 1 971 9 is_stmt 1
 971:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1883              		.loc 1 971 36 is_stmt 0
 1884 001e 5C4D     		lw	a5,28(a0)
 1885 0020 5D8E     		or	a2,a2,a5
 1886 0022 50CD     		sw	a2,28(a0)
 972:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1887              		.loc 1 972 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 67


 976:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1888              		.loc 1 976 1 is_stmt 0
 1889 0024 8280     		ret
 1890              	.LVL101:
 1891              	.L119:
 1892 0026 8280     		ret
 1893              	.L114:
 960:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1894              		.loc 1 960 9 is_stmt 1
 960:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1895              		.loc 1 960 36 is_stmt 0
 1896 0028 1C4D     		lw	a5,24(a0)
 961:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1897              		.loc 1 961 39
 1898 002a 2206     		slli	a2,a2,8
 1899              	.LVL102:
 960:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1900              		.loc 1 960 36
 1901 002c 93F7F7BF 		andi	a5,a5,-1025
 1902 0030 1CCD     		sw	a5,24(a0)
 961:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1903              		.loc 1 961 9 is_stmt 1
 961:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1904              		.loc 1 961 36 is_stmt 0
 1905 0032 1C4D     		lw	a5,24(a0)
 1906 0034 5D8E     		or	a2,a2,a5
 1907 0036 10CD     		sw	a2,24(a0)
 962:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1908              		.loc 1 962 9 is_stmt 1
 1909 0038 8280     		ret
 1910              	.LVL103:
 1911              	.L116:
 965:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1912              		.loc 1 965 9
 965:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1913              		.loc 1 965 36 is_stmt 0
 1914 003a 5C4D     		lw	a5,28(a0)
 1915 003c ED9B     		andi	a5,a5,-5
 1916 003e 5CCD     		sw	a5,28(a0)
 966:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1917              		.loc 1 966 9 is_stmt 1
 966:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1918              		.loc 1 966 36 is_stmt 0
 1919 0040 5C4D     		lw	a5,28(a0)
 1920 0042 5D8E     		or	a2,a2,a5
 1921              	.LVL104:
 1922 0044 50CD     		sw	a2,28(a0)
 967:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1923              		.loc 1 967 9 is_stmt 1
 1924 0046 8280     		ret
 1925              	.LVL105:
 1926              	.L115:
 955:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1927              		.loc 1 955 9
 955:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1928              		.loc 1 955 36 is_stmt 0
 1929 0048 1C4D     		lw	a5,24(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 68


 1930 004a ED9B     		andi	a5,a5,-5
 1931 004c 1CCD     		sw	a5,24(a0)
 956:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1932              		.loc 1 956 9 is_stmt 1
 956:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1933              		.loc 1 956 36 is_stmt 0
 1934 004e 1C4D     		lw	a5,24(a0)
 1935 0050 5D8E     		or	a2,a2,a5
 1936              	.LVL106:
 1937 0052 10CD     		sw	a2,24(a0)
 957:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1938              		.loc 1 957 9 is_stmt 1
 1939 0054 8280     		ret
 1940              		.cfi_endproc
 1941              	.LFE41:
 1943              		.section	.text.timer_channel_output_clear_config,"ax",@progbits
 1944              		.align	1
 1945              		.globl	timer_channel_output_clear_config
 1947              	timer_channel_output_clear_config:
 1948              	.LFB42:
 995:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1949              		.loc 1 995 1
 1950              		.cfi_startproc
 1951              	.LVL107:
 996:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1952              		.loc 1 996 5
 1953 0000 8547     		li	a5,1
 1954 0002 6384F502 		beq	a1,a5,.L121
 1955 0006 A1C5     		beq	a1,zero,.L122
 1956 0008 8947     		li	a5,2
 1957 000a 638AF502 		beq	a1,a5,.L123
 1958 000e 8D47     		li	a5,3
 1959 0010 639CF500 		bne	a1,a5,.L126
1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1960              		.loc 1 1014 9
1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1961              		.loc 1 1014 36 is_stmt 0
 1962 0014 5C4D     		lw	a5,28(a0)
 1963 0016 6177     		li	a4,-32768
 1964 0018 7D17     		addi	a4,a4,-1
 1965 001a F98F     		and	a5,a5,a4
 1966 001c 5CCD     		sw	a5,28(a0)
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1967              		.loc 1 1015 9 is_stmt 1
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1968              		.loc 1 1015 36 is_stmt 0
 1969 001e 5C4D     		lw	a5,28(a0)
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1970              		.loc 1 1015 39
 1971 0020 2206     		slli	a2,a2,8
 1972              	.LVL108:
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1973              		.loc 1 1015 36
 1974 0022 5D8E     		or	a2,a2,a5
 1975 0024 50CD     		sw	a2,28(a0)
1016:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 1976              		.loc 1 1016 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 69


1020:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1977              		.loc 1 1020 1 is_stmt 0
 1978 0026 8280     		ret
 1979              	.LVL109:
 1980              	.L126:
 1981 0028 8280     		ret
 1982              	.L121:
1004:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1983              		.loc 1 1004 9 is_stmt 1
1004:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1984              		.loc 1 1004 36 is_stmt 0
 1985 002a 1C4D     		lw	a5,24(a0)
 1986 002c 6177     		li	a4,-32768
 1987 002e 7D17     		addi	a4,a4,-1
 1988 0030 F98F     		and	a5,a5,a4
 1989 0032 1CCD     		sw	a5,24(a0)
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1990              		.loc 1 1005 9 is_stmt 1
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1991              		.loc 1 1005 36 is_stmt 0
 1992 0034 1C4D     		lw	a5,24(a0)
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1993              		.loc 1 1005 39
 1994 0036 2206     		slli	a2,a2,8
 1995              	.LVL110:
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1996              		.loc 1 1005 36
 1997 0038 5D8E     		or	a2,a2,a5
 1998 003a 10CD     		sw	a2,24(a0)
1006:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 1999              		.loc 1 1006 9 is_stmt 1
 2000 003c 8280     		ret
 2001              	.LVL111:
 2002              	.L123:
1009:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2003              		.loc 1 1009 9
1009:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2004              		.loc 1 1009 36 is_stmt 0
 2005 003e 5C4D     		lw	a5,28(a0)
 2006 0040 93F7F7F7 		andi	a5,a5,-129
 2007 0044 5CCD     		sw	a5,28(a0)
1010:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2008              		.loc 1 1010 9 is_stmt 1
1010:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2009              		.loc 1 1010 36 is_stmt 0
 2010 0046 5C4D     		lw	a5,28(a0)
 2011 0048 5D8E     		or	a2,a2,a5
 2012              	.LVL112:
 2013 004a 50CD     		sw	a2,28(a0)
1011:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2014              		.loc 1 1011 9 is_stmt 1
 2015 004c 8280     		ret
 2016              	.LVL113:
 2017              	.L122:
 999:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2018              		.loc 1 999 9
 999:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
GAS LISTING /tmp/ccA0waiP.s 			page 70


 2019              		.loc 1 999 36 is_stmt 0
 2020 004e 1C4D     		lw	a5,24(a0)
 2021 0050 93F7F7F7 		andi	a5,a5,-129
 2022 0054 1CCD     		sw	a5,24(a0)
1000:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2023              		.loc 1 1000 9 is_stmt 1
1000:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2024              		.loc 1 1000 36 is_stmt 0
 2025 0056 1C4D     		lw	a5,24(a0)
 2026 0058 5D8E     		or	a2,a2,a5
 2027              	.LVL114:
 2028 005a 10CD     		sw	a2,24(a0)
1001:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2029              		.loc 1 1001 9 is_stmt 1
 2030 005c 8280     		ret
 2031              		.cfi_endproc
 2032              	.LFE42:
 2034              		.section	.text.timer_channel_output_polarity_config,"ax",@progbits
 2035              		.align	1
 2036              		.globl	timer_channel_output_polarity_config
 2038              	timer_channel_output_polarity_config:
 2039              	.LFB43:
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2040              		.loc 1 1039 1
 2041              		.cfi_startproc
 2042              	.LVL115:
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2043              		.loc 1 1040 5
 2044 0000 8547     		li	a5,1
 2045 0002 6384F502 		beq	a1,a5,.L128
 2046 0006 A1C5     		beq	a1,zero,.L129
 2047 0008 8947     		li	a5,2
 2048 000a 6389F502 		beq	a1,a5,.L130
 2049 000e 8D47     		li	a5,3
 2050 0010 639CF500 		bne	a1,a5,.L133
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2051              		.loc 1 1058 9
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2052              		.loc 1 1058 36 is_stmt 0
 2053 0014 1C51     		lw	a5,32(a0)
 2054 0016 7977     		li	a4,-8192
 2055 0018 7D17     		addi	a4,a4,-1
 2056 001a F98F     		and	a5,a5,a4
 2057 001c 1CD1     		sw	a5,32(a0)
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2058              		.loc 1 1059 9 is_stmt 1
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2059              		.loc 1 1059 36 is_stmt 0
 2060 001e 1C51     		lw	a5,32(a0)
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2061              		.loc 1 1059 39
 2062 0020 3206     		slli	a2,a2,12
 2063              	.LVL116:
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2064              		.loc 1 1059 36
 2065 0022 5D8E     		or	a2,a2,a5
 2066 0024 10D1     		sw	a2,32(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 71


1060:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2067              		.loc 1 1060 9 is_stmt 1
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2068              		.loc 1 1064 1 is_stmt 0
 2069 0026 8280     		ret
 2070              	.LVL117:
 2071              	.L133:
 2072 0028 8280     		ret
 2073              	.L128:
1048:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2074              		.loc 1 1048 9 is_stmt 1
1048:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2075              		.loc 1 1048 36 is_stmt 0
 2076 002a 1C51     		lw	a5,32(a0)
1049:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2077              		.loc 1 1049 39
 2078 002c 1206     		slli	a2,a2,4
 2079              	.LVL118:
1048:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2080              		.loc 1 1048 36
 2081 002e 93F7F7FD 		andi	a5,a5,-33
 2082 0032 1CD1     		sw	a5,32(a0)
1049:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2083              		.loc 1 1049 9 is_stmt 1
1049:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2084              		.loc 1 1049 36 is_stmt 0
 2085 0034 1C51     		lw	a5,32(a0)
 2086 0036 5D8E     		or	a2,a2,a5
 2087 0038 10D1     		sw	a2,32(a0)
1050:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2088              		.loc 1 1050 9 is_stmt 1
 2089 003a 8280     		ret
 2090              	.LVL119:
 2091              	.L130:
1053:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2092              		.loc 1 1053 9
1053:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2093              		.loc 1 1053 36 is_stmt 0
 2094 003c 1C51     		lw	a5,32(a0)
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2095              		.loc 1 1054 39
 2096 003e 2206     		slli	a2,a2,8
 2097              	.LVL120:
1053:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2098              		.loc 1 1053 36
 2099 0040 93F7F7DF 		andi	a5,a5,-513
 2100 0044 1CD1     		sw	a5,32(a0)
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2101              		.loc 1 1054 9 is_stmt 1
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2102              		.loc 1 1054 36 is_stmt 0
 2103 0046 1C51     		lw	a5,32(a0)
 2104 0048 5D8E     		or	a2,a2,a5
 2105 004a 10D1     		sw	a2,32(a0)
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2106              		.loc 1 1055 9 is_stmt 1
 2107 004c 8280     		ret
GAS LISTING /tmp/ccA0waiP.s 			page 72


 2108              	.LVL121:
 2109              	.L129:
1043:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2110              		.loc 1 1043 9
1043:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2111              		.loc 1 1043 36 is_stmt 0
 2112 004e 1C51     		lw	a5,32(a0)
 2113 0050 F59B     		andi	a5,a5,-3
 2114 0052 1CD1     		sw	a5,32(a0)
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2115              		.loc 1 1044 9 is_stmt 1
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2116              		.loc 1 1044 36 is_stmt 0
 2117 0054 1C51     		lw	a5,32(a0)
 2118 0056 5D8E     		or	a2,a2,a5
 2119              	.LVL122:
 2120 0058 10D1     		sw	a2,32(a0)
1045:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2121              		.loc 1 1045 9 is_stmt 1
 2122 005a 8280     		ret
 2123              		.cfi_endproc
 2124              	.LFE43:
 2126              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",@progbits
 2127              		.align	1
 2128              		.globl	timer_channel_complementary_output_polarity_config
 2130              	timer_channel_complementary_output_polarity_config:
 2131              	.LFB44:
1082:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2132              		.loc 1 1082 1
 2133              		.cfi_startproc
 2134              	.LVL123:
1083:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2135              		.loc 1 1083 5
 2136 0000 8547     		li	a5,1
 2137 0002 6382F502 		beq	a1,a5,.L135
 2138 0006 8DC9     		beq	a1,zero,.L136
 2139 0008 8947     		li	a5,2
 2140 000a 639DF500 		bne	a1,a5,.L139
1096:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2141              		.loc 1 1096 9
1096:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2142              		.loc 1 1096 36 is_stmt 0
 2143 000e 1C51     		lw	a5,32(a0)
 2144 0010 7D77     		li	a4,-4096
 2145 0012 1307F77F 		addi	a4,a4,2047
 2146 0016 F98F     		and	a5,a5,a4
 2147 0018 1CD1     		sw	a5,32(a0)
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2148              		.loc 1 1097 9 is_stmt 1
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2149              		.loc 1 1097 36 is_stmt 0
 2150 001a 1C51     		lw	a5,32(a0)
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2151              		.loc 1 1097 39
 2152 001c 2206     		slli	a2,a2,8
 2153              	.LVL124:
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccA0waiP.s 			page 73


 2154              		.loc 1 1097 36
 2155 001e 5D8E     		or	a2,a2,a5
 2156 0020 10D1     		sw	a2,32(a0)
1098:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2157              		.loc 1 1098 9 is_stmt 1
1102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2158              		.loc 1 1102 1 is_stmt 0
 2159 0022 8280     		ret
 2160              	.LVL125:
 2161              	.L139:
 2162 0024 8280     		ret
 2163              	.L135:
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2164              		.loc 1 1091 9 is_stmt 1
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2165              		.loc 1 1091 36 is_stmt 0
 2166 0026 1C51     		lw	a5,32(a0)
1092:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2167              		.loc 1 1092 39
 2168 0028 1206     		slli	a2,a2,4
 2169              	.LVL126:
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2170              		.loc 1 1091 36
 2171 002a 93F7F7F7 		andi	a5,a5,-129
 2172 002e 1CD1     		sw	a5,32(a0)
1092:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2173              		.loc 1 1092 9 is_stmt 1
1092:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2174              		.loc 1 1092 36 is_stmt 0
 2175 0030 1C51     		lw	a5,32(a0)
 2176 0032 5D8E     		or	a2,a2,a5
 2177 0034 10D1     		sw	a2,32(a0)
1093:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2178              		.loc 1 1093 9 is_stmt 1
 2179 0036 8280     		ret
 2180              	.LVL127:
 2181              	.L136:
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2182              		.loc 1 1086 9
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2183              		.loc 1 1086 36 is_stmt 0
 2184 0038 1C51     		lw	a5,32(a0)
 2185 003a DD9B     		andi	a5,a5,-9
 2186 003c 1CD1     		sw	a5,32(a0)
1087:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2187              		.loc 1 1087 9 is_stmt 1
1087:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2188              		.loc 1 1087 36 is_stmt 0
 2189 003e 1C51     		lw	a5,32(a0)
 2190 0040 5D8E     		or	a2,a2,a5
 2191              	.LVL128:
 2192 0042 10D1     		sw	a2,32(a0)
1088:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2193              		.loc 1 1088 9 is_stmt 1
 2194 0044 8280     		ret
 2195              		.cfi_endproc
 2196              	.LFE44:
GAS LISTING /tmp/ccA0waiP.s 			page 74


 2198              		.section	.text.timer_channel_output_state_config,"ax",@progbits
 2199              		.align	1
 2200              		.globl	timer_channel_output_state_config
 2202              	timer_channel_output_state_config:
 2203              	.LFB45:
1121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2204              		.loc 1 1121 1
 2205              		.cfi_startproc
 2206              	.LVL129:
1122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2207              		.loc 1 1122 5
 2208 0000 8547     		li	a5,1
 2209 0002 6384F502 		beq	a1,a5,.L141
 2210 0006 B9C1     		beq	a1,zero,.L142
 2211 0008 8947     		li	a5,2
 2212 000a 6388F502 		beq	a1,a5,.L143
 2213 000e 8D47     		li	a5,3
 2214 0010 639CF500 		bne	a1,a5,.L146
1140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2215              		.loc 1 1140 9
1140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2216              		.loc 1 1140 36 is_stmt 0
 2217 0014 1C51     		lw	a5,32(a0)
 2218 0016 7D77     		li	a4,-4096
 2219 0018 7D17     		addi	a4,a4,-1
 2220 001a F98F     		and	a5,a5,a4
 2221 001c 1CD1     		sw	a5,32(a0)
1141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2222              		.loc 1 1141 9 is_stmt 1
1141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2223              		.loc 1 1141 36 is_stmt 0
 2224 001e 1C51     		lw	a5,32(a0)
1141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2225              		.loc 1 1141 39
 2226 0020 3206     		slli	a2,a2,12
 2227              	.LVL130:
1141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2228              		.loc 1 1141 36
 2229 0022 5D8E     		or	a2,a2,a5
 2230 0024 10D1     		sw	a2,32(a0)
1142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2231              		.loc 1 1142 9 is_stmt 1
1146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2232              		.loc 1 1146 1 is_stmt 0
 2233 0026 8280     		ret
 2234              	.LVL131:
 2235              	.L146:
 2236 0028 8280     		ret
 2237              	.L141:
1130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2238              		.loc 1 1130 9 is_stmt 1
1130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2239              		.loc 1 1130 36 is_stmt 0
 2240 002a 1C51     		lw	a5,32(a0)
1131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2241              		.loc 1 1131 39
 2242 002c 1206     		slli	a2,a2,4
GAS LISTING /tmp/ccA0waiP.s 			page 75


 2243              	.LVL132:
1130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2244              		.loc 1 1130 36
 2245 002e BD9B     		andi	a5,a5,-17
 2246 0030 1CD1     		sw	a5,32(a0)
1131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2247              		.loc 1 1131 9 is_stmt 1
1131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2248              		.loc 1 1131 36 is_stmt 0
 2249 0032 1C51     		lw	a5,32(a0)
 2250 0034 5D8E     		or	a2,a2,a5
 2251 0036 10D1     		sw	a2,32(a0)
1132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2252              		.loc 1 1132 9 is_stmt 1
 2253 0038 8280     		ret
 2254              	.LVL133:
 2255              	.L143:
1135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2256              		.loc 1 1135 9
1135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2257              		.loc 1 1135 36 is_stmt 0
 2258 003a 1C51     		lw	a5,32(a0)
1136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2259              		.loc 1 1136 39
 2260 003c 2206     		slli	a2,a2,8
 2261              	.LVL134:
1135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2262              		.loc 1 1135 36
 2263 003e 93F7F7EF 		andi	a5,a5,-257
 2264 0042 1CD1     		sw	a5,32(a0)
1136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2265              		.loc 1 1136 9 is_stmt 1
1136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2266              		.loc 1 1136 36 is_stmt 0
 2267 0044 1C51     		lw	a5,32(a0)
 2268 0046 5D8E     		or	a2,a2,a5
 2269 0048 10D1     		sw	a2,32(a0)
1137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2270              		.loc 1 1137 9 is_stmt 1
 2271 004a 8280     		ret
 2272              	.LVL135:
 2273              	.L142:
1125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2274              		.loc 1 1125 9
1125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2275              		.loc 1 1125 36 is_stmt 0
 2276 004c 1C51     		lw	a5,32(a0)
 2277 004e F99B     		andi	a5,a5,-2
 2278 0050 1CD1     		sw	a5,32(a0)
1126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2279              		.loc 1 1126 9 is_stmt 1
1126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2280              		.loc 1 1126 36 is_stmt 0
 2281 0052 1C51     		lw	a5,32(a0)
 2282 0054 5D8E     		or	a2,a5,a2
 2283              	.LVL136:
 2284 0056 10D1     		sw	a2,32(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 76


1127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2285              		.loc 1 1127 9 is_stmt 1
 2286 0058 8280     		ret
 2287              		.cfi_endproc
 2288              	.LFE45:
 2290              		.section	.text.timer_channel_complementary_output_state_config,"ax",@progbits
 2291              		.align	1
 2292              		.globl	timer_channel_complementary_output_state_config
 2294              	timer_channel_complementary_output_state_config:
 2295              	.LFB46:
1164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2296              		.loc 1 1164 1
 2297              		.cfi_startproc
 2298              	.LVL137:
1165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2299              		.loc 1 1165 5
 2300 0000 8547     		li	a5,1
 2301 0002 6380F502 		beq	a1,a5,.L148
 2302 0006 9DC5     		beq	a1,zero,.L149
 2303 0008 8947     		li	a5,2
 2304 000a 639BF500 		bne	a1,a5,.L152
1178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2305              		.loc 1 1178 9
1178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2306              		.loc 1 1178 36 is_stmt 0
 2307 000e 1C51     		lw	a5,32(a0)
1179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2308              		.loc 1 1179 39
 2309 0010 2206     		slli	a2,a2,8
 2310              	.LVL138:
1178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2311              		.loc 1 1178 36
 2312 0012 93F7F7BF 		andi	a5,a5,-1025
 2313 0016 1CD1     		sw	a5,32(a0)
1179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2314              		.loc 1 1179 9 is_stmt 1
1179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2315              		.loc 1 1179 36 is_stmt 0
 2316 0018 1C51     		lw	a5,32(a0)
 2317 001a 5D8E     		or	a2,a2,a5
 2318 001c 10D1     		sw	a2,32(a0)
1180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2319              		.loc 1 1180 9 is_stmt 1
1184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2320              		.loc 1 1184 1 is_stmt 0
 2321 001e 8280     		ret
 2322              	.LVL139:
 2323              	.L152:
 2324 0020 8280     		ret
 2325              	.L148:
1173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2326              		.loc 1 1173 9 is_stmt 1
1173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2327              		.loc 1 1173 36 is_stmt 0
 2328 0022 1C51     		lw	a5,32(a0)
1174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2329              		.loc 1 1174 39
GAS LISTING /tmp/ccA0waiP.s 			page 77


 2330 0024 1206     		slli	a2,a2,4
 2331              	.LVL140:
1173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2332              		.loc 1 1173 36
 2333 0026 93F7F7FB 		andi	a5,a5,-65
 2334 002a 1CD1     		sw	a5,32(a0)
1174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2335              		.loc 1 1174 9 is_stmt 1
1174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2336              		.loc 1 1174 36 is_stmt 0
 2337 002c 1C51     		lw	a5,32(a0)
 2338 002e 5D8E     		or	a2,a2,a5
 2339 0030 10D1     		sw	a2,32(a0)
1175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2340              		.loc 1 1175 9 is_stmt 1
 2341 0032 8280     		ret
 2342              	.LVL141:
 2343              	.L149:
1168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2344              		.loc 1 1168 9
1168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2345              		.loc 1 1168 36 is_stmt 0
 2346 0034 1C51     		lw	a5,32(a0)
 2347 0036 ED9B     		andi	a5,a5,-5
 2348 0038 1CD1     		sw	a5,32(a0)
1169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2349              		.loc 1 1169 9 is_stmt 1
1169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2350              		.loc 1 1169 36 is_stmt 0
 2351 003a 1C51     		lw	a5,32(a0)
 2352 003c 5D8E     		or	a2,a2,a5
 2353              	.LVL142:
 2354 003e 10D1     		sw	a2,32(a0)
1170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2355              		.loc 1 1170 9 is_stmt 1
 2356 0040 8280     		ret
 2357              		.cfi_endproc
 2358              	.LFE46:
 2360              		.section	.text.timer_channel_input_struct_para_init,"ax",@progbits
 2361              		.align	1
 2362              		.globl	timer_channel_input_struct_para_init
 2364              	timer_channel_input_struct_para_init:
 2365              	.LFB47:
1193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel input parameter struct member with the default value */
 2366              		.loc 1 1193 1
 2367              		.cfi_startproc
 2368              	.LVL143:
1195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2369              		.loc 1 1195 5
1196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2370              		.loc 1 1196 25 is_stmt 0
 2371 0000 8547     		li	a5,1
1195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2372              		.loc 1 1195 25
 2373 0002 23100500 		sh	zero,0(a0)
1196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2374              		.loc 1 1196 5 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 78


1196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2375              		.loc 1 1196 25 is_stmt 0
 2376 0006 2311F500 		sh	a5,2(a0)
1197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icfilter    = 0U;
 2377              		.loc 1 1197 5 is_stmt 1
1197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icfilter    = 0U;
 2378              		.loc 1 1197 25 is_stmt 0
 2379 000a 23120500 		sh	zero,4(a0)
1198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2380              		.loc 1 1198 5 is_stmt 1
1198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2381              		.loc 1 1198 25 is_stmt 0
 2382 000e 23130500 		sh	zero,6(a0)
1199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2383              		.loc 1 1199 1
 2384 0012 8280     		ret
 2385              		.cfi_endproc
 2386              	.LFE47:
 2388              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",@progbits
 2389              		.align	1
 2390              		.globl	timer_channel_input_capture_prescaler_config
 2392              	timer_channel_input_capture_prescaler_config:
 2393              	.LFB49:
1327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2394              		.loc 1 1327 1 is_stmt 1
 2395              		.cfi_startproc
 2396              	.LVL144:
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2397              		.loc 1 1328 5
 2398 0000 0547     		li	a4,1
 2399 0002 6385E502 		beq	a1,a4,.L155
 2400 0006 9DCD     		beq	a1,zero,.L156
 2401 0008 0947     		li	a4,2
 2402 000a 6386E502 		beq	a1,a4,.L157
 2403 000e 0D47     		li	a4,3
 2404 0010 639DE500 		bne	a1,a4,.L160
1346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2405              		.loc 1 1346 9
1346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2406              		.loc 1 1346 36 is_stmt 0
 2407 0014 584D     		lw	a4,28(a0)
 2408 0016 FD76     		li	a3,-4096
 2409 0018 9386F63F 		addi	a3,a3,1023
 2410 001c 758F     		and	a4,a4,a3
 2411 001e 58CD     		sw	a4,28(a0)
1347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2412              		.loc 1 1347 9 is_stmt 1
1347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2413              		.loc 1 1347 36 is_stmt 0
 2414 0020 584D     		lw	a4,28(a0)
1347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2415              		.loc 1 1347 60
 2416 0022 2206     		slli	a2,a2,8
 2417              	.LVL145:
1347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2418              		.loc 1 1347 36
 2419 0024 598E     		or	a2,a2,a4
GAS LISTING /tmp/ccA0waiP.s 			page 79


 2420 0026 50CD     		sw	a2,28(a0)
1348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2421              		.loc 1 1348 9 is_stmt 1
 2422              		.loc 1 1352 1 is_stmt 0
 2423 0028 8280     		ret
 2424              	.LVL146:
 2425              	.L160:
 2426 002a 8280     		ret
 2427              	.L155:
 2428 002c B285     		mv	a1,a2
 2429              	.LVL147:
 2430 002e 17030000 		tail	timer_channel_input_capture_prescaler_config.part.0
 2430      67000300 
 2431              	.LVL148:
 2432              	.L157:
1341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2433              		.loc 1 1341 9 is_stmt 1
1341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2434              		.loc 1 1341 36 is_stmt 0
 2435 0036 584D     		lw	a4,28(a0)
 2436 0038 4D9B     		andi	a4,a4,-13
 2437 003a 58CD     		sw	a4,28(a0)
1342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2438              		.loc 1 1342 9 is_stmt 1
1342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2439              		.loc 1 1342 36 is_stmt 0
 2440 003c 4C4D     		lw	a1,28(a0)
 2441              	.LVL149:
 2442 003e 4D8E     		or	a2,a2,a1
 2443              	.LVL150:
 2444 0040 50CD     		sw	a2,28(a0)
1343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2445              		.loc 1 1343 9 is_stmt 1
 2446 0042 8280     		ret
 2447              	.LVL151:
 2448              	.L156:
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2449              		.loc 1 1331 9
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2450              		.loc 1 1331 36 is_stmt 0
 2451 0044 184D     		lw	a4,24(a0)
 2452 0046 4D9B     		andi	a4,a4,-13
 2453 0048 18CD     		sw	a4,24(a0)
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2454              		.loc 1 1332 9 is_stmt 1
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2455              		.loc 1 1332 36 is_stmt 0
 2456 004a 0C4D     		lw	a1,24(a0)
 2457              	.LVL152:
 2458 004c 4D8E     		or	a2,a2,a1
 2459              	.LVL153:
 2460 004e 10CD     		sw	a2,24(a0)
1333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2461              		.loc 1 1333 9 is_stmt 1
 2462 0050 8280     		ret
 2463              		.cfi_endproc
 2464              	.LFE49:
GAS LISTING /tmp/ccA0waiP.s 			page 80


 2466              		.section	.text.timer_input_capture_config,"ax",@progbits
 2467              		.align	1
 2468              		.globl	timer_input_capture_config
 2470              	timer_input_capture_config:
 2471              	.LFB48:
1222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2472              		.loc 1 1222 1
 2473              		.cfi_startproc
 2474              	.LVL154:
1223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2475              		.loc 1 1223 5
 2476 0000 8547     		li	a5,1
 2477 0002 6389F506 		beq	a1,a5,.L162
 2478 0006 63820512 		beq	a1,zero,.L163
 2479 000a 8947     		li	a5,2
 2480 000c 6380F50C 		beq	a1,a5,.L164
 2481 0010 8D47     		li	a5,3
 2482 0012 639BF504 		bne	a1,a5,.L166
1284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2483              		.loc 1 1284 9
1284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2484              		.loc 1 1284 36 is_stmt 0
 2485 0016 1C51     		lw	a5,32(a0)
 2486 0018 7D77     		li	a4,-4096
 2487 001a 7D17     		addi	a4,a4,-1
 2488 001c F98F     		and	a5,a5,a4
 2489 001e 1CD1     		sw	a5,32(a0)
1287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2490              		.loc 1 1287 9 is_stmt 1
1287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2491              		.loc 1 1287 36 is_stmt 0
 2492 0020 1C51     		lw	a5,32(a0)
 2493 0022 7977     		li	a4,-8192
 2494 0024 7D17     		addi	a4,a4,-1
 2495 0026 F98F     		and	a5,a5,a4
 2496 0028 1CD1     		sw	a5,32(a0)
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2497              		.loc 1 1288 9 is_stmt 1
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2498              		.loc 1 1288 50 is_stmt 0
 2499 002a 83570600 		lhu	a5,0(a2)
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2500              		.loc 1 1288 36
 2501 002e 1451     		lw	a3,32(a0)
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2502              		.loc 1 1292 50
 2503 0030 03572600 		lhu	a4,2(a2)
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2504              		.loc 1 1288 39
 2505 0034 B207     		slli	a5,a5,12
1288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2506              		.loc 1 1288 36
 2507 0036 D58F     		or	a5,a5,a3
 2508 0038 1CD1     		sw	a5,32(a0)
1291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2509              		.loc 1 1291 9 is_stmt 1
1291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
GAS LISTING /tmp/ccA0waiP.s 			page 81


 2510              		.loc 1 1291 36 is_stmt 0
 2511 003a 5C4D     		lw	a5,28(a0)
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2512              		.loc 1 1292 39
 2513 003c 2207     		slli	a4,a4,8
1291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2514              		.loc 1 1291 36
 2515 003e 93F7F7CF 		andi	a5,a5,-769
 2516 0042 5CCD     		sw	a5,28(a0)
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2517              		.loc 1 1292 9 is_stmt 1
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2518              		.loc 1 1292 36 is_stmt 0
 2519 0044 544D     		lw	a3,28(a0)
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2520              		.loc 1 1296 50
 2521 0046 83576600 		lhu	a5,6(a2)
1292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2522              		.loc 1 1292 36
 2523 004a 558F     		or	a4,a4,a3
 2524 004c 58CD     		sw	a4,28(a0)
1295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2525              		.loc 1 1295 9 is_stmt 1
1295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2526              		.loc 1 1295 36 is_stmt 0
 2527 004e 584D     		lw	a4,28(a0)
 2528 0050 C576     		li	a3,-61440
 2529 0052 FD16     		addi	a3,a3,-1
 2530 0054 758F     		and	a4,a4,a3
 2531 0056 58CD     		sw	a4,28(a0)
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2532              		.loc 1 1296 9 is_stmt 1
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2533              		.loc 1 1296 36 is_stmt 0
 2534 0058 584D     		lw	a4,28(a0)
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2535              		.loc 1 1296 39
 2536 005a B207     		slli	a5,a5,12
1296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2537              		.loc 1 1296 36
 2538 005c D98F     		or	a5,a5,a4
 2539 005e 5CCD     		sw	a5,28(a0)
1299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2540              		.loc 1 1299 9 is_stmt 1
1299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2541              		.loc 1 1299 36 is_stmt 0
 2542 0060 1C51     		lw	a5,32(a0)
 2543 0062 0567     		li	a4,4096
 2544 0064 D98F     		or	a5,a5,a4
 2545 0066 1CD1     		sw	a5,32(a0)
1300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2546              		.loc 1 1300 9 is_stmt 1
 2547              	.L166:
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2548              		.loc 1 1305 5
 2549 0068 03564600 		lhu	a2,4(a2)
 2550              	.LVL155:
GAS LISTING /tmp/ccA0waiP.s 			page 82


 2551 006c 17030000 		tail	timer_channel_input_capture_prescaler_config
 2551      67000300 
 2552              	.LVL156:
 2553              	.L162:
1246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2554              		.loc 1 1246 9
1246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2555              		.loc 1 1246 36 is_stmt 0
 2556 0074 1451     		lw	a3,32(a0)
1250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2557              		.loc 1 1250 50
 2558 0076 83570600 		lhu	a5,0(a2)
1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2559              		.loc 1 1253 50
 2560 007a 03572600 		lhu	a4,2(a2)
1246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2561              		.loc 1 1246 36
 2562 007e BD9A     		andi	a3,a3,-17
 2563 0080 14D1     		sw	a3,32(a0)
1249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2564              		.loc 1 1249 9 is_stmt 1
1249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2565              		.loc 1 1249 36 is_stmt 0
 2566 0082 1451     		lw	a3,32(a0)
1250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2567              		.loc 1 1250 39
 2568 0084 9207     		slli	a5,a5,4
1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2569              		.loc 1 1253 39
 2570 0086 2207     		slli	a4,a4,8
1249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2571              		.loc 1 1249 36
 2572 0088 93F6F6F5 		andi	a3,a3,-161
 2573 008c 14D1     		sw	a3,32(a0)
1250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2574              		.loc 1 1250 9 is_stmt 1
1250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2575              		.loc 1 1250 36 is_stmt 0
 2576 008e 1451     		lw	a3,32(a0)
 2577 0090 D58F     		or	a5,a5,a3
 2578 0092 1CD1     		sw	a5,32(a0)
1252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2579              		.loc 1 1252 9 is_stmt 1
1252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2580              		.loc 1 1252 36 is_stmt 0
 2581 0094 144D     		lw	a3,24(a0)
1256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2582              		.loc 1 1256 50
 2583 0096 83576600 		lhu	a5,6(a2)
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2584              		.loc 1 1305 5
 2585 009a 03564600 		lhu	a2,4(a2)
 2586              	.LVL157:
1252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2587              		.loc 1 1252 36
 2588 009e 93F6F6CF 		andi	a3,a3,-769
 2589 00a2 14CD     		sw	a3,24(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 83


1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2590              		.loc 1 1253 9 is_stmt 1
1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2591              		.loc 1 1253 36 is_stmt 0
 2592 00a4 144D     		lw	a3,24(a0)
1256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2593              		.loc 1 1256 39
 2594 00a6 B207     		slli	a5,a5,12
1253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2595              		.loc 1 1253 36
 2596 00a8 558F     		or	a4,a4,a3
 2597 00aa 18CD     		sw	a4,24(a0)
1255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2598              		.loc 1 1255 9 is_stmt 1
1255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2599              		.loc 1 1255 36 is_stmt 0
 2600 00ac 184D     		lw	a4,24(a0)
 2601 00ae C576     		li	a3,-61440
 2602 00b0 FD16     		addi	a3,a3,-1
 2603 00b2 758F     		and	a4,a4,a3
 2604 00b4 18CD     		sw	a4,24(a0)
1256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2605              		.loc 1 1256 9 is_stmt 1
1256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2606              		.loc 1 1256 36 is_stmt 0
 2607 00b6 184D     		lw	a4,24(a0)
 2608 00b8 D98F     		or	a5,a5,a4
 2609 00ba 1CCD     		sw	a5,24(a0)
1259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2610              		.loc 1 1259 9 is_stmt 1
1259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2611              		.loc 1 1259 36 is_stmt 0
 2612 00bc 1C51     		lw	a5,32(a0)
 2613 00be 93E70701 		ori	a5,a5,16
 2614 00c2 1CD1     		sw	a5,32(a0)
1260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2615              		.loc 1 1260 9 is_stmt 1
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2616              		.loc 1 1305 5
 2617 00c4 17030000 		tail	timer_channel_input_capture_prescaler_config
 2617      67000300 
 2618              	.LVL158:
 2619              	.L164:
1264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2620              		.loc 1 1264 9
1264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2621              		.loc 1 1264 36 is_stmt 0
 2622 00cc 1C51     		lw	a5,32(a0)
1267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2623              		.loc 1 1267 36
 2624 00ce 7D78     		li	a6,-4096
 2625 00d0 1308F85F 		addi	a6,a6,1535
1264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2626              		.loc 1 1264 36
 2627 00d4 93F7F7EF 		andi	a5,a5,-257
 2628 00d8 1CD1     		sw	a5,32(a0)
1267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
GAS LISTING /tmp/ccA0waiP.s 			page 84


 2629              		.loc 1 1267 9 is_stmt 1
1267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2630              		.loc 1 1267 36 is_stmt 0
 2631 00da 1C51     		lw	a5,32(a0)
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2632              		.loc 1 1268 50
 2633 00dc 03570600 		lhu	a4,0(a2)
1272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2634              		.loc 1 1272 39
 2635 00e0 83562600 		lhu	a3,2(a2)
1267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2636              		.loc 1 1267 36
 2637 00e4 B3F70701 		and	a5,a5,a6
 2638 00e8 1CD1     		sw	a5,32(a0)
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2639              		.loc 1 1268 9 is_stmt 1
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2640              		.loc 1 1268 36 is_stmt 0
 2641 00ea 03280502 		lw	a6,32(a0)
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2642              		.loc 1 1268 39
 2643 00ee 2207     		slli	a4,a4,8
1276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2644              		.loc 1 1276 50
 2645 00f0 83576600 		lhu	a5,6(a2)
1268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2646              		.loc 1 1268 36
 2647 00f4 33670701 		or	a4,a4,a6
 2648 00f8 18D1     		sw	a4,32(a0)
1271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2649              		.loc 1 1271 9 is_stmt 1
1271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2650              		.loc 1 1271 36 is_stmt 0
 2651 00fa 584D     		lw	a4,28(a0)
1276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2652              		.loc 1 1276 39
 2653 00fc 9207     		slli	a5,a5,4
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2654              		.loc 1 1305 5
 2655 00fe 03564600 		lhu	a2,4(a2)
 2656              	.LVL159:
1271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2657              		.loc 1 1271 36
 2658 0102 719B     		andi	a4,a4,-4
 2659 0104 58CD     		sw	a4,28(a0)
1272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2660              		.loc 1 1272 9 is_stmt 1
1272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2661              		.loc 1 1272 36 is_stmt 0
 2662 0106 584D     		lw	a4,28(a0)
 2663 0108 558F     		or	a4,a3,a4
 2664 010a 58CD     		sw	a4,28(a0)
1275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2665              		.loc 1 1275 9 is_stmt 1
1275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2666              		.loc 1 1275 36 is_stmt 0
 2667 010c 584D     		lw	a4,28(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 85


 2668 010e 1377F7F0 		andi	a4,a4,-241
 2669 0112 58CD     		sw	a4,28(a0)
1276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2670              		.loc 1 1276 9 is_stmt 1
1276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2671              		.loc 1 1276 36 is_stmt 0
 2672 0114 584D     		lw	a4,28(a0)
 2673 0116 D98F     		or	a5,a5,a4
 2674 0118 5CCD     		sw	a5,28(a0)
1279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2675              		.loc 1 1279 9 is_stmt 1
1279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2676              		.loc 1 1279 36 is_stmt 0
 2677 011a 1C51     		lw	a5,32(a0)
 2678 011c 93E70710 		ori	a5,a5,256
 2679 0120 1CD1     		sw	a5,32(a0)
1280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2680              		.loc 1 1280 9 is_stmt 1
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2681              		.loc 1 1305 5
 2682 0122 17030000 		tail	timer_channel_input_capture_prescaler_config
 2682      67000300 
 2683              	.LVL160:
 2684              	.L163:
1227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2685              		.loc 1 1227 9
1227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2686              		.loc 1 1227 36 is_stmt 0
 2687 012a 1C51     		lw	a5,32(a0)
1231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2688              		.loc 1 1231 39
 2689 012c 83560600 		lhu	a3,0(a2)
1234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2690              		.loc 1 1234 39
 2691 0130 03572600 		lhu	a4,2(a2)
1227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2692              		.loc 1 1227 36
 2693 0134 F99B     		andi	a5,a5,-2
 2694 0136 1CD1     		sw	a5,32(a0)
1230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2695              		.loc 1 1230 9 is_stmt 1
1230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2696              		.loc 1 1230 36 is_stmt 0
 2697 0138 03280502 		lw	a6,32(a0)
1237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2698              		.loc 1 1237 50
 2699 013c 83576600 		lhu	a5,6(a2)
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2700              		.loc 1 1305 5
 2701 0140 03564600 		lhu	a2,4(a2)
 2702              	.LVL161:
1230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2703              		.loc 1 1230 36
 2704 0144 137858FF 		andi	a6,a6,-11
 2705 0148 23200503 		sw	a6,32(a0)
1231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2706              		.loc 1 1231 9 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 86


1231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2707              		.loc 1 1231 36 is_stmt 0
 2708 014c 03280502 		lw	a6,32(a0)
1237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2709              		.loc 1 1237 39
 2710 0150 9207     		slli	a5,a5,4
1231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2711              		.loc 1 1231 36
 2712 0152 B3E60601 		or	a3,a3,a6
 2713 0156 14D1     		sw	a3,32(a0)
1233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2714              		.loc 1 1233 9 is_stmt 1
1233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2715              		.loc 1 1233 36 is_stmt 0
 2716 0158 144D     		lw	a3,24(a0)
 2717 015a F19A     		andi	a3,a3,-4
 2718 015c 14CD     		sw	a3,24(a0)
1234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2719              		.loc 1 1234 9 is_stmt 1
1234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2720              		.loc 1 1234 36 is_stmt 0
 2721 015e 144D     		lw	a3,24(a0)
 2722 0160 558F     		or	a4,a4,a3
 2723 0162 18CD     		sw	a4,24(a0)
1236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2724              		.loc 1 1236 9 is_stmt 1
1236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2725              		.loc 1 1236 36 is_stmt 0
 2726 0164 184D     		lw	a4,24(a0)
 2727 0166 1377F7F0 		andi	a4,a4,-241
 2728 016a 18CD     		sw	a4,24(a0)
1237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2729              		.loc 1 1237 9 is_stmt 1
1237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2730              		.loc 1 1237 36 is_stmt 0
 2731 016c 184D     		lw	a4,24(a0)
 2732 016e D98F     		or	a5,a5,a4
 2733 0170 1CCD     		sw	a5,24(a0)
1240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2734              		.loc 1 1240 9 is_stmt 1
1240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2735              		.loc 1 1240 36 is_stmt 0
 2736 0172 1C51     		lw	a5,32(a0)
 2737 0174 93E71700 		ori	a5,a5,1
 2738 0178 1CD1     		sw	a5,32(a0)
1241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 2739              		.loc 1 1241 9 is_stmt 1
1305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2740              		.loc 1 1305 5
 2741 017a 17030000 		tail	timer_channel_input_capture_prescaler_config
 2741      67000300 
 2742              	.LVL162:
 2743              		.cfi_endproc
 2744              	.LFE48:
 2746              		.section	.text.timer_channel_capture_value_register_read,"ax",@progbits
 2747              		.align	1
 2748              		.globl	timer_channel_capture_value_register_read
GAS LISTING /tmp/ccA0waiP.s 			page 87


 2750              	timer_channel_capture_value_register_read:
 2751              	.LFB50:
1353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER channel capture compare register value
1356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     channel capture compare register value
1365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2752              		.loc 1 1367 1
 2753              		.cfi_startproc
 2754              	.LVL163:
1368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t count_value = 0U;
 2755              		.loc 1 1368 5
1369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2756              		.loc 1 1370 5
 2757 0000 8547     		li	a5,1
 2758 0002 638DF500 		beq	a1,a5,.L168
 2759 0006 99CD     		beq	a1,zero,.L169
 2760 0008 8947     		li	a5,2
 2761 000a 638BF500 		beq	a1,a5,.L170
 2762 000e 8D47     		li	a5,3
 2763 0010 6394F500 		bne	a1,a5,.L173
1371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 0 capture compare register value */
1373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
1374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 1 capture compare register value */
1377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
1378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 2 capture compare register value */
1381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
1382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 3 capture compare register value */
1385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2764              		.loc 1 1385 9
 2765              		.loc 1 1385 21 is_stmt 0
 2766 0014 2841     		lw	a0,64(a0)
 2767              	.LVL164:
1386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2768              		.loc 1 1386 9 is_stmt 1
1387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
GAS LISTING /tmp/ccA0waiP.s 			page 88


 2769              		.loc 1 1390 5
1391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2770              		.loc 1 1391 1 is_stmt 0
 2771 0016 8280     		ret
 2772              	.LVL165:
 2773              	.L173:
1368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2774              		.loc 1 1368 14
 2775 0018 0145     		li	a0,0
 2776              	.LVL166:
 2777 001a 8280     		ret
 2778              	.LVL167:
 2779              	.L168:
1377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2780              		.loc 1 1377 9 is_stmt 1
1377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2781              		.loc 1 1377 21 is_stmt 0
 2782 001c 085D     		lw	a0,56(a0)
 2783              	.LVL168:
1378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 2784              		.loc 1 1378 9 is_stmt 1
 2785 001e 8280     		ret
 2786              	.LVL169:
 2787              	.L170:
1381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2788              		.loc 1 1381 9
1381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2789              		.loc 1 1381 21 is_stmt 0
 2790 0020 485D     		lw	a0,60(a0)
 2791              	.LVL170:
1382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 2792              		.loc 1 1382 9 is_stmt 1
 2793 0022 8280     		ret
 2794              	.LVL171:
 2795              	.L169:
1373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2796              		.loc 1 1373 9
1373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2797              		.loc 1 1373 21 is_stmt 0
 2798 0024 4859     		lw	a0,52(a0)
 2799              	.LVL172:
1374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 2800              		.loc 1 1374 9 is_stmt 1
 2801 0026 8280     		ret
 2802              		.cfi_endproc
 2803              	.LFE50:
 2805              		.section	.text.timer_input_pwm_capture_config,"ax",@progbits
 2806              		.align	1
 2807              		.globl	timer_input_pwm_capture_config
 2809              	timer_input_pwm_capture_config:
 2810              	.LFB51:
1392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER input pwm capture function 
1395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
GAS LISTING /tmp/ccA0waiP.s 			page 89


1398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0
1399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1
1400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****      \param[in] icpwm: TIMER channel intput pwm parameter struct
1401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING
1402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI
1403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4, 
1404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_PSC_DIV8
1405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icfilter: 0~15
1406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2811              		.loc 1 1410 1
 2812              		.cfi_startproc
 2813              	.LVL173:
1411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
 2814              		.loc 1 1411 5
1412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icselection = 0x0U;
 2815              		.loc 1 1412 5
1413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* Set channel input polarity */
1415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 2816              		.loc 1 1415 5
1416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
1417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* Set channel input mode selection */
1421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 2817              		.loc 1 1421 44 is_stmt 0
 2818 0000 03572600 		lhu	a4,2(a2)
1415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2819              		.loc 1 1415 41
 2820 0004 83560600 		lhu	a3,0(a2)
1410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
 2821              		.loc 1 1410 1
 2822 0008 0111     		addi	sp,sp,-32
 2823              	.LCFI16:
 2824              		.cfi_def_cfa_offset 32
 2825 000a 03586600 		lhu	a6,6(a2)
 2826 000e 26CA     		sw	s1,20(sp)
 2827              		.cfi_offset 9, -12
 2828              		.loc 1 1421 7
 2829 0010 9304F7FF 		addi	s1,a4,-1
1410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
 2830              		.loc 1 1410 1
 2831 0014 22CC     		sw	s0,24(sp)
 2832 0016 4EC6     		sw	s3,12(sp)
 2833              		.loc 1 1421 7
 2834 0018 93B41400 		seqz	s1,s1
 2835              		.cfi_offset 8, -8
 2836              		.cfi_offset 19, -20
1415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2837              		.loc 1 1415 7
 2838 001c 93B91600 		seqz	s3,a3
1410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
GAS LISTING /tmp/ccA0waiP.s 			page 90


 2839              		.loc 1 1410 1
 2840 0020 06CE     		sw	ra,28(sp)
 2841 0022 4AC8     		sw	s2,16(sp)
 2842              		.cfi_offset 1, -4
 2843              		.cfi_offset 18, -16
1410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
 2844              		.loc 1 1410 1
 2845 0024 2A84     		mv	s0,a0
1415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2846              		.loc 1 1415 7
 2847 0026 8609     		slli	s3,s3,1
 2848              	.LVL174:
 2849              		.loc 1 1421 5 is_stmt 1
 2850              		.loc 1 1421 7 is_stmt 0
 2851 0028 8504     		addi	s1,s1,1
 2852              	.LVL175:
1422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
1425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_CH_0 == channel){
 2853              		.loc 1 1427 5 is_stmt 1
 2854 002a 1313C800 		slli	t1,a6,12
 2855 002e 83584600 		lhu	a7,4(a2)
 2856              		.loc 1 1427 7 is_stmt 0
 2857 0032 C5E5     		bne	a1,zero,.L177
1428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2858              		.loc 1 1429 9 is_stmt 1
 2859              		.loc 1 1429 36 is_stmt 0
 2860 0034 1051     		lw	a2,32(a0)
 2861              	.LVL176:
1430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
1434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
1438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
1441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 2862              		.loc 1 1441 68
 2863 0036 1208     		slli	a6,a6,4
 2864              	.LBB18:
 2865              	.LBB19:
 2866 0038 C685     		mv	a1,a7
 2867              	.LVL177:
 2868              	.LBE19:
 2869              	.LBE18:
1429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 2870              		.loc 1 1429 36
 2871 003a 799A     		andi	a2,a2,-2
 2872 003c 10D1     		sw	a2,32(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 91


1431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 2873              		.loc 1 1431 9 is_stmt 1
1431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 2874              		.loc 1 1431 36 is_stmt 0
 2875 003e 1051     		lw	a2,32(a0)
1442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
1450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
1452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity<< 4U);
 2876              		.loc 1 1452 39
 2877 0040 9209     		slli	s3,s3,4
1453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 2878              		.loc 1 1456 39
 2879 0042 A204     		slli	s1,s1,8
1431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 2880              		.loc 1 1431 36
 2881 0044 559A     		andi	a2,a2,-11
 2882 0046 10D1     		sw	a2,32(a0)
1433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2883              		.loc 1 1433 9 is_stmt 1
1433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2884              		.loc 1 1433 36 is_stmt 0
 2885 0048 1051     		lw	a2,32(a0)
 2886 004a D18E     		or	a3,a2,a3
 2887 004c 14D1     		sw	a3,32(a0)
1435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 2888              		.loc 1 1435 9 is_stmt 1
1435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 2889              		.loc 1 1435 36 is_stmt 0
 2890 004e 144D     		lw	a3,24(a0)
 2891 0050 F19A     		andi	a3,a3,-4
 2892 0052 14CD     		sw	a3,24(a0)
1437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2893              		.loc 1 1437 9 is_stmt 1
1437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2894              		.loc 1 1437 36 is_stmt 0
 2895 0054 144D     		lw	a3,24(a0)
 2896 0056 558F     		or	a4,a3,a4
 2897 0058 18CD     		sw	a4,24(a0)
1439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 2898              		.loc 1 1439 9 is_stmt 1
1439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 2899              		.loc 1 1439 36 is_stmt 0
 2900 005a 184D     		lw	a4,24(a0)
1457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 2901              		.loc 1 1458 36
GAS LISTING /tmp/ccA0waiP.s 			page 92


 2902 005c C576     		li	a3,-61440
 2903 005e FD16     		addi	a3,a3,-1
1439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 2904              		.loc 1 1439 36
 2905 0060 1377F7F0 		andi	a4,a4,-241
 2906 0064 18CD     		sw	a4,24(a0)
1441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 2907              		.loc 1 1441 9 is_stmt 1
1441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 2908              		.loc 1 1441 36 is_stmt 0
 2909 0066 184D     		lw	a4,24(a0)
 2910 0068 3368E800 		or	a6,a6,a4
 2911 006c 232C0501 		sw	a6,24(a0)
1443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2912              		.loc 1 1443 9 is_stmt 1
1443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2913              		.loc 1 1443 36 is_stmt 0
 2914 0070 1851     		lw	a4,32(a0)
 2915 0072 13671700 		ori	a4,a4,1
 2916 0076 18D1     		sw	a4,32(a0)
1445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2917              		.loc 1 1445 9 is_stmt 1
 2918              	.LVL178:
 2919              	.LBB22:
 2920              	.LBB23:
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2921              		.loc 1 1328 5
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2922              		.loc 1 1331 9
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2923              		.loc 1 1331 36 is_stmt 0
 2924 0078 184D     		lw	a4,24(a0)
 2925 007a 4D9B     		andi	a4,a4,-13
 2926 007c 18CD     		sw	a4,24(a0)
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2927              		.loc 1 1332 9 is_stmt 1
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2928              		.loc 1 1332 36 is_stmt 0
 2929 007e 184D     		lw	a4,24(a0)
 2930 0080 B3E8E800 		or	a7,a7,a4
 2931 0084 232C1501 		sw	a7,24(a0)
1333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2932              		.loc 1 1333 9 is_stmt 1
 2933              	.LVL179:
 2934              	.LBE23:
 2935              	.LBE22:
1448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 2936              		.loc 1 1448 9
1448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 2937              		.loc 1 1448 36 is_stmt 0
 2938 0088 1851     		lw	a4,32(a0)
 2939 008a 3D9B     		andi	a4,a4,-17
 2940 008c 18D1     		sw	a4,32(a0)
1450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2941              		.loc 1 1450 9 is_stmt 1
1450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2942              		.loc 1 1450 36 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 93


 2943 008e 1851     		lw	a4,32(a0)
 2944 0090 1377F7F5 		andi	a4,a4,-161
 2945 0094 18D1     		sw	a4,32(a0)
1452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2946              		.loc 1 1452 9 is_stmt 1
1452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2947              		.loc 1 1452 36 is_stmt 0
 2948 0096 1851     		lw	a4,32(a0)
 2949 0098 B3E9E900 		or	s3,s3,a4
 2950 009c 23203503 		sw	s3,32(a0)
1454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2951              		.loc 1 1454 9 is_stmt 1
1454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2952              		.loc 1 1454 36 is_stmt 0
 2953 00a0 184D     		lw	a4,24(a0)
 2954 00a2 1377F7CF 		andi	a4,a4,-769
 2955 00a6 18CD     		sw	a4,24(a0)
1456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2956              		.loc 1 1456 9 is_stmt 1
1456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2957              		.loc 1 1456 36 is_stmt 0
 2958 00a8 184D     		lw	a4,24(a0)
 2959 00aa D98C     		or	s1,s1,a4
 2960 00ac 04CD     		sw	s1,24(a0)
 2961              		.loc 1 1458 9 is_stmt 1
 2962              		.loc 1 1458 36 is_stmt 0
 2963 00ae 184D     		lw	a4,24(a0)
 2964 00b0 758F     		and	a4,a4,a3
 2965 00b2 18CD     		sw	a4,24(a0)
1459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 2966              		.loc 1 1460 9 is_stmt 1
 2967              		.loc 1 1460 36 is_stmt 0
 2968 00b4 184D     		lw	a4,24(a0)
1461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
1469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
1471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
GAS LISTING /tmp/ccA0waiP.s 			page 94


1484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
1498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2969              		.loc 1 1504 1
 2970 00b6 6244     		lw	s0,24(sp)
 2971              		.cfi_remember_state
 2972              		.cfi_restore 8
 2973 00b8 F240     		lw	ra,28(sp)
 2974              		.cfi_restore 1
1460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 2975              		.loc 1 1460 36
 2976 00ba 33636700 		or	t1,a4,t1
 2977 00be 232C6500 		sw	t1,24(a0)
1462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2978              		.loc 1 1462 9 is_stmt 1
1462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2979              		.loc 1 1462 36 is_stmt 0
 2980 00c2 1851     		lw	a4,32(a0)
 2981              		.loc 1 1504 1
 2982 00c4 D244     		lw	s1,20(sp)
 2983              		.cfi_restore 9
 2984 00c6 4249     		lw	s2,16(sp)
 2985              		.cfi_restore 18
 2986 00c8 B249     		lw	s3,12(sp)
 2987              		.cfi_restore 19
1462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2988              		.loc 1 1462 36
 2989 00ca 13670701 		ori	a4,a4,16
 2990 00ce 18D1     		sw	a4,32(a0)
1464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 2991              		.loc 1 1464 9 is_stmt 1
 2992              	.LVL180:
 2993              	.LBB24:
 2994              	.LBB20:
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2995              		.loc 1 1328 5
 2996              	.LBE20:
 2997              	.LBE24:
 2998              		.loc 1 1504 1 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 95


 2999 00d0 0561     		addi	sp,sp,32
 3000              	.LCFI17:
 3001              		.cfi_def_cfa_offset 0
 3002              	.LBB25:
 3003              	.LBB21:
 3004 00d2 17030000 		tail	timer_channel_input_capture_prescaler_config.part.0
 3004      67000300 
 3005              	.LVL181:
 3006              	.L177:
 3007              	.LCFI18:
 3008              		.cfi_restore_state
 3009              	.LBE21:
 3010              	.LBE25:
1467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 3011              		.loc 1 1467 36
 3012 00da 1C51     		lw	a5,32(a0)
1471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3013              		.loc 1 1471 39
 3014 00dc 9206     		slli	a3,a3,4
1475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3015              		.loc 1 1475 39
 3016 00de 2207     		slli	a4,a4,8
1467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 3017              		.loc 1 1467 36
 3018 00e0 BD9B     		andi	a5,a5,-17
 3019 00e2 1CD1     		sw	a5,32(a0)
1469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 3020              		.loc 1 1469 36
 3021 00e4 1C51     		lw	a5,32(a0)
 3022              	.LBB26:
 3023              	.LBB27:
 3024 00e6 C685     		mv	a1,a7
 3025              	.LVL182:
 3026 00e8 3289     		mv	s2,a2
 3027              	.LBE27:
 3028              	.LBE26:
1467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 3029              		.loc 1 1467 9 is_stmt 1
1469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 3030              		.loc 1 1469 9
1469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 3031              		.loc 1 1469 36 is_stmt 0
 3032 00ea 93F7F7F5 		andi	a5,a5,-161
 3033 00ee 1CD1     		sw	a5,32(a0)
1471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3034              		.loc 1 1471 9 is_stmt 1
1471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3035              		.loc 1 1471 36 is_stmt 0
 3036 00f0 1C51     		lw	a5,32(a0)
 3037 00f2 DD8E     		or	a3,a3,a5
 3038 00f4 14D1     		sw	a3,32(a0)
1473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3039              		.loc 1 1473 9 is_stmt 1
1473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3040              		.loc 1 1473 36 is_stmt 0
 3041 00f6 1C4D     		lw	a5,24(a0)
 3042 00f8 93F7F7CF 		andi	a5,a5,-769
GAS LISTING /tmp/ccA0waiP.s 			page 96


 3043 00fc 1CCD     		sw	a5,24(a0)
1475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3044              		.loc 1 1475 9 is_stmt 1
1475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3045              		.loc 1 1475 36 is_stmt 0
 3046 00fe 1C4D     		lw	a5,24(a0)
 3047 0100 5D8F     		or	a4,a4,a5
 3048 0102 18CD     		sw	a4,24(a0)
1477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3049              		.loc 1 1477 9 is_stmt 1
1477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3050              		.loc 1 1477 36 is_stmt 0
 3051 0104 1C4D     		lw	a5,24(a0)
 3052 0106 4577     		li	a4,-61440
 3053 0108 7D17     		addi	a4,a4,-1
 3054 010a F98F     		and	a5,a5,a4
 3055 010c 1CCD     		sw	a5,24(a0)
1479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3056              		.loc 1 1479 9 is_stmt 1
1479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3057              		.loc 1 1479 36 is_stmt 0
 3058 010e 1C4D     		lw	a5,24(a0)
 3059 0110 B3E76700 		or	a5,a5,t1
 3060 0114 1CCD     		sw	a5,24(a0)
1481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3061              		.loc 1 1481 9 is_stmt 1
1481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3062              		.loc 1 1481 36 is_stmt 0
 3063 0116 1C51     		lw	a5,32(a0)
 3064 0118 93E70701 		ori	a5,a5,16
 3065 011c 1CD1     		sw	a5,32(a0)
1483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 3066              		.loc 1 1483 9 is_stmt 1
 3067              	.LVL183:
 3068              	.LBB29:
 3069              	.LBB28:
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 3070              		.loc 1 1328 5
 3071 011e 97000000 		call	timer_channel_input_capture_prescaler_config.part.0
 3071      E7800000 
 3072              	.LVL184:
 3073              	.LBE28:
 3074              	.LBE29:
1486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 3075              		.loc 1 1486 9
1486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 3076              		.loc 1 1486 36 is_stmt 0
 3077 0126 1450     		lw	a3,32(s0)
1498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 3078              		.loc 1 1498 40
 3079 0128 83576900 		lhu	a5,6(s2)
1502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3080              		.loc 1 1502 96
 3081 012c 03574900 		lhu	a4,4(s2)
1486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 3082              		.loc 1 1486 36
 3083 0130 F99A     		andi	a3,a3,-2
GAS LISTING /tmp/ccA0waiP.s 			page 97


 3084 0132 14D0     		sw	a3,32(s0)
1488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3085              		.loc 1 1488 9 is_stmt 1
1488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3086              		.loc 1 1488 36 is_stmt 0
 3087 0134 1450     		lw	a3,32(s0)
1498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 3088              		.loc 1 1498 68
 3089 0136 9207     		slli	a5,a5,4
 3090              		.loc 1 1504 1
 3091 0138 F240     		lw	ra,28(sp)
 3092              		.cfi_restore 1
1488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3093              		.loc 1 1488 36
 3094 013a D59A     		andi	a3,a3,-11
 3095 013c 14D0     		sw	a3,32(s0)
1490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3096              		.loc 1 1490 9 is_stmt 1
1490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3097              		.loc 1 1490 36 is_stmt 0
 3098 013e 1450     		lw	a3,32(s0)
 3099              		.loc 1 1504 1
 3100 0140 4249     		lw	s2,16(sp)
 3101              		.cfi_restore 18
 3102              	.LVL185:
1490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3103              		.loc 1 1490 36
 3104 0142 B3E93601 		or	s3,a3,s3
 3105 0146 23203403 		sw	s3,32(s0)
1492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3106              		.loc 1 1492 9 is_stmt 1
1492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3107              		.loc 1 1492 36 is_stmt 0
 3108 014a 144C     		lw	a3,24(s0)
 3109              		.loc 1 1504 1
 3110 014c B249     		lw	s3,12(sp)
 3111              		.cfi_restore 19
1492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3112              		.loc 1 1492 36
 3113 014e F19A     		andi	a3,a3,-4
 3114 0150 14CC     		sw	a3,24(s0)
1494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3115              		.loc 1 1494 9 is_stmt 1
1494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3116              		.loc 1 1494 36 is_stmt 0
 3117 0152 144C     		lw	a3,24(s0)
 3118 0154 D58C     		or	s1,a3,s1
 3119 0156 04CC     		sw	s1,24(s0)
1496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 3120              		.loc 1 1496 9 is_stmt 1
1496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 3121              		.loc 1 1496 36 is_stmt 0
 3122 0158 144C     		lw	a3,24(s0)
 3123              		.loc 1 1504 1
 3124 015a D244     		lw	s1,20(sp)
 3125              		.cfi_restore 9
1496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
GAS LISTING /tmp/ccA0waiP.s 			page 98


 3126              		.loc 1 1496 36
 3127 015c 93F6F6F0 		andi	a3,a3,-241
 3128 0160 14CC     		sw	a3,24(s0)
1498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 3129              		.loc 1 1498 9 is_stmt 1
1498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 3130              		.loc 1 1498 36 is_stmt 0
 3131 0162 144C     		lw	a3,24(s0)
 3132 0164 D58F     		or	a5,a5,a3
 3133 0166 1CCC     		sw	a5,24(s0)
1500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3134              		.loc 1 1500 9 is_stmt 1
1500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3135              		.loc 1 1500 36 is_stmt 0
 3136 0168 1C50     		lw	a5,32(s0)
 3137 016a 93E71700 		ori	a5,a5,1
 3138 016e 1CD0     		sw	a5,32(s0)
1502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3139              		.loc 1 1502 9 is_stmt 1
 3140              	.LVL186:
 3141              	.LBB30:
 3142              	.LBB31:
1328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 3143              		.loc 1 1328 5
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3144              		.loc 1 1331 9
1331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3145              		.loc 1 1331 36 is_stmt 0
 3146 0170 1C4C     		lw	a5,24(s0)
 3147 0172 CD9B     		andi	a5,a5,-13
 3148 0174 1CCC     		sw	a5,24(s0)
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3149              		.loc 1 1332 9 is_stmt 1
1332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3150              		.loc 1 1332 36 is_stmt 0
 3151 0176 1C4C     		lw	a5,24(s0)
 3152 0178 D98F     		or	a5,a4,a5
 3153 017a 1CCC     		sw	a5,24(s0)
1333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 3154              		.loc 1 1333 9 is_stmt 1
 3155              	.LBE31:
 3156              	.LBE30:
 3157              		.loc 1 1504 1 is_stmt 0
 3158 017c 6244     		lw	s0,24(sp)
 3159              		.cfi_restore 8
 3160              	.LVL187:
 3161 017e 0561     		addi	sp,sp,32
 3162              	.LCFI19:
 3163              		.cfi_def_cfa_offset 0
 3164 0180 8280     		jr	ra
 3165              		.cfi_endproc
 3166              	.LFE51:
 3168              		.section	.text.timer_hall_mode_config,"ax",@progbits
 3169              		.align	1
 3170              		.globl	timer_hall_mode_config
 3172              	timer_hall_mode_config:
 3173              	.LFB52:
GAS LISTING /tmp/ccA0waiP.s 			page 99


1505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER hall sensor mode
1508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  hallmode:
1510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    
1517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3174              		.loc 1 1517 1 is_stmt 1
 3175              		.cfi_startproc
 3176              	.LVL188:
1518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3177              		.loc 1 1518 5
 3178              		.loc 1 1518 7 is_stmt 0
 3179 0000 93070008 		li	a5,128
 3180 0004 6388F500 		beq	a1,a5,.L184
1519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
1520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3181              		.loc 1 1520 11 is_stmt 1
 3182              		.loc 1 1520 13 is_stmt 0
 3183 0008 89E5     		bne	a1,zero,.L181
1521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3184              		.loc 1 1521 9 is_stmt 1
 3185              		.loc 1 1521 34 is_stmt 0
 3186 000a 5C41     		lw	a5,4(a0)
 3187 000c 93F7F7F7 		andi	a5,a5,-129
 3188 0010 5CC1     		sw	a5,4(a0)
1522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
1524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3189              		.loc 1 1524 5 is_stmt 1
 3190              	.L181:
1525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3191              		.loc 1 1525 1 is_stmt 0
 3192 0012 8280     		ret
 3193              	.L184:
1519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3194              		.loc 1 1519 9 is_stmt 1
1519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3195              		.loc 1 1519 34 is_stmt 0
 3196 0014 5C41     		lw	a5,4(a0)
 3197 0016 93E70708 		ori	a5,a5,128
 3198 001a 5CC1     		sw	a5,4(a0)
 3199 001c 8280     		ret
 3200              		.cfi_endproc
 3201              	.LFE52:
 3203              		.section	.text.timer_input_trigger_source_select,"ax",@progbits
 3204              		.align	1
 3205              		.globl	timer_input_trigger_source_select
 3207              	timer_input_trigger_source_select:
 3208              	.LFB53:
1526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccA0waiP.s 			page 100


1527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER input trigger source 
1529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  intrigger:
1531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4))
1533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4))
1534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4))
1535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4))
1536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4))
1537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4))
1538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4))
1539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: filtered external trigger input(TIMERx(x=0..4))
1540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3209              		.loc 1 1544 1 is_stmt 1
 3210              		.cfi_startproc
 3211              	.LVL189:
1545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3212              		.loc 1 1545 5
 3213              		.loc 1 1545 31 is_stmt 0
 3214 0000 1C45     		lw	a5,8(a0)
 3215 0002 93F7F7F8 		andi	a5,a5,-113
 3216 0006 1CC5     		sw	a5,8(a0)
1546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3217              		.loc 1 1546 5 is_stmt 1
 3218              		.loc 1 1546 31 is_stmt 0
 3219 0008 1C45     		lw	a5,8(a0)
 3220 000a DD8D     		or	a1,a5,a1
 3221              	.LVL190:
 3222 000c 0CC5     		sw	a1,8(a0)
1547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3223              		.loc 1 1547 1
 3224 000e 8280     		ret
 3225              		.cfi_endproc
 3226              	.LFE53:
 3228              		.section	.text.timer_master_output_trigger_source_select,"ax",@progbits
 3229              		.align	1
 3230              		.globl	timer_master_output_trigger_source_select
 3232              	timer_master_output_trigger_source_select:
 3233              	.LFB54:
1548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER master mode output trigger source 
1551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  outrigger:
1553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..6))
1555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..6))
1557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channel 0 as trig
1558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4))
1559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4))
1560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4))
GAS LISTING /tmp/ccA0waiP.s 			page 101


1561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4))
1562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3234              		.loc 1 1566 1 is_stmt 1
 3235              		.cfi_startproc
 3236              	.LVL191:
1567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3237              		.loc 1 1567 5
 3238              		.loc 1 1567 30 is_stmt 0
 3239 0000 5C41     		lw	a5,4(a0)
 3240 0002 93F7F7F8 		andi	a5,a5,-113
 3241 0006 5CC1     		sw	a5,4(a0)
1568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3242              		.loc 1 1568 5 is_stmt 1
 3243              		.loc 1 1568 30 is_stmt 0
 3244 0008 5C41     		lw	a5,4(a0)
 3245 000a DD8D     		or	a1,a5,a1
 3246              	.LVL192:
 3247 000c 4CC1     		sw	a1,4(a0)
1569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3248              		.loc 1 1569 1
 3249 000e 8280     		ret
 3250              		.cfi_endproc
 3251              	.LFE54:
 3253              		.section	.text.timer_slave_mode_select,"ax",@progbits
 3254              		.align	1
 3255              		.globl	timer_slave_mode_select
 3257              	timer_slave_mode_select:
 3258              	.LFB55:
1570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER slave mode 
1573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  slavemode:
1575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0
1584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3259              		.loc 1 1589 1 is_stmt 1
 3260              		.cfi_startproc
 3261              	.LVL193:
1590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3262              		.loc 1 1590 5
GAS LISTING /tmp/ccA0waiP.s 			page 102


 3263              		.loc 1 1590 31 is_stmt 0
 3264 0000 1C45     		lw	a5,8(a0)
 3265 0002 E19B     		andi	a5,a5,-8
 3266 0004 1CC5     		sw	a5,8(a0)
1591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3267              		.loc 1 1591 5 is_stmt 1
 3268              		.loc 1 1591 31 is_stmt 0
 3269 0006 1C45     		lw	a5,8(a0)
 3270 0008 DD8D     		or	a1,a5,a1
 3271              	.LVL194:
 3272 000a 0CC5     		sw	a1,8(a0)
1592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3273              		.loc 1 1592 1
 3274 000c 8280     		ret
 3275              		.cfi_endproc
 3276              	.LFE55:
 3278              		.section	.text.timer_master_slave_mode_config,"ax",@progbits
 3279              		.align	1
 3280              		.globl	timer_master_slave_mode_config
 3282              	timer_master_slave_mode_config:
 3283              	.LFB56:
1593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER master slave mode 
1596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  masterslave:
1598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */ 
1604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3284              		.loc 1 1605 1 is_stmt 1
 3285              		.cfi_startproc
 3286              	.LVL195:
1606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3287              		.loc 1 1606 5
 3288              		.loc 1 1606 7 is_stmt 0
 3289 0000 93070008 		li	a5,128
 3290 0004 6388F500 		beq	a1,a5,.L191
1607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
1608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3291              		.loc 1 1608 11 is_stmt 1
 3292              		.loc 1 1608 13 is_stmt 0
 3293 0008 89E5     		bne	a1,zero,.L188
1609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3294              		.loc 1 1609 9 is_stmt 1
 3295              		.loc 1 1609 35 is_stmt 0
 3296 000a 1C45     		lw	a5,8(a0)
 3297 000c 93F7F7F7 		andi	a5,a5,-129
 3298 0010 1CC5     		sw	a5,8(a0)
1610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
1612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3299              		.loc 1 1612 5 is_stmt 1
GAS LISTING /tmp/ccA0waiP.s 			page 103


 3300              	.L188:
1613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3301              		.loc 1 1613 1 is_stmt 0
 3302 0012 8280     		ret
 3303              	.L191:
1607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3304              		.loc 1 1607 9 is_stmt 1
1607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3305              		.loc 1 1607 35 is_stmt 0
 3306 0014 1C45     		lw	a5,8(a0)
 3307 0016 93E70708 		ori	a5,a5,128
 3308 001a 1CC5     		sw	a5,8(a0)
 3309 001c 8280     		ret
 3310              		.cfi_endproc
 3311              	.LFE56:
 3313              		.section	.text.timer_external_trigger_config,"ax",@progbits
 3314              		.align	1
 3315              		.globl	timer_external_trigger_config
 3317              	timer_external_trigger_config:
 3318              	.LFB57:
1614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER external trigger input
1617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolari
1633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3319              		.loc 1 1633 1 is_stmt 1
 3320              		.cfi_startproc
 3321              	.LVL196:
1634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3322              		.loc 1 1634 5
 3323              		.loc 1 1634 31 is_stmt 0
 3324 0000 1C45     		lw	a5,8(a0)
 3325 0002 5177     		li	a4,-49152
 3326 0004 1307F70F 		addi	a4,a4,255
 3327 0008 F98F     		and	a5,a5,a4
 3328 000a 1CC5     		sw	a5,8(a0)
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3329              		.loc 1 1635 5 is_stmt 1
 3330              		.loc 1 1635 31 is_stmt 0
 3331 000c 1C45     		lw	a5,8(a0)
 3332              		.loc 1 1635 58
 3333 000e 4D8E     		or	a2,a1,a2
GAS LISTING /tmp/ccA0waiP.s 			page 104


 3334              	.LVL197:
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3335              		.loc 1 1636 55
 3336 0010 A206     		slli	a3,a3,8
 3337              	.LVL198:
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3338              		.loc 1 1635 31
 3339 0012 5D8E     		or	a2,a2,a5
 3340 0014 10C5     		sw	a2,8(a0)
 3341              		.loc 1 1636 5 is_stmt 1
 3342              		.loc 1 1636 31 is_stmt 0
 3343 0016 1C45     		lw	a5,8(a0)
 3344 0018 DD8E     		or	a3,a3,a5
 3345 001a 14C5     		sw	a3,8(a0)
1637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3346              		.loc 1 1637 1
 3347 001c 8280     		ret
 3348              		.cfi_endproc
 3349              	.LFE57:
 3351              		.section	.text.timer_quadrature_decoder_mode_config,"ax",@progbits
 3352              		.align	1
 3353              		.globl	timer_quadrature_decoder_mode_config
 3355              	timer_quadrature_decoder_mode_config:
 3356              	.LFB58:
1638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER quadrature decoder mode
1641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  decomode:
1643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ic0polarity:
1648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ic1polarity:
1652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3357              		.loc 1 1659 1 is_stmt 1
 3358              		.cfi_startproc
 3359              	.LVL199:
1660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the quadrature decoder mode */
1661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3360              		.loc 1 1661 5
 3361              		.loc 1 1661 31 is_stmt 0
 3362 0000 1C45     		lw	a5,8(a0)
1662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
1663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure input capture selection */
1664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
GAS LISTING /tmp/ccA0waiP.s 			page 105


1665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
1666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
1667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3363              		.loc 1 1669 83
 3364 0002 9206     		slli	a3,a3,4
 3365              	.LVL200:
 3366              		.loc 1 1669 58
 3367 0004 D18E     		or	a3,a3,a2
1661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3368              		.loc 1 1661 31
 3369 0006 E19B     		andi	a5,a5,-8
 3370 0008 1CC5     		sw	a5,8(a0)
1662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3371              		.loc 1 1662 5 is_stmt 1
1662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3372              		.loc 1 1662 31 is_stmt 0
 3373 000a 1C45     		lw	a5,8(a0)
 3374 000c DD8D     		or	a1,a5,a1
 3375              	.LVL201:
 3376 000e 0CC5     		sw	a1,8(a0)
1664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3377              		.loc 1 1664 5 is_stmt 1
1664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3378              		.loc 1 1664 32 is_stmt 0
 3379 0010 1C4D     		lw	a5,24(a0)
 3380 0012 93F7C7CF 		andi	a5,a5,-772
 3381 0016 1CCD     		sw	a5,24(a0)
1665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
 3382              		.loc 1 1665 5 is_stmt 1
1665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
 3383              		.loc 1 1665 32 is_stmt 0
 3384 0018 1C4D     		lw	a5,24(a0)
 3385 001a 93E71710 		ori	a5,a5,257
 3386 001e 1CCD     		sw	a5,24(a0)
1667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3387              		.loc 1 1667 5 is_stmt 1
1667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3388              		.loc 1 1667 32 is_stmt 0
 3389 0020 1C51     		lw	a5,32(a0)
 3390 0022 D59B     		andi	a5,a5,-11
 3391 0024 1CD1     		sw	a5,32(a0)
1668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3392              		.loc 1 1668 5 is_stmt 1
1668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3393              		.loc 1 1668 32 is_stmt 0
 3394 0026 1C51     		lw	a5,32(a0)
 3395 0028 93F7F7F5 		andi	a5,a5,-161
 3396 002c 1CD1     		sw	a5,32(a0)
 3397              		.loc 1 1669 5 is_stmt 1
 3398              		.loc 1 1669 32 is_stmt 0
 3399 002e 1051     		lw	a2,32(a0)
 3400              	.LVL202:
 3401 0030 D18E     		or	a3,a3,a2
 3402 0032 14D1     		sw	a3,32(a0)
1670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
GAS LISTING /tmp/ccA0waiP.s 			page 106


 3403              		.loc 1 1670 1
 3404 0034 8280     		ret
 3405              		.cfi_endproc
 3406              	.LFE58:
 3408              		.section	.text.timer_internal_clock_config,"ax",@progbits
 3409              		.align	1
 3410              		.globl	timer_internal_clock_config
 3412              	timer_internal_clock_config:
 3413              	.LFB59:
1671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER internal clock mode
1674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3414              		.loc 1 1679 1 is_stmt 1
 3415              		.cfi_startproc
 3416              	.LVL203:
1680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3417              		.loc 1 1680 5
 3418              		.loc 1 1680 31 is_stmt 0
 3419 0000 1C45     		lw	a5,8(a0)
 3420 0002 E19B     		andi	a5,a5,-8
 3421 0004 1CC5     		sw	a5,8(a0)
1681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3422              		.loc 1 1681 1
 3423 0006 8280     		ret
 3424              		.cfi_endproc
 3425              	.LFE59:
 3427              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",@progbits
 3428              		.align	1
 3429              		.globl	timer_internal_trigger_as_external_clock_config
 3431              	timer_internal_trigger_as_external_clock_config:
 3432              	.LFB60:
1682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  intrigger:
1687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3433              		.loc 1 1696 1 is_stmt 1
 3434              		.cfi_startproc
 3435              	.LVL204:
1697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3436              		.loc 1 1697 5
GAS LISTING /tmp/ccA0waiP.s 			page 107


 3437              	.LBB32:
 3438              	.LBB33:
1545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3439              		.loc 1 1545 5
1545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3440              		.loc 1 1545 31 is_stmt 0
 3441 0000 1C45     		lw	a5,8(a0)
 3442 0002 93F7F7F8 		andi	a5,a5,-113
 3443 0006 1CC5     		sw	a5,8(a0)
1546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3444              		.loc 1 1546 5 is_stmt 1
1546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3445              		.loc 1 1546 31 is_stmt 0
 3446 0008 1C45     		lw	a5,8(a0)
 3447 000a DD8D     		or	a1,a1,a5
 3448              	.LVL205:
 3449 000c 0CC5     		sw	a1,8(a0)
 3450              	.LVL206:
 3451              	.LBE33:
 3452              	.LBE32:
1698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3453              		.loc 1 1698 5 is_stmt 1
 3454              		.loc 1 1698 31 is_stmt 0
 3455 000e 1C45     		lw	a5,8(a0)
 3456 0010 E19B     		andi	a5,a5,-8
 3457 0012 1CC5     		sw	a5,8(a0)
1699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3458              		.loc 1 1699 5 is_stmt 1
 3459              		.loc 1 1699 31 is_stmt 0
 3460 0014 1C45     		lw	a5,8(a0)
 3461 0016 93E77700 		ori	a5,a5,7
 3462 001a 1CC5     		sw	a5,8(a0)
1700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3463              		.loc 1 1700 1
 3464 001c 8280     		ret
 3465              		.cfi_endproc
 3466              	.LFE60:
 3468              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",@progbits
 3469              		.align	1
 3470              		.globl	timer_external_trigger_as_external_clock_config
 3472              	timer_external_trigger_as_external_clock_config:
 3473              	.LFB61:
1701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extrigger:
1706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active low or falling edge active
1713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active high or rising edge active
1714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
GAS LISTING /tmp/ccA0waiP.s 			page 108


1716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3474              		.loc 1 1719 1 is_stmt 1
 3475              		.cfi_startproc
 3476              	.LVL207:
1720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3477              		.loc 1 1720 5
 3478              		.loc 1 1720 7 is_stmt 0
 3479 0000 93070006 		li	a5,96
 3480 0004 638DF504 		beq	a1,a5,.L199
1721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
1724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
1726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1729:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1735:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3481              		.loc 1 1739 9 is_stmt 1
 3482              		.loc 1 1739 36 is_stmt 0
 3483 0008 1C51     		lw	a5,32(a0)
1740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
1744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
1748:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3484              		.loc 1 1751 60
 3485 000a 9206     		slli	a3,a3,4
 3486              	.LVL208:
1739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 3487              		.loc 1 1739 36
 3488 000c F99B     		andi	a5,a5,-2
 3489 000e 1CD1     		sw	a5,32(a0)
1741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3490              		.loc 1 1741 9 is_stmt 1
1741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3491              		.loc 1 1741 36 is_stmt 0
GAS LISTING /tmp/ccA0waiP.s 			page 109


 3492 0010 1C51     		lw	a5,32(a0)
 3493 0012 D59B     		andi	a5,a5,-11
 3494 0014 1CD1     		sw	a5,32(a0)
1743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3495              		.loc 1 1743 9 is_stmt 1
1743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3496              		.loc 1 1743 36 is_stmt 0
 3497 0016 1C51     		lw	a5,32(a0)
 3498 0018 5D8E     		or	a2,a5,a2
 3499              	.LVL209:
 3500 001a 10D1     		sw	a2,32(a0)
1745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3501              		.loc 1 1745 9 is_stmt 1
1745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3502              		.loc 1 1745 36 is_stmt 0
 3503 001c 1C4D     		lw	a5,24(a0)
 3504 001e F19B     		andi	a5,a5,-4
 3505 0020 1CCD     		sw	a5,24(a0)
1747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3506              		.loc 1 1747 9 is_stmt 1
1747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3507              		.loc 1 1747 36 is_stmt 0
 3508 0022 1C4D     		lw	a5,24(a0)
 3509 0024 93E71700 		ori	a5,a5,1
 3510 0028 1CCD     		sw	a5,24(a0)
1749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3511              		.loc 1 1749 9 is_stmt 1
1749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3512              		.loc 1 1749 36 is_stmt 0
 3513 002a 1C4D     		lw	a5,24(a0)
 3514 002c 93F7F7F0 		andi	a5,a5,-241
 3515 0030 1CCD     		sw	a5,24(a0)
 3516              		.loc 1 1751 9 is_stmt 1
 3517              		.loc 1 1751 36 is_stmt 0
 3518 0032 1C4D     		lw	a5,24(a0)
 3519 0034 DD8E     		or	a3,a3,a5
 3520 0036 14CD     		sw	a3,24(a0)
1752:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3521              		.loc 1 1753 9 is_stmt 1
 3522              		.loc 1 1753 36 is_stmt 0
 3523 0038 1C51     		lw	a5,32(a0)
 3524 003a 93E71700 		ori	a5,a5,1
 3525 003e 1CD1     		sw	a5,32(a0)
 3526              	.L198:
1754:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* select TIMER input trigger source */
1756:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3527              		.loc 1 1756 5 is_stmt 1
 3528              	.LVL210:
 3529              	.LBB34:
 3530              	.LBB35:
1545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3531              		.loc 1 1545 5
1545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3532              		.loc 1 1545 31 is_stmt 0
 3533 0040 1C45     		lw	a5,8(a0)
GAS LISTING /tmp/ccA0waiP.s 			page 110


 3534 0042 93F7F7F8 		andi	a5,a5,-113
 3535 0046 1CC5     		sw	a5,8(a0)
1546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3536              		.loc 1 1546 5 is_stmt 1
1546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3537              		.loc 1 1546 31 is_stmt 0
 3538 0048 1C45     		lw	a5,8(a0)
 3539 004a DD8D     		or	a1,a1,a5
 3540              	.LVL211:
 3541 004c 0CC5     		sw	a1,8(a0)
 3542              	.LVL212:
 3543              	.LBE35:
 3544              	.LBE34:
1757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* reset the SMC bit */
1758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3545              		.loc 1 1758 5 is_stmt 1
 3546              		.loc 1 1758 31 is_stmt 0
 3547 004e 1C45     		lw	a5,8(a0)
 3548 0050 E19B     		andi	a5,a5,-8
 3549 0052 1CC5     		sw	a5,8(a0)
1759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* set the SMC bit */
1760:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3550              		.loc 1 1760 5 is_stmt 1
 3551              		.loc 1 1760 31 is_stmt 0
 3552 0054 1C45     		lw	a5,8(a0)
 3553 0056 93E77700 		ori	a5,a5,7
 3554 005a 1CC5     		sw	a5,8(a0)
1761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3555              		.loc 1 1761 1
 3556 005c 8280     		ret
 3557              	.LVL213:
 3558              	.L199:
1722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3559              		.loc 1 1722 9 is_stmt 1
1722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3560              		.loc 1 1722 36 is_stmt 0
 3561 005e 1C51     		lw	a5,32(a0)
1726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3562              		.loc 1 1726 39
 3563 0060 1206     		slli	a2,a2,4
 3564              	.LVL214:
1732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3565              		.loc 1 1732 36
 3566 0062 4577     		li	a4,-61440
1722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3567              		.loc 1 1722 36
 3568 0064 BD9B     		andi	a5,a5,-17
 3569 0066 1CD1     		sw	a5,32(a0)
1724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3570              		.loc 1 1724 9 is_stmt 1
1724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3571              		.loc 1 1724 36 is_stmt 0
 3572 0068 1C51     		lw	a5,32(a0)
1732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3573              		.loc 1 1732 36
 3574 006a 7D17     		addi	a4,a4,-1
1734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
GAS LISTING /tmp/ccA0waiP.s 			page 111


 3575              		.loc 1 1734 60
 3576 006c B206     		slli	a3,a3,12
 3577              	.LVL215:
1724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3578              		.loc 1 1724 36
 3579 006e 93F7F7F5 		andi	a5,a5,-161
 3580 0072 1CD1     		sw	a5,32(a0)
1726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3581              		.loc 1 1726 9 is_stmt 1
1726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3582              		.loc 1 1726 36 is_stmt 0
 3583 0074 1C51     		lw	a5,32(a0)
 3584 0076 5D8E     		or	a2,a2,a5
 3585 0078 10D1     		sw	a2,32(a0)
1728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3586              		.loc 1 1728 9 is_stmt 1
1728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3587              		.loc 1 1728 36 is_stmt 0
 3588 007a 1C4D     		lw	a5,24(a0)
 3589 007c 93F7F7CF 		andi	a5,a5,-769
 3590 0080 1CCD     		sw	a5,24(a0)
1730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3591              		.loc 1 1730 9 is_stmt 1
1730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3592              		.loc 1 1730 36 is_stmt 0
 3593 0082 1C4D     		lw	a5,24(a0)
 3594 0084 93E70710 		ori	a5,a5,256
 3595 0088 1CCD     		sw	a5,24(a0)
1732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3596              		.loc 1 1732 9 is_stmt 1
1732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3597              		.loc 1 1732 36 is_stmt 0
 3598 008a 1C4D     		lw	a5,24(a0)
 3599 008c F98F     		and	a5,a5,a4
 3600 008e 1CCD     		sw	a5,24(a0)
1734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3601              		.loc 1 1734 9 is_stmt 1
1734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3602              		.loc 1 1734 36 is_stmt 0
 3603 0090 1C4D     		lw	a5,24(a0)
 3604 0092 DD8E     		or	a3,a3,a5
 3605 0094 14CD     		sw	a3,24(a0)
1736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 3606              		.loc 1 1736 9 is_stmt 1
1736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 3607              		.loc 1 1736 36 is_stmt 0
 3608 0096 1C51     		lw	a5,32(a0)
 3609 0098 93E70701 		ori	a5,a5,16
 3610 009c 1CD1     		sw	a5,32(a0)
 3611 009e 4DB7     		j	.L198
 3612              		.cfi_endproc
 3613              	.LFE61:
 3615              		.section	.text.timer_external_clock_mode0_config,"ax",@progbits
 3616              		.align	1
 3617              		.globl	timer_external_clock_mode0_config
 3619              	timer_external_clock_mode0_config:
 3620              	.LFB62:
GAS LISTING /tmp/ccA0waiP.s 			page 112


1762:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1764:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external clock mode0
1765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1766:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1768:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1770:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1772:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1774:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1776:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1777:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1778:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1779:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1780:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1781:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3621              		.loc 1 1781 1 is_stmt 1
 3622              		.cfi_startproc
 3623              	.LVL216:
1782:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER external trigger input */
1783:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3624              		.loc 1 1783 5
 3625              	.LBB36:
 3626              	.LBB37:
1634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3627              		.loc 1 1634 5
1634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3628              		.loc 1 1634 31 is_stmt 0
 3629 0000 1C45     		lw	a5,8(a0)
 3630 0002 5177     		li	a4,-49152
 3631 0004 1307F70F 		addi	a4,a4,255
 3632 0008 F98F     		and	a5,a5,a4
 3633 000a 1CC5     		sw	a5,8(a0)
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3634              		.loc 1 1635 5 is_stmt 1
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3635              		.loc 1 1635 31 is_stmt 0
 3636 000c 1C45     		lw	a5,8(a0)
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3637              		.loc 1 1635 58
 3638 000e 4D8E     		or	a2,a1,a2
 3639              	.LVL217:
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3640              		.loc 1 1636 55
 3641 0010 A206     		slli	a3,a3,8
 3642              	.LVL218:
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3643              		.loc 1 1635 31
 3644 0012 5D8E     		or	a2,a2,a5
 3645 0014 10C5     		sw	a2,8(a0)
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3646              		.loc 1 1636 5 is_stmt 1
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
GAS LISTING /tmp/ccA0waiP.s 			page 113


 3647              		.loc 1 1636 31 is_stmt 0
 3648 0016 1C45     		lw	a5,8(a0)
 3649 0018 DD8E     		or	a3,a3,a5
 3650 001a 14C5     		sw	a3,8(a0)
 3651              	.LVL219:
 3652              	.LBE37:
 3653              	.LBE36:
1784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* reset the SMC bit,TRGS bit */
1785:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3654              		.loc 1 1785 5 is_stmt 1
 3655              		.loc 1 1785 31 is_stmt 0
 3656 001c 1C45     		lw	a5,8(a0)
 3657 001e 93F787F8 		andi	a5,a5,-120
 3658 0022 1CC5     		sw	a5,8(a0)
1786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* set the SMC bit,TRGS bit */
1787:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3659              		.loc 1 1787 5 is_stmt 1
 3660              		.loc 1 1787 31 is_stmt 0
 3661 0024 1C45     		lw	a5,8(a0)
 3662 0026 93E77707 		ori	a5,a5,119
 3663 002a 1CC5     		sw	a5,8(a0)
1788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3664              		.loc 1 1788 1
 3665 002c 8280     		ret
 3666              		.cfi_endproc
 3667              	.LFE62:
 3669              		.section	.text.timer_external_clock_mode1_config,"ax",@progbits
 3670              		.align	1
 3671              		.globl	timer_external_clock_mode1_config
 3673              	timer_external_clock_mode1_config:
 3674              	.LFB63:
1789:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1791:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external clock mode1
1792:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1793:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:  
1795:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1797:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1798:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1799:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1800:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:  
1801:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1802:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1803:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1804:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1805:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1806:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1807:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1808:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3675              		.loc 1 1808 1 is_stmt 1
 3676              		.cfi_startproc
 3677              	.LVL220:
1809:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER external trigger input */
1810:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3678              		.loc 1 1810 5
GAS LISTING /tmp/ccA0waiP.s 			page 114


 3679              	.LBB38:
 3680              	.LBB39:
1634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3681              		.loc 1 1634 5
1634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3682              		.loc 1 1634 31 is_stmt 0
 3683 0000 1C45     		lw	a5,8(a0)
 3684 0002 5177     		li	a4,-49152
 3685 0004 1307F70F 		addi	a4,a4,255
 3686 0008 F98F     		and	a5,a5,a4
 3687 000a 1CC5     		sw	a5,8(a0)
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3688              		.loc 1 1635 5 is_stmt 1
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3689              		.loc 1 1635 31 is_stmt 0
 3690 000c 1C45     		lw	a5,8(a0)
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3691              		.loc 1 1635 58
 3692 000e 4D8E     		or	a2,a1,a2
 3693              	.LVL221:
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3694              		.loc 1 1636 55
 3695 0010 A206     		slli	a3,a3,8
 3696              	.LVL222:
1635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3697              		.loc 1 1635 31
 3698 0012 5D8E     		or	a2,a2,a5
 3699 0014 10C5     		sw	a2,8(a0)
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3700              		.loc 1 1636 5 is_stmt 1
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3701              		.loc 1 1636 31 is_stmt 0
 3702 0016 1C45     		lw	a5,8(a0)
 3703              	.LBE39:
 3704              	.LBE38:
1811:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3705              		.loc 1 1811 31
 3706 0018 1167     		li	a4,16384
 3707              	.LBB41:
 3708              	.LBB40:
1636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3709              		.loc 1 1636 31
 3710 001a DD8E     		or	a3,a3,a5
 3711 001c 14C5     		sw	a3,8(a0)
 3712              	.LVL223:
 3713              	.LBE40:
 3714              	.LBE41:
 3715              		.loc 1 1811 5 is_stmt 1
 3716              		.loc 1 1811 31 is_stmt 0
 3717 001e 1C45     		lw	a5,8(a0)
 3718 0020 D98F     		or	a5,a5,a4
 3719 0022 1CC5     		sw	a5,8(a0)
1812:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3720              		.loc 1 1812 1
 3721 0024 8280     		ret
 3722              		.cfi_endproc
 3723              	.LFE63:
GAS LISTING /tmp/ccA0waiP.s 			page 115


 3725              		.section	.text.timer_external_clock_mode1_disable,"ax",@progbits
 3726              		.align	1
 3727              		.globl	timer_external_clock_mode1_disable
 3729              	timer_external_clock_mode1_disable:
 3730              	.LFB64:
1813:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1814:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1815:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER the external clock mode1
1816:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1817:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1818:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1819:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1820:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1821:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3731              		.loc 1 1821 1 is_stmt 1
 3732              		.cfi_startproc
 3733              	.LVL224:
1822:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3734              		.loc 1 1822 5
 3735              		.loc 1 1822 31 is_stmt 0
 3736 0000 1C45     		lw	a5,8(a0)
 3737 0002 7177     		li	a4,-16384
 3738 0004 7D17     		addi	a4,a4,-1
 3739 0006 F98F     		and	a5,a5,a4
 3740 0008 1CC5     		sw	a5,8(a0)
1823:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3741              		.loc 1 1823 1
 3742 000a 8280     		ret
 3743              		.cfi_endproc
 3744              	.LFE64:
 3746              		.section	.text.timer_interrupt_enable,"ax",@progbits
 3747              		.align	1
 3748              		.globl	timer_interrupt_enable
 3750              	timer_interrupt_enable:
 3751              	.LFB65:
1824:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1825:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1826:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the TIMER interrupt
1827:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
1828:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: specify which interrupt to enable
1829:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1830:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..6)
1831:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4)
1832:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4)
1833:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4)
1834:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable, TIMERx(x=0..4)
1835:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0)
1836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4)
1837:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0)
1838:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1839:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1840:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1841:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1842:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3752              		.loc 1 1842 1 is_stmt 1
 3753              		.cfi_startproc
 3754              	.LVL225:
GAS LISTING /tmp/ccA0waiP.s 			page 116


1843:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 3755              		.loc 1 1843 5
 3756              		.loc 1 1843 34 is_stmt 0
 3757 0000 5C45     		lw	a5,12(a0)
 3758 0002 DD8D     		or	a1,a5,a1
 3759              	.LVL226:
 3760 0004 4CC5     		sw	a1,12(a0)
1844:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3761              		.loc 1 1844 1
 3762 0006 8280     		ret
 3763              		.cfi_endproc
 3764              	.LFE65:
 3766              		.section	.text.timer_interrupt_disable,"ax",@progbits
 3767              		.align	1
 3768              		.globl	timer_interrupt_disable
 3770              	timer_interrupt_disable:
 3771              	.LFB66:
1845:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1847:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the TIMER interrupt
1848:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1849:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: specify which interrupt to disbale
1850:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1851:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..6)
1852:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4)
1853:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4)
1854:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4)
1855:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4)
1856:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0)
1857:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4)
1858:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0)
1859:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1860:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1861:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1862:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
1863:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3772              		.loc 1 1863 1 is_stmt 1
 3773              		.cfi_startproc
 3774              	.LVL227:
1864:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 3775              		.loc 1 1864 5
 3776              		.loc 1 1864 34 is_stmt 0
 3777 0000 5C45     		lw	a5,12(a0)
 3778              		.loc 1 1864 38
 3779 0002 93C5F5FF 		not	a1,a1
 3780              	.LVL228:
 3781              		.loc 1 1864 34
 3782 0006 FD8D     		and	a1,a1,a5
 3783              	.LVL229:
 3784 0008 4CC5     		sw	a1,12(a0)
1865:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3785              		.loc 1 1865 1
 3786 000a 8280     		ret
 3787              		.cfi_endproc
 3788              	.LFE66:
 3790              		.section	.text.timer_interrupt_flag_get,"ax",@progbits
 3791              		.align	1
GAS LISTING /tmp/ccA0waiP.s 			page 117


 3792              		.globl	timer_interrupt_flag_get
 3794              	timer_interrupt_flag_get:
 3795              	.LFB67:
1866:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1867:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1868:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      get timer interrupt flag
1869:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1870:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1871:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1872:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..6)
1873:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4)
1874:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4)
1875:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4)
1876:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4)
1877:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0) 
1878:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0)
1879:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0)
1880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1881:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     FlagStatus: SET or RESET
1882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
1884:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3796              		.loc 1 1884 1 is_stmt 1
 3797              		.cfi_startproc
 3798              	.LVL230:
1885:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t val;
 3799              		.loc 1 1885 5
1886:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3800              		.loc 1 1886 5
 3801              		.loc 1 1886 12 is_stmt 0
 3802 0000 5C45     		lw	a5,12(a0)
1887:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)){
 3803              		.loc 1 1887 19
 3804 0002 0849     		lw	a0,16(a0)
 3805              	.LVL231:
 3806              		.loc 1 1887 5 is_stmt 1
 3807              		.loc 1 1887 44 is_stmt 0
 3808 0004 6D8D     		and	a0,a0,a1
 3809              		.loc 1 1887 7
 3810 0006 09C5     		beq	a0,zero,.L205
1886:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3811              		.loc 1 1886 9 discriminator 1
 3812 0008 33F5B700 		and	a0,a5,a1
 3813              	.LVL232:
 3814              		.loc 1 1887 58 discriminator 1
 3815 000c 3335A000 		snez	a0,a0
 3816              	.LVL233:
 3817              	.L205:
1888:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return SET;
1889:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1890:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return RESET;
1891:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1892:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3818              		.loc 1 1892 1
 3819 0010 8280     		ret
 3820              		.cfi_endproc
 3821              	.LFE67:
GAS LISTING /tmp/ccA0waiP.s 			page 118


 3823              		.section	.text.timer_interrupt_flag_clear,"ax",@progbits
 3824              		.align	1
 3825              		.globl	timer_interrupt_flag_clear
 3827              	timer_interrupt_flag_clear:
 3828              	.LFB68:
1893:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1894:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1895:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      clear TIMER interrupt flag
1896:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1897:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1898:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1899:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..6)
1900:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4)
1901:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4)
1902:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4)
1903:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4)
1904:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0) 
1905:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0..4)
1906:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0)
1907:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1908:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1909:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1910:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
1911:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3829              		.loc 1 1911 1 is_stmt 1
 3830              		.cfi_startproc
 3831              	.LVL234:
1912:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 3832              		.loc 1 1912 5
 3833              		.loc 1 1912 33 is_stmt 0
 3834 0000 93C5F5FF 		not	a1,a1
 3835              	.LVL235:
 3836              		.loc 1 1912 30
 3837 0004 0CC9     		sw	a1,16(a0)
1913:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3838              		.loc 1 1913 1
 3839 0006 8280     		ret
 3840              		.cfi_endproc
 3841              	.LFE68:
 3843              		.section	.text.timer_flag_get,"ax",@progbits
 3844              		.align	1
 3845              		.globl	timer_flag_get
 3847              	timer_flag_get:
 3848              	.LFB69:
1914:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1915:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1916:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      get TIMER flags
1917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  flag: the timer interrupt flags
1919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1920:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..6)
1921:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..4)
1922:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..4)
1923:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..4)
1924:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..4)
1925:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0)
1926:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0..4) 
GAS LISTING /tmp/ccA0waiP.s 			page 119


1927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_BRK: break flag, TIMERx(x=0)
1928:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..4)
1929:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..4)
1930:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..4)
1931:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..4)
1932:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1933:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     FlagStatus: SET or RESET
1934:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1935:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1936:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3849              		.loc 1 1936 1 is_stmt 1
 3850              		.cfi_startproc
 3851              	.LVL236:
1937:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 3852              		.loc 1 1937 5
 3853              		.loc 1 1937 18 is_stmt 0
 3854 0000 0849     		lw	a0,16(a0)
 3855              	.LVL237:
 3856              		.loc 1 1937 43
 3857 0002 6D8D     		and	a0,a0,a1
1938:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return SET;
1939:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1940:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return RESET;
1941:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1942:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3858              		.loc 1 1942 1
 3859 0004 3335A000 		snez	a0,a0
 3860 0008 8280     		ret
 3861              		.cfi_endproc
 3862              	.LFE69:
 3864              		.section	.text.timer_flag_clear,"ax",@progbits
 3865              		.align	1
 3866              		.globl	timer_flag_clear
 3868              	timer_flag_clear:
 3869              	.LFB73:
 3870              		.cfi_startproc
 3871 0000 93C5F5FF 		not	a1,a1
 3872 0004 0CC9     		sw	a1,16(a0)
 3873 0006 8280     		ret
 3874              		.cfi_endproc
 3875              	.LFE73:
 3877              		.text
 3878              	.Letext0:
 3879              		.file 2 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/m
 3880              		.file 3 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/s
 3881              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 3882              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 3883              		.file 6 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_timer.h"
 3884              		.file 7 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/ccA0waiP.s 			page 120


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_timer.c
     /tmp/ccA0waiP.s:12     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 timer_channel_input_capture_prescaler_config.part.0
     /tmp/ccA0waiP.s:16     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .L0 
     /tmp/ccA0waiP.s:18     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .L0 
     /tmp/ccA0waiP.s:19     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .L0 
     /tmp/ccA0waiP.s:20     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .L0 
     /tmp/ccA0waiP.s:26     .text.timer_channel_input_capture_prescaler_config.part.0:000000000000000c .L0 
     /tmp/ccA0waiP.s:27     .text.timer_channel_input_capture_prescaler_config.part.0:000000000000000c .L0 
     /tmp/ccA0waiP.s:29     .text.timer_channel_input_capture_prescaler_config.part.0:000000000000000e .L0 
     /tmp/ccA0waiP.s:32     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000010 .L0 
     /tmp/ccA0waiP.s:35     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000014 .L0 
     /tmp/ccA0waiP.s:36     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000014 .L0 
     /tmp/ccA0waiP.s:37     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000016 .L0 
     /tmp/ccA0waiP.s:44     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccA0waiP.s:47     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccA0waiP.s:49     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccA0waiP.s:50     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccA0waiP.s:51     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccA0waiP.s:53     .text.timer_deinit:0000000000000002 .L0 
     /tmp/ccA0waiP.s:55     .text.timer_deinit:0000000000000002 .L0 
     /tmp/ccA0waiP.s:57     .text.timer_deinit:0000000000000006 .L0 
     /tmp/ccA0waiP.s:58     .text.timer_deinit:0000000000000008 .L0 
     /tmp/ccA0waiP.s:60     .text.timer_deinit:0000000000000008 .L0 
     /tmp/ccA0waiP.s:71     .text.timer_deinit:000000000000002c .L0 
     /tmp/ccA0waiP.s:72     .text.timer_deinit:000000000000002e .L0 
     /tmp/ccA0waiP.s:73     .text.timer_deinit:000000000000002e .L0 
     /tmp/ccA0waiP.s:76     .text.timer_deinit:0000000000000030 .L0 
     /tmp/ccA0waiP.s:80     .text.timer_deinit:0000000000000032 .L0 
     /tmp/ccA0waiP.s:82     .text.timer_deinit:0000000000000032 .L0 
     /tmp/ccA0waiP.s:89     .text.timer_deinit:000000000000004a .L0 
     /tmp/ccA0waiP.s:94     .text.timer_deinit:0000000000000056 .L0 
     /tmp/ccA0waiP.s:95     .text.timer_deinit:0000000000000056 .L0 
     /tmp/ccA0waiP.s:96     .text.timer_deinit:0000000000000058 .L0 
     /tmp/ccA0waiP.s:97     .text.timer_deinit:0000000000000058 .L0 
     /tmp/ccA0waiP.s:99     .text.timer_deinit:0000000000000058 .L0 
     /tmp/ccA0waiP.s:101    .text.timer_deinit:000000000000005c .L0 
     /tmp/ccA0waiP.s:103    .text.timer_deinit:000000000000005e .L0 
     /tmp/ccA0waiP.s:105    .text.timer_deinit:000000000000005e .L0 
     /tmp/ccA0waiP.s:109    .text.timer_deinit:0000000000000066 .L0 
     /tmp/ccA0waiP.s:111    .text.timer_deinit:0000000000000066 .L0 
     /tmp/ccA0waiP.s:116    .text.timer_deinit:0000000000000072 .L0 
     /tmp/ccA0waiP.s:117    .text.timer_deinit:0000000000000072 .L0 
     /tmp/ccA0waiP.s:118    .text.timer_deinit:0000000000000074 .L0 
     /tmp/ccA0waiP.s:119    .text.timer_deinit:0000000000000074 .L0 
     /tmp/ccA0waiP.s:121    .text.timer_deinit:0000000000000074 .L0 
     /tmp/ccA0waiP.s:123    .text.timer_deinit:0000000000000078 .L0 
     /tmp/ccA0waiP.s:125    .text.timer_deinit:000000000000007a .L0 
     /tmp/ccA0waiP.s:127    .text.timer_deinit:000000000000007a .L0 
     /tmp/ccA0waiP.s:131    .text.timer_deinit:0000000000000082 .L0 
     /tmp/ccA0waiP.s:133    .text.timer_deinit:0000000000000082 .L0 
     /tmp/ccA0waiP.s:138    .text.timer_deinit:000000000000008e .L0 
     /tmp/ccA0waiP.s:139    .text.timer_deinit:000000000000008e .L0 
     /tmp/ccA0waiP.s:140    .text.timer_deinit:0000000000000090 .L0 
     /tmp/ccA0waiP.s:141    .text.timer_deinit:0000000000000090 .L0 
     /tmp/ccA0waiP.s:143    .text.timer_deinit:0000000000000090 .L0 
     /tmp/ccA0waiP.s:145    .text.timer_deinit:0000000000000094 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 121


     /tmp/ccA0waiP.s:147    .text.timer_deinit:0000000000000096 .L0 
     /tmp/ccA0waiP.s:149    .text.timer_deinit:0000000000000096 .L0 
     /tmp/ccA0waiP.s:153    .text.timer_deinit:000000000000009e .L0 
     /tmp/ccA0waiP.s:155    .text.timer_deinit:000000000000009e .L0 
     /tmp/ccA0waiP.s:160    .text.timer_deinit:00000000000000aa .L0 
     /tmp/ccA0waiP.s:161    .text.timer_deinit:00000000000000aa .L0 
     /tmp/ccA0waiP.s:162    .text.timer_deinit:00000000000000ac .L0 
     /tmp/ccA0waiP.s:163    .text.timer_deinit:00000000000000ac .L0 
     /tmp/ccA0waiP.s:165    .text.timer_deinit:00000000000000ac .L0 
     /tmp/ccA0waiP.s:167    .text.timer_deinit:00000000000000b0 .L0 
     /tmp/ccA0waiP.s:169    .text.timer_deinit:00000000000000b2 .L0 
     /tmp/ccA0waiP.s:171    .text.timer_deinit:00000000000000b2 .L0 
     /tmp/ccA0waiP.s:175    .text.timer_deinit:00000000000000ba .L0 
     /tmp/ccA0waiP.s:177    .text.timer_deinit:00000000000000ba .L0 
     /tmp/ccA0waiP.s:182    .text.timer_deinit:00000000000000c6 .L0 
     /tmp/ccA0waiP.s:183    .text.timer_deinit:00000000000000c6 .L0 
     /tmp/ccA0waiP.s:184    .text.timer_deinit:00000000000000c8 .L0 
     /tmp/ccA0waiP.s:185    .text.timer_deinit:00000000000000c8 .L0 
     /tmp/ccA0waiP.s:187    .text.timer_deinit:00000000000000c8 .L0 
     /tmp/ccA0waiP.s:189    .text.timer_deinit:00000000000000cc .L0 
     /tmp/ccA0waiP.s:191    .text.timer_deinit:00000000000000ce .L0 
     /tmp/ccA0waiP.s:193    .text.timer_deinit:00000000000000ce .L0 
     /tmp/ccA0waiP.s:197    .text.timer_deinit:00000000000000d6 .L0 
     /tmp/ccA0waiP.s:199    .text.timer_deinit:00000000000000d6 .L0 
     /tmp/ccA0waiP.s:204    .text.timer_deinit:00000000000000e2 .L0 
     /tmp/ccA0waiP.s:205    .text.timer_deinit:00000000000000e2 .L0 
     /tmp/ccA0waiP.s:206    .text.timer_deinit:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:207    .text.timer_deinit:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:209    .text.timer_deinit:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:211    .text.timer_deinit:00000000000000e8 .L0 
     /tmp/ccA0waiP.s:213    .text.timer_deinit:00000000000000ea .L0 
     /tmp/ccA0waiP.s:215    .text.timer_deinit:00000000000000ea .L0 
     /tmp/ccA0waiP.s:219    .text.timer_deinit:00000000000000f2 .L0 
     /tmp/ccA0waiP.s:221    .text.timer_deinit:00000000000000f2 .L0 
     /tmp/ccA0waiP.s:226    .text.timer_deinit:00000000000000fe .L0 
     /tmp/ccA0waiP.s:227    .text.timer_deinit:00000000000000fe .L0 
     /tmp/ccA0waiP.s:228    .text.timer_deinit:0000000000000100 .L0 
     /tmp/ccA0waiP.s:230    .text.timer_deinit:0000000000000100 .L0 
     /tmp/ccA0waiP.s:232    .text.timer_deinit:0000000000000104 .L0 
     /tmp/ccA0waiP.s:234    .text.timer_deinit:0000000000000106 .L0 
     /tmp/ccA0waiP.s:236    .text.timer_deinit:0000000000000106 .L0 
     /tmp/ccA0waiP.s:238    .text.timer_deinit:000000000000010e .L0 
     /tmp/ccA0waiP.s:245    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccA0waiP.s:248    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:250    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:251    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:252    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:253    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:254    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:257    .text.timer_struct_para_init:0000000000000004 .L0 
     /tmp/ccA0waiP.s:259    .text.timer_struct_para_init:0000000000000008 .L0 
     /tmp/ccA0waiP.s:261    .text.timer_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:262    .text.timer_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:264    .text.timer_struct_para_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:265    .text.timer_struct_para_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:267    .text.timer_struct_para_init:0000000000000012 .L0 
     /tmp/ccA0waiP.s:268    .text.timer_struct_para_init:0000000000000012 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 122


     /tmp/ccA0waiP.s:270    .text.timer_struct_para_init:0000000000000016 .L0 
     /tmp/ccA0waiP.s:271    .text.timer_struct_para_init:0000000000000018 .L0 
     /tmp/ccA0waiP.s:278    .text.timer_init:0000000000000000 timer_init
     /tmp/ccA0waiP.s:281    .text.timer_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:283    .text.timer_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:284    .text.timer_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:285    .text.timer_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:289    .text.timer_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:291    .text.timer_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:292    .text.timer_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:297    .text.timer_init:000000000000001c .L0 
     /tmp/ccA0waiP.s:303    .text.timer_init:000000000000002c .L0 
     /tmp/ccA0waiP.s:304    .text.timer_init:000000000000002c .L0 
     /tmp/ccA0waiP.s:306    .text.timer_init:000000000000002e .L0 
     /tmp/ccA0waiP.s:308    .text.timer_init:0000000000000032 .L0 
     /tmp/ccA0waiP.s:311    .text.timer_init:0000000000000036 .L0 
     /tmp/ccA0waiP.s:312    .text.timer_init:0000000000000036 .L0 
     /tmp/ccA0waiP.s:316    .text.timer_init:000000000000003c .L0 
     /tmp/ccA0waiP.s:317    .text.timer_init:000000000000003c .L0 
     /tmp/ccA0waiP.s:319    .text.timer_init:000000000000003e .L0 
     /tmp/ccA0waiP.s:321    .text.timer_init:0000000000000040 .L0 
     /tmp/ccA0waiP.s:322    .text.timer_init:0000000000000040 .L0 
     /tmp/ccA0waiP.s:324    .text.timer_init:0000000000000044 .L0 
     /tmp/ccA0waiP.s:325    .text.timer_init:0000000000000044 .L0 
     /tmp/ccA0waiP.s:327    .text.timer_init:0000000000000046 .L0 
     /tmp/ccA0waiP.s:329    .text.timer_init:000000000000004a .L0 
     /tmp/ccA0waiP.s:332    .text.timer_init:0000000000000050 .L0 
     /tmp/ccA0waiP.s:333    .text.timer_init:0000000000000050 .L0 
     /tmp/ccA0waiP.s:335    .text.timer_init:0000000000000052 .L0 
     /tmp/ccA0waiP.s:337    .text.timer_init:0000000000000056 .L0 
     /tmp/ccA0waiP.s:341    .text.timer_init:000000000000005a .L0 
     /tmp/ccA0waiP.s:342    .text.timer_init:000000000000005a .L0 
     /tmp/ccA0waiP.s:343    .text.timer_init:000000000000005a .L0 
     /tmp/ccA0waiP.s:347    .text.timer_init:0000000000000062 .L0 
     /tmp/ccA0waiP.s:350    .text.timer_init:0000000000000064 .L0 
     /tmp/ccA0waiP.s:351    .text.timer_init:0000000000000064 .L0 
     /tmp/ccA0waiP.s:353    .text.timer_init:0000000000000066 .L0 
     /tmp/ccA0waiP.s:355    .text.timer_init:000000000000006a .L0 
     /tmp/ccA0waiP.s:357    .text.timer_init:000000000000006e .L0 
     /tmp/ccA0waiP.s:360    .text.timer_init:0000000000000074 .L0 
     /tmp/ccA0waiP.s:361    .text.timer_init:0000000000000074 .L0 
     /tmp/ccA0waiP.s:363    .text.timer_init:0000000000000076 .L0 
     /tmp/ccA0waiP.s:365    .text.timer_init:000000000000007a .L0 
     /tmp/ccA0waiP.s:368    .text.timer_init:000000000000007e .L0 
     /tmp/ccA0waiP.s:369    .text.timer_init:000000000000007e .L0 
     /tmp/ccA0waiP.s:373    .text.timer_init:0000000000000084 .L0 
     /tmp/ccA0waiP.s:374    .text.timer_init:0000000000000084 .L0 
     /tmp/ccA0waiP.s:376    .text.timer_init:0000000000000086 .L0 
     /tmp/ccA0waiP.s:378    .text.timer_init:0000000000000088 .L0 
     /tmp/ccA0waiP.s:379    .text.timer_init:0000000000000088 .L0 
     /tmp/ccA0waiP.s:381    .text.timer_init:000000000000008c .L0 
     /tmp/ccA0waiP.s:382    .text.timer_init:000000000000008c .L0 
     /tmp/ccA0waiP.s:384    .text.timer_init:000000000000008e .L0 
     /tmp/ccA0waiP.s:386    .text.timer_init:0000000000000092 .L0 
     /tmp/ccA0waiP.s:388    .text.timer_init:0000000000000096 .L0 
     /tmp/ccA0waiP.s:391    .text.timer_init:000000000000009c .L0 
     /tmp/ccA0waiP.s:392    .text.timer_init:000000000000009c .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 123


     /tmp/ccA0waiP.s:394    .text.timer_init:000000000000009e .L0 
     /tmp/ccA0waiP.s:396    .text.timer_init:00000000000000a2 .L0 
     /tmp/ccA0waiP.s:398    .text.timer_init:00000000000000a6 .L0 
     /tmp/ccA0waiP.s:401    .text.timer_init:00000000000000aa .L0 
     /tmp/ccA0waiP.s:402    .text.timer_init:00000000000000aa .L0 
     /tmp/ccA0waiP.s:404    .text.timer_init:00000000000000ae .L0 
     /tmp/ccA0waiP.s:405    .text.timer_init:00000000000000ae .L0 
     /tmp/ccA0waiP.s:407    .text.timer_init:00000000000000b2 .L0 
     /tmp/ccA0waiP.s:409    .text.timer_init:00000000000000b6 .L0 
     /tmp/ccA0waiP.s:410    .text.timer_init:00000000000000b6 .L0 
     /tmp/ccA0waiP.s:414    .text.timer_init:00000000000000be .L0 
     /tmp/ccA0waiP.s:415    .text.timer_init:00000000000000c0 .L0 
     /tmp/ccA0waiP.s:422    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccA0waiP.s:425    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:427    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:428    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:429    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:433    .text.timer_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:434    .text.timer_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:441    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccA0waiP.s:444    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:446    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:447    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:448    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:452    .text.timer_disable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:453    .text.timer_disable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:460    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccA0waiP.s:463    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:465    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:466    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:467    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:471    .text.timer_auto_reload_shadow_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:472    .text.timer_auto_reload_shadow_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:479    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccA0waiP.s:482    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:484    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:485    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:486    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:490    .text.timer_auto_reload_shadow_disable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:491    .text.timer_auto_reload_shadow_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:498    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccA0waiP.s:501    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:503    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:504    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:505    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:509    .text.timer_update_event_enable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:510    .text.timer_update_event_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:517    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccA0waiP.s:520    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:522    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:523    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:524    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:528    .text.timer_update_event_disable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:529    .text.timer_update_event_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:536    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccA0waiP.s:539    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccA0waiP.s:541    .text.timer_counter_alignment:0000000000000000 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 124


     /tmp/ccA0waiP.s:542    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccA0waiP.s:543    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccA0waiP.s:547    .text.timer_counter_alignment:0000000000000008 .L0 
     /tmp/ccA0waiP.s:548    .text.timer_counter_alignment:0000000000000008 .L0 
     /tmp/ccA0waiP.s:553    .text.timer_counter_alignment:000000000000000e .L0 
     /tmp/ccA0waiP.s:554    .text.timer_counter_alignment:0000000000000010 .L0 
     /tmp/ccA0waiP.s:561    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccA0waiP.s:564    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:566    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:567    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:568    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:572    .text.timer_counter_up_direction:0000000000000006 .L0 
     /tmp/ccA0waiP.s:573    .text.timer_counter_up_direction:0000000000000008 .L0 
     /tmp/ccA0waiP.s:580    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccA0waiP.s:583    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:585    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:586    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:587    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccA0waiP.s:591    .text.timer_counter_down_direction:0000000000000008 .L0 
     /tmp/ccA0waiP.s:592    .text.timer_counter_down_direction:000000000000000a .L0 
     /tmp/ccA0waiP.s:599    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccA0waiP.s:602    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:604    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:605    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:606    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:608    .text.timer_prescaler_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:609    .text.timer_prescaler_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:612    .text.timer_prescaler_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:615    .text.timer_prescaler_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:616    .text.timer_prescaler_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:620    .text.timer_prescaler_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:621    .text.timer_prescaler_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:628    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccA0waiP.s:631    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:633    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:634    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:635    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:637    .text.timer_repetition_value_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:638    .text.timer_repetition_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:645    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccA0waiP.s:648    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:650    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:651    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:652    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:654    .text.timer_autoreload_value_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:655    .text.timer_autoreload_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:662    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccA0waiP.s:665    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:667    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:668    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:669    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:671    .text.timer_counter_value_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:672    .text.timer_counter_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:679    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccA0waiP.s:682    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:684    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:685    .text.timer_counter_read:0000000000000000 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 125


     /tmp/ccA0waiP.s:686    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:687    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:690    .text.timer_counter_read:0000000000000002 .L0 
     /tmp/ccA0waiP.s:691    .text.timer_counter_read:0000000000000002 .L0 
     /tmp/ccA0waiP.s:692    .text.timer_counter_read:0000000000000004 .L0 
     /tmp/ccA0waiP.s:699    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccA0waiP.s:702    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:704    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:705    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:706    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:707    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:710    .text.timer_prescaler_read:0000000000000002 .L0 
     /tmp/ccA0waiP.s:711    .text.timer_prescaler_read:0000000000000002 .L0 
     /tmp/ccA0waiP.s:715    .text.timer_prescaler_read:0000000000000008 .L0 
     /tmp/ccA0waiP.s:722    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccA0waiP.s:725    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:727    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:728    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:729    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:732    .text.timer_single_pulse_mode_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:733    .text.timer_single_pulse_mode_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:735    .text.timer_single_pulse_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:736    .text.timer_single_pulse_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:741    .text.timer_single_pulse_mode_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:742    .text.timer_single_pulse_mode_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:745    .text.timer_single_pulse_mode_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:746    .text.timer_single_pulse_mode_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:750    .text.timer_single_pulse_mode_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:757    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccA0waiP.s:760    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:762    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:763    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:764    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:767    .text.timer_update_source_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:768    .text.timer_update_source_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:770    .text.timer_update_source_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:771    .text.timer_update_source_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:776    .text.timer_update_source_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:777    .text.timer_update_source_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:780    .text.timer_update_source_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:781    .text.timer_update_source_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:785    .text.timer_update_source_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:792    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccA0waiP.s:795    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:797    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:798    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:799    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:804    .text.timer_dma_enable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:805    .text.timer_dma_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:812    .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccA0waiP.s:815    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:817    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:818    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:819    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:821    .text.timer_dma_disable:0000000000000002 .L0 
     /tmp/ccA0waiP.s:824    .text.timer_dma_disable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:827    .text.timer_dma_disable:000000000000000a .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 126


     /tmp/ccA0waiP.s:828    .text.timer_dma_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:835    .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccA0waiP.s:838    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:840    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:841    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:842    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:845    .text.timer_channel_dma_request_source_select:0000000000000006 .L0 
     /tmp/ccA0waiP.s:846    .text.timer_channel_dma_request_source_select:0000000000000006 .L0 
     /tmp/ccA0waiP.s:848    .text.timer_channel_dma_request_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:849    .text.timer_channel_dma_request_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:854    .text.timer_channel_dma_request_source_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:855    .text.timer_channel_dma_request_source_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:858    .text.timer_channel_dma_request_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:859    .text.timer_channel_dma_request_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:863    .text.timer_channel_dma_request_source_select:000000000000001a .L0 
     /tmp/ccA0waiP.s:870    .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccA0waiP.s:873    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:875    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:876    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:877    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:883    .text.timer_dma_transfer_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:884    .text.timer_dma_transfer_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:886    .text.timer_dma_transfer_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:889    .text.timer_dma_transfer_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:892    .text.timer_dma_transfer_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:893    .text.timer_dma_transfer_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:900    .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccA0waiP.s:903    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccA0waiP.s:905    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccA0waiP.s:906    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccA0waiP.s:907    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccA0waiP.s:912    .text.timer_event_software_generate:0000000000000006 .L0 
     /tmp/ccA0waiP.s:913    .text.timer_event_software_generate:0000000000000008 .L0 
     /tmp/ccA0waiP.s:920    .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccA0waiP.s:923    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:925    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:926    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:927    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:929    .text.timer_break_struct_para_init:0000000000000004 .L0 
     /tmp/ccA0waiP.s:930    .text.timer_break_struct_para_init:0000000000000004 .L0 
     /tmp/ccA0waiP.s:932    .text.timer_break_struct_para_init:0000000000000008 .L0 
     /tmp/ccA0waiP.s:933    .text.timer_break_struct_para_init:0000000000000008 .L0 
     /tmp/ccA0waiP.s:935    .text.timer_break_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:936    .text.timer_break_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:938    .text.timer_break_struct_para_init:0000000000000010 .L0 
     /tmp/ccA0waiP.s:939    .text.timer_break_struct_para_init:0000000000000010 .L0 
     /tmp/ccA0waiP.s:941    .text.timer_break_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:942    .text.timer_break_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:944    .text.timer_break_struct_para_init:0000000000000018 .L0 
     /tmp/ccA0waiP.s:945    .text.timer_break_struct_para_init:0000000000000018 .L0 
     /tmp/ccA0waiP.s:947    .text.timer_break_struct_para_init:000000000000001c .L0 
     /tmp/ccA0waiP.s:948    .text.timer_break_struct_para_init:000000000000001e .L0 
     /tmp/ccA0waiP.s:955    .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccA0waiP.s:958    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:960    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:961    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:962    .text.timer_break_config:0000000000000000 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 127


     /tmp/ccA0waiP.s:976    .text.timer_break_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:978    .text.timer_break_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:979    .text.timer_break_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:986    .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccA0waiP.s:989    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:991    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:992    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:993    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:998    .text.timer_break_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:999    .text.timer_break_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1006   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccA0waiP.s:1009   .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1011   .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1012   .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1013   .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1019   .text.timer_break_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1020   .text.timer_break_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:1027   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccA0waiP.s:1030   .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1032   .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1033   .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1034   .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1039   .text.timer_automatic_output_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:1040   .text.timer_automatic_output_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1047   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccA0waiP.s:1050   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1052   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1053   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1054   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1060   .text.timer_automatic_output_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1061   .text.timer_automatic_output_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:1068   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccA0waiP.s:1071   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1073   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1074   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1075   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1078   .text.timer_primary_output_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:1079   .text.timer_primary_output_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:1085   .text.timer_primary_output_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:1088   .text.timer_primary_output_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:1089   .text.timer_primary_output_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:1094   .text.timer_primary_output_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:1101   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccA0waiP.s:1104   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1106   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1107   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1108   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1111   .text.timer_channel_control_shadow_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:1112   .text.timer_channel_control_shadow_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:1116   .text.timer_channel_control_shadow_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:1119   .text.timer_channel_control_shadow_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:1120   .text.timer_channel_control_shadow_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:1124   .text.timer_channel_control_shadow_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:1131   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccA0waiP.s:1134   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1136   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1137   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 128


     /tmp/ccA0waiP.s:1138   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1140   .text.timer_channel_control_shadow_update_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:1141   .text.timer_channel_control_shadow_update_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:1147   .text.timer_channel_control_shadow_update_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:1148   .text.timer_channel_control_shadow_update_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:1151   .text.timer_channel_control_shadow_update_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:1154   .text.timer_channel_control_shadow_update_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:1155   .text.timer_channel_control_shadow_update_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:1159   .text.timer_channel_control_shadow_update_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:1160   .text.timer_channel_control_shadow_update_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:1161   .text.timer_channel_control_shadow_update_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:1168   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccA0waiP.s:1171   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1173   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1174   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1175   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1177   .text.timer_channel_output_struct_para_init:0000000000000004 .L0 
     /tmp/ccA0waiP.s:1178   .text.timer_channel_output_struct_para_init:0000000000000004 .L0 
     /tmp/ccA0waiP.s:1180   .text.timer_channel_output_struct_para_init:0000000000000008 .L0 
     /tmp/ccA0waiP.s:1181   .text.timer_channel_output_struct_para_init:0000000000000008 .L0 
     /tmp/ccA0waiP.s:1183   .text.timer_channel_output_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:1184   .text.timer_channel_output_struct_para_init:000000000000000c .L0 
     /tmp/ccA0waiP.s:1186   .text.timer_channel_output_struct_para_init:0000000000000010 .L0 
     /tmp/ccA0waiP.s:1187   .text.timer_channel_output_struct_para_init:0000000000000010 .L0 
     /tmp/ccA0waiP.s:1189   .text.timer_channel_output_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1190   .text.timer_channel_output_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1192   .text.timer_channel_output_struct_para_init:0000000000000018 .L0 
     /tmp/ccA0waiP.s:1193   .text.timer_channel_output_struct_para_init:000000000000001a .L0 
     /tmp/ccA0waiP.s:1200   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccA0waiP.s:1203   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1205   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1206   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1214   .text.timer_channel_output_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1215   .text.timer_channel_output_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1221   .text.timer_channel_output_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1222   .text.timer_channel_output_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1224   .text.timer_channel_output_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1226   .text.timer_channel_output_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:1228   .text.timer_channel_output_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1230   .text.timer_channel_output_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:1233   .text.timer_channel_output_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:1234   .text.timer_channel_output_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:1237   .text.timer_channel_output_config:0000000000000030 .L0 
     /tmp/ccA0waiP.s:1239   .text.timer_channel_output_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:1242   .text.timer_channel_output_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:1243   .text.timer_channel_output_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:1245   .text.timer_channel_output_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:1247   .text.timer_channel_output_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:1249   .text.timer_channel_output_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:1252   .text.timer_channel_output_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:1253   .text.timer_channel_output_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:1257   .text.timer_channel_output_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:1258   .text.timer_channel_output_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:1262   .text.timer_channel_output_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:1263   .text.timer_channel_output_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:1268   .text.timer_channel_output_config:0000000000000058 .L0 
     /tmp/ccA0waiP.s:1269   .text.timer_channel_output_config:0000000000000058 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 129


     /tmp/ccA0waiP.s:1271   .text.timer_channel_output_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:1273   .text.timer_channel_output_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:1275   .text.timer_channel_output_config:0000000000000062 .L0 
     /tmp/ccA0waiP.s:1278   .text.timer_channel_output_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:1279   .text.timer_channel_output_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:1281   .text.timer_channel_output_config:000000000000006a .L0 
     /tmp/ccA0waiP.s:1283   .text.timer_channel_output_config:000000000000006c .L0 
     /tmp/ccA0waiP.s:1285   .text.timer_channel_output_config:000000000000006e .L0 
     /tmp/ccA0waiP.s:1288   .text.timer_channel_output_config:0000000000000072 .L0 
     /tmp/ccA0waiP.s:1289   .text.timer_channel_output_config:0000000000000072 .L0 
     /tmp/ccA0waiP.s:1291   .text.timer_channel_output_config:0000000000000074 .L0 
     /tmp/ccA0waiP.s:1295   .text.timer_channel_output_config:000000000000007c .L0 
     /tmp/ccA0waiP.s:1298   .text.timer_channel_output_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:1299   .text.timer_channel_output_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:1303   .text.timer_channel_output_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:1304   .text.timer_channel_output_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:1308   .text.timer_channel_output_config:000000000000008c .L0 
     /tmp/ccA0waiP.s:1309   .text.timer_channel_output_config:000000000000008c .L0 
     /tmp/ccA0waiP.s:1313   .text.timer_channel_output_config:0000000000000092 .L0 
     /tmp/ccA0waiP.s:1317   .text.timer_channel_output_config:0000000000000094 .L0 
     /tmp/ccA0waiP.s:1318   .text.timer_channel_output_config:0000000000000094 .L0 
     /tmp/ccA0waiP.s:1320   .text.timer_channel_output_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:1322   .text.timer_channel_output_config:000000000000009a .L0 
     /tmp/ccA0waiP.s:1324   .text.timer_channel_output_config:000000000000009e .L0 
     /tmp/ccA0waiP.s:1327   .text.timer_channel_output_config:00000000000000a2 .L0 
     /tmp/ccA0waiP.s:1328   .text.timer_channel_output_config:00000000000000a2 .L0 
     /tmp/ccA0waiP.s:1330   .text.timer_channel_output_config:00000000000000a6 .L0 
     /tmp/ccA0waiP.s:1334   .text.timer_channel_output_config:00000000000000ae .L0 
     /tmp/ccA0waiP.s:1337   .text.timer_channel_output_config:00000000000000b4 .L0 
     /tmp/ccA0waiP.s:1338   .text.timer_channel_output_config:00000000000000b4 .L0 
     /tmp/ccA0waiP.s:1342   .text.timer_channel_output_config:00000000000000ba .L0 
     /tmp/ccA0waiP.s:1343   .text.timer_channel_output_config:00000000000000ba .L0 
     /tmp/ccA0waiP.s:1347   .text.timer_channel_output_config:00000000000000c0 .L0 
     /tmp/ccA0waiP.s:1348   .text.timer_channel_output_config:00000000000000c0 .L0 
     /tmp/ccA0waiP.s:1352   .text.timer_channel_output_config:00000000000000c4 .L0 
     /tmp/ccA0waiP.s:1353   .text.timer_channel_output_config:00000000000000c4 .L0 
     /tmp/ccA0waiP.s:1357   .text.timer_channel_output_config:00000000000000ca .L0 
     /tmp/ccA0waiP.s:1361   .text.timer_channel_output_config:00000000000000cc .L0 
     /tmp/ccA0waiP.s:1362   .text.timer_channel_output_config:00000000000000cc .L0 
     /tmp/ccA0waiP.s:1364   .text.timer_channel_output_config:00000000000000ce .L0 
     /tmp/ccA0waiP.s:1366   .text.timer_channel_output_config:00000000000000d2 .L0 
     /tmp/ccA0waiP.s:1368   .text.timer_channel_output_config:00000000000000d6 .L0 
     /tmp/ccA0waiP.s:1371   .text.timer_channel_output_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:1372   .text.timer_channel_output_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:1374   .text.timer_channel_output_config:00000000000000dc .L0 
     /tmp/ccA0waiP.s:1376   .text.timer_channel_output_config:00000000000000de .L0 
     /tmp/ccA0waiP.s:1378   .text.timer_channel_output_config:00000000000000e0 .L0 
     /tmp/ccA0waiP.s:1381   .text.timer_channel_output_config:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:1382   .text.timer_channel_output_config:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:1384   .text.timer_channel_output_config:00000000000000e6 .L0 
     /tmp/ccA0waiP.s:1388   .text.timer_channel_output_config:00000000000000ee .L0 
     /tmp/ccA0waiP.s:1391   .text.timer_channel_output_config:00000000000000f4 .L0 
     /tmp/ccA0waiP.s:1392   .text.timer_channel_output_config:00000000000000f4 .L0 
     /tmp/ccA0waiP.s:1396   .text.timer_channel_output_config:00000000000000fa .L0 
     /tmp/ccA0waiP.s:1397   .text.timer_channel_output_config:00000000000000fa .L0 
     /tmp/ccA0waiP.s:1401   .text.timer_channel_output_config:00000000000000fe .L0 
     /tmp/ccA0waiP.s:1402   .text.timer_channel_output_config:00000000000000fe .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 130


     /tmp/ccA0waiP.s:1406   .text.timer_channel_output_config:0000000000000106 .L0 
     /tmp/ccA0waiP.s:1410   .text.timer_channel_output_config:0000000000000108 .L0 
     /tmp/ccA0waiP.s:1411   .text.timer_channel_output_config:0000000000000108 .L0 
     /tmp/ccA0waiP.s:1413   .text.timer_channel_output_config:000000000000010a .L0 
     /tmp/ccA0waiP.s:1415   .text.timer_channel_output_config:000000000000010e .L0 
     /tmp/ccA0waiP.s:1417   .text.timer_channel_output_config:0000000000000112 .L0 
     /tmp/ccA0waiP.s:1420   .text.timer_channel_output_config:0000000000000118 .L0 
     /tmp/ccA0waiP.s:1421   .text.timer_channel_output_config:0000000000000118 .L0 
     /tmp/ccA0waiP.s:1423   .text.timer_channel_output_config:000000000000011a .L0 
     /tmp/ccA0waiP.s:1425   .text.timer_channel_output_config:000000000000011c .L0 
     /tmp/ccA0waiP.s:1427   .text.timer_channel_output_config:000000000000011e .L0 
     /tmp/ccA0waiP.s:1430   .text.timer_channel_output_config:0000000000000122 .L0 
     /tmp/ccA0waiP.s:1431   .text.timer_channel_output_config:0000000000000122 .L0 
     /tmp/ccA0waiP.s:1433   .text.timer_channel_output_config:0000000000000124 .L0 
     /tmp/ccA0waiP.s:1435   .text.timer_channel_output_config:0000000000000128 .L0 
     /tmp/ccA0waiP.s:1438   .text.timer_channel_output_config:000000000000012e .L0 
     /tmp/ccA0waiP.s:1439   .text.timer_channel_output_config:000000000000012e .L0 
     /tmp/ccA0waiP.s:1441   .text.timer_channel_output_config:0000000000000130 .L0 
     /tmp/ccA0waiP.s:1443   .text.timer_channel_output_config:0000000000000132 .L0 
     /tmp/ccA0waiP.s:1446   .text.timer_channel_output_config:0000000000000136 .L0 
     /tmp/ccA0waiP.s:1447   .text.timer_channel_output_config:0000000000000136 .L0 
     /tmp/ccA0waiP.s:1449   .text.timer_channel_output_config:000000000000013a .L0 
     /tmp/ccA0waiP.s:1451   .text.timer_channel_output_config:000000000000013e .L0 
     /tmp/ccA0waiP.s:1454   .text.timer_channel_output_config:0000000000000146 .L0 
     /tmp/ccA0waiP.s:1455   .text.timer_channel_output_config:0000000000000146 .L0 
     /tmp/ccA0waiP.s:1458   .text.timer_channel_output_config:000000000000014a .L0 
     /tmp/ccA0waiP.s:1460   .text.timer_channel_output_config:000000000000014c .L0 
     /tmp/ccA0waiP.s:1463   .text.timer_channel_output_config:0000000000000152 .L0 
     /tmp/ccA0waiP.s:1464   .text.timer_channel_output_config:0000000000000152 .L0 
     /tmp/ccA0waiP.s:1470   .text.timer_channel_output_config:0000000000000162 .L0 
     /tmp/ccA0waiP.s:1471   .text.timer_channel_output_config:0000000000000162 .L0 
     /tmp/ccA0waiP.s:1478   .text.timer_channel_output_config:000000000000016e .L0 
     /tmp/ccA0waiP.s:1479   .text.timer_channel_output_config:000000000000016e .L0 
     /tmp/ccA0waiP.s:1481   .text.timer_channel_output_config:0000000000000170 .L0 
     /tmp/ccA0waiP.s:1483   .text.timer_channel_output_config:0000000000000174 .L0 
     /tmp/ccA0waiP.s:1485   .text.timer_channel_output_config:0000000000000178 .L0 
     /tmp/ccA0waiP.s:1488   .text.timer_channel_output_config:000000000000017c .L0 
     /tmp/ccA0waiP.s:1489   .text.timer_channel_output_config:000000000000017c .L0 
     /tmp/ccA0waiP.s:1491   .text.timer_channel_output_config:0000000000000180 .L0 
     /tmp/ccA0waiP.s:1493   .text.timer_channel_output_config:0000000000000184 .L0 
     /tmp/ccA0waiP.s:1495   .text.timer_channel_output_config:0000000000000188 .L0 
     /tmp/ccA0waiP.s:1498   .text.timer_channel_output_config:0000000000000190 .L0 
     /tmp/ccA0waiP.s:1499   .text.timer_channel_output_config:0000000000000190 .L0 
     /tmp/ccA0waiP.s:1504   .text.timer_channel_output_config:0000000000000196 .L0 
     /tmp/ccA0waiP.s:1505   .text.timer_channel_output_config:0000000000000196 .L0 
     /tmp/ccA0waiP.s:1509   .text.timer_channel_output_config:000000000000019c .L0 
     /tmp/ccA0waiP.s:1510   .text.timer_channel_output_config:000000000000019c .L0 
     /tmp/ccA0waiP.s:1514   .text.timer_channel_output_config:00000000000001a8 .L0 
     /tmp/ccA0waiP.s:1515   .text.timer_channel_output_config:00000000000001a8 .L0 
     /tmp/ccA0waiP.s:1519   .text.timer_channel_output_config:00000000000001b2 .L0 
     /tmp/ccA0waiP.s:1520   .text.timer_channel_output_config:00000000000001b2 .L0 
     /tmp/ccA0waiP.s:1524   .text.timer_channel_output_config:00000000000001be .L0 
     /tmp/ccA0waiP.s:1525   .text.timer_channel_output_config:00000000000001be .L0 
     /tmp/ccA0waiP.s:1532   .text.timer_channel_output_config:00000000000001ca .L0 
     /tmp/ccA0waiP.s:1533   .text.timer_channel_output_config:00000000000001ca .L0 
     /tmp/ccA0waiP.s:1535   .text.timer_channel_output_config:00000000000001cc .L0 
     /tmp/ccA0waiP.s:1537   .text.timer_channel_output_config:00000000000001d0 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 131


     /tmp/ccA0waiP.s:1539   .text.timer_channel_output_config:00000000000001d2 .L0 
     /tmp/ccA0waiP.s:1542   .text.timer_channel_output_config:00000000000001d8 .L0 
     /tmp/ccA0waiP.s:1543   .text.timer_channel_output_config:00000000000001d8 .L0 
     /tmp/ccA0waiP.s:1545   .text.timer_channel_output_config:00000000000001da .L0 
     /tmp/ccA0waiP.s:1547   .text.timer_channel_output_config:00000000000001dc .L0 
     /tmp/ccA0waiP.s:1549   .text.timer_channel_output_config:00000000000001e0 .L0 
     /tmp/ccA0waiP.s:1552   .text.timer_channel_output_config:00000000000001e4 .L0 
     /tmp/ccA0waiP.s:1553   .text.timer_channel_output_config:00000000000001e4 .L0 
     /tmp/ccA0waiP.s:1555   .text.timer_channel_output_config:00000000000001e8 .L0 
     /tmp/ccA0waiP.s:1557   .text.timer_channel_output_config:00000000000001ec .L0 
     /tmp/ccA0waiP.s:1559   .text.timer_channel_output_config:00000000000001f0 .L0 
     /tmp/ccA0waiP.s:1562   .text.timer_channel_output_config:00000000000001f6 .L0 
     /tmp/ccA0waiP.s:1563   .text.timer_channel_output_config:00000000000001f6 .L0 
     /tmp/ccA0waiP.s:1565   .text.timer_channel_output_config:00000000000001fa .L0 
     /tmp/ccA0waiP.s:1567   .text.timer_channel_output_config:00000000000001fc .L0 
     /tmp/ccA0waiP.s:1569   .text.timer_channel_output_config:0000000000000200 .L0 
     /tmp/ccA0waiP.s:1572   .text.timer_channel_output_config:0000000000000206 .L0 
     /tmp/ccA0waiP.s:1573   .text.timer_channel_output_config:0000000000000206 .L0 
     /tmp/ccA0waiP.s:1575   .text.timer_channel_output_config:000000000000020a .L0 
     /tmp/ccA0waiP.s:1577   .text.timer_channel_output_config:000000000000020c .L0 
     /tmp/ccA0waiP.s:1580   .text.timer_channel_output_config:0000000000000212 .L0 
     /tmp/ccA0waiP.s:1581   .text.timer_channel_output_config:0000000000000212 .L0 
     /tmp/ccA0waiP.s:1583   .text.timer_channel_output_config:0000000000000216 .L0 
     /tmp/ccA0waiP.s:1585   .text.timer_channel_output_config:000000000000021a .L0 
     /tmp/ccA0waiP.s:1588   .text.timer_channel_output_config:000000000000021c .L0 
     /tmp/ccA0waiP.s:1591   .text.timer_channel_output_config:0000000000000222 .L0 
     /tmp/ccA0waiP.s:1592   .text.timer_channel_output_config:0000000000000222 .L0 
     /tmp/ccA0waiP.s:1595   .text.timer_channel_output_config:0000000000000228 .L0 
     /tmp/ccA0waiP.s:1597   .text.timer_channel_output_config:000000000000022a .L0 
     /tmp/ccA0waiP.s:1600   .text.timer_channel_output_config:0000000000000230 .L0 
     /tmp/ccA0waiP.s:1601   .text.timer_channel_output_config:0000000000000230 .L0 
     /tmp/ccA0waiP.s:1608   .text.timer_channel_output_config:000000000000023c .L0 
     /tmp/ccA0waiP.s:1609   .text.timer_channel_output_config:000000000000023c .L0 
     /tmp/ccA0waiP.s:1615   .text.timer_channel_output_config:000000000000024a .L0 
     /tmp/ccA0waiP.s:1616   .text.timer_channel_output_config:000000000000024a .L0 
     /tmp/ccA0waiP.s:1618   .text.timer_channel_output_config:000000000000024e .L0 
     /tmp/ccA0waiP.s:1620   .text.timer_channel_output_config:0000000000000252 .L0 
     /tmp/ccA0waiP.s:1622   .text.timer_channel_output_config:0000000000000254 .L0 
     /tmp/ccA0waiP.s:1625   .text.timer_channel_output_config:000000000000025c .L0 
     /tmp/ccA0waiP.s:1632   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccA0waiP.s:1635   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1637   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1638   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1646   .text.timer_channel_output_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1647   .text.timer_channel_output_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1653   .text.timer_channel_output_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1654   .text.timer_channel_output_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1656   .text.timer_channel_output_mode_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:1659   .text.timer_channel_output_mode_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1662   .text.timer_channel_output_mode_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1663   .text.timer_channel_output_mode_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1669   .text.timer_channel_output_mode_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:1670   .text.timer_channel_output_mode_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:1676   .text.timer_channel_output_mode_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:1677   .text.timer_channel_output_mode_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:1679   .text.timer_channel_output_mode_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:1682   .text.timer_channel_output_mode_config:0000000000000038 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 132


     /tmp/ccA0waiP.s:1685   .text.timer_channel_output_mode_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:1689   .text.timer_channel_output_mode_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:1690   .text.timer_channel_output_mode_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:1694   .text.timer_channel_output_mode_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:1695   .text.timer_channel_output_mode_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:1700   .text.timer_channel_output_mode_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:1704   .text.timer_channel_output_mode_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:1705   .text.timer_channel_output_mode_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:1709   .text.timer_channel_output_mode_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:1710   .text.timer_channel_output_mode_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:1715   .text.timer_channel_output_mode_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:1716   .text.timer_channel_output_mode_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:1723   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccA0waiP.s:1726   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1728   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1729   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1737   .text.timer_channel_output_pulse_value_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1738   .text.timer_channel_output_pulse_value_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1740   .text.timer_channel_output_pulse_value_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:1741   .text.timer_channel_output_pulse_value_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:1746   .text.timer_channel_output_pulse_value_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:1747   .text.timer_channel_output_pulse_value_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:1749   .text.timer_channel_output_pulse_value_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:1752   .text.timer_channel_output_pulse_value_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1753   .text.timer_channel_output_pulse_value_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1755   .text.timer_channel_output_pulse_value_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:1758   .text.timer_channel_output_pulse_value_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1759   .text.timer_channel_output_pulse_value_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1761   .text.timer_channel_output_pulse_value_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:1762   .text.timer_channel_output_pulse_value_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1769   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccA0waiP.s:1772   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1774   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1775   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1783   .text.timer_channel_output_shadow_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1784   .text.timer_channel_output_shadow_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1790   .text.timer_channel_output_shadow_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:1791   .text.timer_channel_output_shadow_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:1793   .text.timer_channel_output_shadow_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1796   .text.timer_channel_output_shadow_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:1799   .text.timer_channel_output_shadow_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:1800   .text.timer_channel_output_shadow_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:1806   .text.timer_channel_output_shadow_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:1807   .text.timer_channel_output_shadow_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:1813   .text.timer_channel_output_shadow_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:1814   .text.timer_channel_output_shadow_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:1816   .text.timer_channel_output_shadow_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:1819   .text.timer_channel_output_shadow_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:1822   .text.timer_channel_output_shadow_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:1826   .text.timer_channel_output_shadow_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:1827   .text.timer_channel_output_shadow_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:1831   .text.timer_channel_output_shadow_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:1832   .text.timer_channel_output_shadow_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:1837   .text.timer_channel_output_shadow_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:1841   .text.timer_channel_output_shadow_config:0000000000000050 .L0 
     /tmp/ccA0waiP.s:1842   .text.timer_channel_output_shadow_config:0000000000000050 .L0 
     /tmp/ccA0waiP.s:1846   .text.timer_channel_output_shadow_config:0000000000000056 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 133


     /tmp/ccA0waiP.s:1847   .text.timer_channel_output_shadow_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:1852   .text.timer_channel_output_shadow_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:1853   .text.timer_channel_output_shadow_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:1860   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccA0waiP.s:1863   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1865   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1866   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1874   .text.timer_channel_output_fast_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1875   .text.timer_channel_output_fast_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1877   .text.timer_channel_output_fast_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:1880   .text.timer_channel_output_fast_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:1883   .text.timer_channel_output_fast_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1884   .text.timer_channel_output_fast_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1888   .text.timer_channel_output_fast_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:1889   .text.timer_channel_output_fast_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:1895   .text.timer_channel_output_fast_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:1896   .text.timer_channel_output_fast_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:1898   .text.timer_channel_output_fast_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:1901   .text.timer_channel_output_fast_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:1904   .text.timer_channel_output_fast_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:1905   .text.timer_channel_output_fast_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:1909   .text.timer_channel_output_fast_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:1913   .text.timer_channel_output_fast_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:1914   .text.timer_channel_output_fast_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:1918   .text.timer_channel_output_fast_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:1919   .text.timer_channel_output_fast_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:1924   .text.timer_channel_output_fast_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:1928   .text.timer_channel_output_fast_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:1929   .text.timer_channel_output_fast_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:1933   .text.timer_channel_output_fast_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:1934   .text.timer_channel_output_fast_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:1939   .text.timer_channel_output_fast_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:1940   .text.timer_channel_output_fast_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:1947   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccA0waiP.s:1950   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1952   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1953   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:1961   .text.timer_channel_output_clear_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1962   .text.timer_channel_output_clear_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:1968   .text.timer_channel_output_clear_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1969   .text.timer_channel_output_clear_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:1971   .text.timer_channel_output_clear_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:1974   .text.timer_channel_output_clear_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:1977   .text.timer_channel_output_clear_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1978   .text.timer_channel_output_clear_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1984   .text.timer_channel_output_clear_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:1985   .text.timer_channel_output_clear_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:1991   .text.timer_channel_output_clear_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:1992   .text.timer_channel_output_clear_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:1994   .text.timer_channel_output_clear_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:1997   .text.timer_channel_output_clear_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:2000   .text.timer_channel_output_clear_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2004   .text.timer_channel_output_clear_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2005   .text.timer_channel_output_clear_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2009   .text.timer_channel_output_clear_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2010   .text.timer_channel_output_clear_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2015   .text.timer_channel_output_clear_config:000000000000004c .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 134


     /tmp/ccA0waiP.s:2019   .text.timer_channel_output_clear_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2020   .text.timer_channel_output_clear_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2024   .text.timer_channel_output_clear_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:2025   .text.timer_channel_output_clear_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:2030   .text.timer_channel_output_clear_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:2031   .text.timer_channel_output_clear_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:2038   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccA0waiP.s:2041   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2043   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2044   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2052   .text.timer_channel_output_polarity_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2053   .text.timer_channel_output_polarity_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2059   .text.timer_channel_output_polarity_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2060   .text.timer_channel_output_polarity_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2062   .text.timer_channel_output_polarity_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2065   .text.timer_channel_output_polarity_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2068   .text.timer_channel_output_polarity_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2069   .text.timer_channel_output_polarity_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2075   .text.timer_channel_output_polarity_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2076   .text.timer_channel_output_polarity_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2078   .text.timer_channel_output_polarity_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:2081   .text.timer_channel_output_polarity_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:2084   .text.timer_channel_output_polarity_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2085   .text.timer_channel_output_polarity_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2089   .text.timer_channel_output_polarity_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2093   .text.timer_channel_output_polarity_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2094   .text.timer_channel_output_polarity_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2096   .text.timer_channel_output_polarity_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2099   .text.timer_channel_output_polarity_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:2102   .text.timer_channel_output_polarity_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2103   .text.timer_channel_output_polarity_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2107   .text.timer_channel_output_polarity_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:2111   .text.timer_channel_output_polarity_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2112   .text.timer_channel_output_polarity_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2116   .text.timer_channel_output_polarity_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:2117   .text.timer_channel_output_polarity_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:2122   .text.timer_channel_output_polarity_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2123   .text.timer_channel_output_polarity_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:2130   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccA0waiP.s:2133   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2135   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2136   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2142   .text.timer_channel_complementary_output_polarity_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:2143   .text.timer_channel_complementary_output_polarity_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:2149   .text.timer_channel_complementary_output_polarity_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:2150   .text.timer_channel_complementary_output_polarity_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:2152   .text.timer_channel_complementary_output_polarity_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:2155   .text.timer_channel_complementary_output_polarity_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2158   .text.timer_channel_complementary_output_polarity_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2159   .text.timer_channel_complementary_output_polarity_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2165   .text.timer_channel_complementary_output_polarity_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2166   .text.timer_channel_complementary_output_polarity_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2168   .text.timer_channel_complementary_output_polarity_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2171   .text.timer_channel_complementary_output_polarity_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2174   .text.timer_channel_complementary_output_polarity_config:0000000000000030 .L0 
     /tmp/ccA0waiP.s:2175   .text.timer_channel_complementary_output_polarity_config:0000000000000030 .L0 
     /tmp/ccA0waiP.s:2179   .text.timer_channel_complementary_output_polarity_config:0000000000000036 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 135


     /tmp/ccA0waiP.s:2183   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:2184   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:2188   .text.timer_channel_complementary_output_polarity_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2189   .text.timer_channel_complementary_output_polarity_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2194   .text.timer_channel_complementary_output_polarity_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2195   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2202   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccA0waiP.s:2205   .text.timer_channel_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2207   .text.timer_channel_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2208   .text.timer_channel_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2216   .text.timer_channel_output_state_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2217   .text.timer_channel_output_state_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2223   .text.timer_channel_output_state_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2224   .text.timer_channel_output_state_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2226   .text.timer_channel_output_state_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2229   .text.timer_channel_output_state_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2232   .text.timer_channel_output_state_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2233   .text.timer_channel_output_state_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2239   .text.timer_channel_output_state_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2240   .text.timer_channel_output_state_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2242   .text.timer_channel_output_state_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:2245   .text.timer_channel_output_state_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:2248   .text.timer_channel_output_state_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:2249   .text.timer_channel_output_state_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:2253   .text.timer_channel_output_state_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:2257   .text.timer_channel_output_state_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2258   .text.timer_channel_output_state_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2260   .text.timer_channel_output_state_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2263   .text.timer_channel_output_state_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2266   .text.timer_channel_output_state_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2267   .text.timer_channel_output_state_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2271   .text.timer_channel_output_state_config:000000000000004a .L0 
     /tmp/ccA0waiP.s:2275   .text.timer_channel_output_state_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:2276   .text.timer_channel_output_state_config:000000000000004c .L0 
     /tmp/ccA0waiP.s:2280   .text.timer_channel_output_state_config:0000000000000052 .L0 
     /tmp/ccA0waiP.s:2281   .text.timer_channel_output_state_config:0000000000000052 .L0 
     /tmp/ccA0waiP.s:2286   .text.timer_channel_output_state_config:0000000000000058 .L0 
     /tmp/ccA0waiP.s:2287   .text.timer_channel_output_state_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2294   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccA0waiP.s:2297   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2299   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2300   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2306   .text.timer_channel_complementary_output_state_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:2307   .text.timer_channel_complementary_output_state_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:2309   .text.timer_channel_complementary_output_state_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:2312   .text.timer_channel_complementary_output_state_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:2315   .text.timer_channel_complementary_output_state_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:2316   .text.timer_channel_complementary_output_state_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:2320   .text.timer_channel_complementary_output_state_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2321   .text.timer_channel_complementary_output_state_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:2327   .text.timer_channel_complementary_output_state_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2328   .text.timer_channel_complementary_output_state_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2330   .text.timer_channel_complementary_output_state_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2333   .text.timer_channel_complementary_output_state_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2336   .text.timer_channel_complementary_output_state_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:2337   .text.timer_channel_complementary_output_state_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:2341   .text.timer_channel_complementary_output_state_config:0000000000000032 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 136


     /tmp/ccA0waiP.s:2345   .text.timer_channel_complementary_output_state_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2346   .text.timer_channel_complementary_output_state_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2350   .text.timer_channel_complementary_output_state_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2351   .text.timer_channel_complementary_output_state_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2356   .text.timer_channel_complementary_output_state_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:2357   .text.timer_channel_complementary_output_state_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:2364   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccA0waiP.s:2367   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2369   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2370   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2371   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2373   .text.timer_channel_input_struct_para_init:0000000000000002 .L0 
     /tmp/ccA0waiP.s:2375   .text.timer_channel_input_struct_para_init:0000000000000006 .L0 
     /tmp/ccA0waiP.s:2376   .text.timer_channel_input_struct_para_init:0000000000000006 .L0 
     /tmp/ccA0waiP.s:2378   .text.timer_channel_input_struct_para_init:000000000000000a .L0 
     /tmp/ccA0waiP.s:2379   .text.timer_channel_input_struct_para_init:000000000000000a .L0 
     /tmp/ccA0waiP.s:2381   .text.timer_channel_input_struct_para_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:2382   .text.timer_channel_input_struct_para_init:000000000000000e .L0 
     /tmp/ccA0waiP.s:2384   .text.timer_channel_input_struct_para_init:0000000000000012 .L0 
     /tmp/ccA0waiP.s:2385   .text.timer_channel_input_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2392   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccA0waiP.s:2395   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2397   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2398   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2406   .text.timer_channel_input_capture_prescaler_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2407   .text.timer_channel_input_capture_prescaler_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2413   .text.timer_channel_input_capture_prescaler_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2414   .text.timer_channel_input_capture_prescaler_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2416   .text.timer_channel_input_capture_prescaler_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2419   .text.timer_channel_input_capture_prescaler_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2422   .text.timer_channel_input_capture_prescaler_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2423   .text.timer_channel_input_capture_prescaler_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2434   .text.timer_channel_input_capture_prescaler_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:2435   .text.timer_channel_input_capture_prescaler_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:2439   .text.timer_channel_input_capture_prescaler_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2440   .text.timer_channel_input_capture_prescaler_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2446   .text.timer_channel_input_capture_prescaler_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:2450   .text.timer_channel_input_capture_prescaler_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2451   .text.timer_channel_input_capture_prescaler_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2455   .text.timer_channel_input_capture_prescaler_config:000000000000004a .L0 
     /tmp/ccA0waiP.s:2456   .text.timer_channel_input_capture_prescaler_config:000000000000004a .L0 
     /tmp/ccA0waiP.s:2462   .text.timer_channel_input_capture_prescaler_config:0000000000000050 .L0 
     /tmp/ccA0waiP.s:2463   .text.timer_channel_input_capture_prescaler_config:0000000000000052 .L0 
     /tmp/ccA0waiP.s:2470   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccA0waiP.s:2473   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2475   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2476   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2484   .text.timer_input_capture_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:2485   .text.timer_input_capture_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:2491   .text.timer_input_capture_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2492   .text.timer_input_capture_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2498   .text.timer_input_capture_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2499   .text.timer_input_capture_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2501   .text.timer_input_capture_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:2503   .text.timer_input_capture_config:0000000000000030 .L0 
     /tmp/ccA0waiP.s:2505   .text.timer_input_capture_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2507   .text.timer_input_capture_config:0000000000000036 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 137


     /tmp/ccA0waiP.s:2510   .text.timer_input_capture_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2511   .text.timer_input_capture_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2513   .text.timer_input_capture_config:000000000000003c .L0 
     /tmp/ccA0waiP.s:2515   .text.timer_input_capture_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2518   .text.timer_input_capture_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2519   .text.timer_input_capture_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2521   .text.timer_input_capture_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2523   .text.timer_input_capture_config:000000000000004a .L0 
     /tmp/ccA0waiP.s:2526   .text.timer_input_capture_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2527   .text.timer_input_capture_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2533   .text.timer_input_capture_config:0000000000000058 .L0 
     /tmp/ccA0waiP.s:2534   .text.timer_input_capture_config:0000000000000058 .L0 
     /tmp/ccA0waiP.s:2536   .text.timer_input_capture_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2538   .text.timer_input_capture_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:2541   .text.timer_input_capture_config:0000000000000060 .L0 
     /tmp/ccA0waiP.s:2542   .text.timer_input_capture_config:0000000000000060 .L0 
     /tmp/ccA0waiP.s:2548   .text.timer_input_capture_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:2549   .text.timer_input_capture_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:2555   .text.timer_input_capture_config:0000000000000074 .L0 
     /tmp/ccA0waiP.s:2556   .text.timer_input_capture_config:0000000000000074 .L0 
     /tmp/ccA0waiP.s:2558   .text.timer_input_capture_config:0000000000000076 .L0 
     /tmp/ccA0waiP.s:2560   .text.timer_input_capture_config:000000000000007a .L0 
     /tmp/ccA0waiP.s:2562   .text.timer_input_capture_config:000000000000007e .L0 
     /tmp/ccA0waiP.s:2565   .text.timer_input_capture_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:2566   .text.timer_input_capture_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:2568   .text.timer_input_capture_config:0000000000000084 .L0 
     /tmp/ccA0waiP.s:2570   .text.timer_input_capture_config:0000000000000086 .L0 
     /tmp/ccA0waiP.s:2572   .text.timer_input_capture_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:2575   .text.timer_input_capture_config:000000000000008e .L0 
     /tmp/ccA0waiP.s:2576   .text.timer_input_capture_config:000000000000008e .L0 
     /tmp/ccA0waiP.s:2580   .text.timer_input_capture_config:0000000000000094 .L0 
     /tmp/ccA0waiP.s:2581   .text.timer_input_capture_config:0000000000000094 .L0 
     /tmp/ccA0waiP.s:2583   .text.timer_input_capture_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:2585   .text.timer_input_capture_config:000000000000009a .L0 
     /tmp/ccA0waiP.s:2588   .text.timer_input_capture_config:000000000000009e .L0 
     /tmp/ccA0waiP.s:2591   .text.timer_input_capture_config:00000000000000a4 .L0 
     /tmp/ccA0waiP.s:2592   .text.timer_input_capture_config:00000000000000a4 .L0 
     /tmp/ccA0waiP.s:2594   .text.timer_input_capture_config:00000000000000a6 .L0 
     /tmp/ccA0waiP.s:2596   .text.timer_input_capture_config:00000000000000a8 .L0 
     /tmp/ccA0waiP.s:2599   .text.timer_input_capture_config:00000000000000ac .L0 
     /tmp/ccA0waiP.s:2600   .text.timer_input_capture_config:00000000000000ac .L0 
     /tmp/ccA0waiP.s:2606   .text.timer_input_capture_config:00000000000000b6 .L0 
     /tmp/ccA0waiP.s:2607   .text.timer_input_capture_config:00000000000000b6 .L0 
     /tmp/ccA0waiP.s:2611   .text.timer_input_capture_config:00000000000000bc .L0 
     /tmp/ccA0waiP.s:2612   .text.timer_input_capture_config:00000000000000bc .L0 
     /tmp/ccA0waiP.s:2616   .text.timer_input_capture_config:00000000000000c4 .L0 
     /tmp/ccA0waiP.s:2617   .text.timer_input_capture_config:00000000000000c4 .L0 
     /tmp/ccA0waiP.s:2621   .text.timer_input_capture_config:00000000000000cc .L0 
     /tmp/ccA0waiP.s:2622   .text.timer_input_capture_config:00000000000000cc .L0 
     /tmp/ccA0waiP.s:2624   .text.timer_input_capture_config:00000000000000ce .L0 
     /tmp/ccA0waiP.s:2627   .text.timer_input_capture_config:00000000000000d4 .L0 
     /tmp/ccA0waiP.s:2630   .text.timer_input_capture_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:2631   .text.timer_input_capture_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:2633   .text.timer_input_capture_config:00000000000000dc .L0 
     /tmp/ccA0waiP.s:2635   .text.timer_input_capture_config:00000000000000e0 .L0 
     /tmp/ccA0waiP.s:2637   .text.timer_input_capture_config:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:2640   .text.timer_input_capture_config:00000000000000ea .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 138


     /tmp/ccA0waiP.s:2641   .text.timer_input_capture_config:00000000000000ea .L0 
     /tmp/ccA0waiP.s:2643   .text.timer_input_capture_config:00000000000000ee .L0 
     /tmp/ccA0waiP.s:2645   .text.timer_input_capture_config:00000000000000f0 .L0 
     /tmp/ccA0waiP.s:2647   .text.timer_input_capture_config:00000000000000f4 .L0 
     /tmp/ccA0waiP.s:2650   .text.timer_input_capture_config:00000000000000fa .L0 
     /tmp/ccA0waiP.s:2651   .text.timer_input_capture_config:00000000000000fa .L0 
     /tmp/ccA0waiP.s:2653   .text.timer_input_capture_config:00000000000000fc .L0 
     /tmp/ccA0waiP.s:2655   .text.timer_input_capture_config:00000000000000fe .L0 
     /tmp/ccA0waiP.s:2658   .text.timer_input_capture_config:0000000000000102 .L0 
     /tmp/ccA0waiP.s:2661   .text.timer_input_capture_config:0000000000000106 .L0 
     /tmp/ccA0waiP.s:2662   .text.timer_input_capture_config:0000000000000106 .L0 
     /tmp/ccA0waiP.s:2666   .text.timer_input_capture_config:000000000000010c .L0 
     /tmp/ccA0waiP.s:2667   .text.timer_input_capture_config:000000000000010c .L0 
     /tmp/ccA0waiP.s:2671   .text.timer_input_capture_config:0000000000000114 .L0 
     /tmp/ccA0waiP.s:2672   .text.timer_input_capture_config:0000000000000114 .L0 
     /tmp/ccA0waiP.s:2676   .text.timer_input_capture_config:000000000000011a .L0 
     /tmp/ccA0waiP.s:2677   .text.timer_input_capture_config:000000000000011a .L0 
     /tmp/ccA0waiP.s:2681   .text.timer_input_capture_config:0000000000000122 .L0 
     /tmp/ccA0waiP.s:2682   .text.timer_input_capture_config:0000000000000122 .L0 
     /tmp/ccA0waiP.s:2686   .text.timer_input_capture_config:000000000000012a .L0 
     /tmp/ccA0waiP.s:2687   .text.timer_input_capture_config:000000000000012a .L0 
     /tmp/ccA0waiP.s:2689   .text.timer_input_capture_config:000000000000012c .L0 
     /tmp/ccA0waiP.s:2691   .text.timer_input_capture_config:0000000000000130 .L0 
     /tmp/ccA0waiP.s:2693   .text.timer_input_capture_config:0000000000000134 .L0 
     /tmp/ccA0waiP.s:2696   .text.timer_input_capture_config:0000000000000138 .L0 
     /tmp/ccA0waiP.s:2697   .text.timer_input_capture_config:0000000000000138 .L0 
     /tmp/ccA0waiP.s:2699   .text.timer_input_capture_config:000000000000013c .L0 
     /tmp/ccA0waiP.s:2701   .text.timer_input_capture_config:0000000000000140 .L0 
     /tmp/ccA0waiP.s:2704   .text.timer_input_capture_config:0000000000000144 .L0 
     /tmp/ccA0waiP.s:2707   .text.timer_input_capture_config:000000000000014c .L0 
     /tmp/ccA0waiP.s:2708   .text.timer_input_capture_config:000000000000014c .L0 
     /tmp/ccA0waiP.s:2710   .text.timer_input_capture_config:0000000000000150 .L0 
     /tmp/ccA0waiP.s:2712   .text.timer_input_capture_config:0000000000000152 .L0 
     /tmp/ccA0waiP.s:2715   .text.timer_input_capture_config:0000000000000158 .L0 
     /tmp/ccA0waiP.s:2716   .text.timer_input_capture_config:0000000000000158 .L0 
     /tmp/ccA0waiP.s:2720   .text.timer_input_capture_config:000000000000015e .L0 
     /tmp/ccA0waiP.s:2721   .text.timer_input_capture_config:000000000000015e .L0 
     /tmp/ccA0waiP.s:2725   .text.timer_input_capture_config:0000000000000164 .L0 
     /tmp/ccA0waiP.s:2726   .text.timer_input_capture_config:0000000000000164 .L0 
     /tmp/ccA0waiP.s:2730   .text.timer_input_capture_config:000000000000016c .L0 
     /tmp/ccA0waiP.s:2731   .text.timer_input_capture_config:000000000000016c .L0 
     /tmp/ccA0waiP.s:2735   .text.timer_input_capture_config:0000000000000172 .L0 
     /tmp/ccA0waiP.s:2736   .text.timer_input_capture_config:0000000000000172 .L0 
     /tmp/ccA0waiP.s:2740   .text.timer_input_capture_config:000000000000017a .L0 
     /tmp/ccA0waiP.s:2741   .text.timer_input_capture_config:000000000000017a .L0 
     /tmp/ccA0waiP.s:2743   .text.timer_input_capture_config:0000000000000182 .L0 
     /tmp/ccA0waiP.s:2750   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccA0waiP.s:2753   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2755   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2756   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2757   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2765   .text.timer_channel_capture_value_register_read:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2766   .text.timer_channel_capture_value_register_read:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2769   .text.timer_channel_capture_value_register_read:0000000000000016 .L0 
     /tmp/ccA0waiP.s:2770   .text.timer_channel_capture_value_register_read:0000000000000016 .L0 
     /tmp/ccA0waiP.s:2771   .text.timer_channel_capture_value_register_read:0000000000000016 .L0 
     /tmp/ccA0waiP.s:2775   .text.timer_channel_capture_value_register_read:0000000000000018 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 139


     /tmp/ccA0waiP.s:2781   .text.timer_channel_capture_value_register_read:000000000000001c .L0 
     /tmp/ccA0waiP.s:2782   .text.timer_channel_capture_value_register_read:000000000000001c .L0 
     /tmp/ccA0waiP.s:2785   .text.timer_channel_capture_value_register_read:000000000000001e .L0 
     /tmp/ccA0waiP.s:2789   .text.timer_channel_capture_value_register_read:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2790   .text.timer_channel_capture_value_register_read:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2793   .text.timer_channel_capture_value_register_read:0000000000000022 .L0 
     /tmp/ccA0waiP.s:2797   .text.timer_channel_capture_value_register_read:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2798   .text.timer_channel_capture_value_register_read:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2801   .text.timer_channel_capture_value_register_read:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2802   .text.timer_channel_capture_value_register_read:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2809   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccA0waiP.s:2812   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2814   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2815   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2816   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2817   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2818   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:2820   .text.timer_input_pwm_capture_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:2822   .text.timer_input_pwm_capture_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:2824   .text.timer_input_pwm_capture_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:2827   .text.timer_input_pwm_capture_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:2829   .text.timer_input_pwm_capture_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:2831   .text.timer_input_pwm_capture_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2834   .text.timer_input_pwm_capture_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:2835   .text.timer_input_pwm_capture_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:2836   .text.timer_input_pwm_capture_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:2838   .text.timer_input_pwm_capture_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:2840   .text.timer_input_pwm_capture_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:2842   .text.timer_input_pwm_capture_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2843   .text.timer_input_pwm_capture_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2845   .text.timer_input_pwm_capture_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:2847   .text.timer_input_pwm_capture_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:2850   .text.timer_input_pwm_capture_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2851   .text.timer_input_pwm_capture_config:0000000000000028 .L0 
     /tmp/ccA0waiP.s:2854   .text.timer_input_pwm_capture_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:2857   .text.timer_input_pwm_capture_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:2859   .text.timer_input_pwm_capture_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2860   .text.timer_input_pwm_capture_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:2863   .text.timer_input_pwm_capture_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:2871   .text.timer_input_pwm_capture_config:000000000000003a .L0 
     /tmp/ccA0waiP.s:2874   .text.timer_input_pwm_capture_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2875   .text.timer_input_pwm_capture_config:000000000000003e .L0 
     /tmp/ccA0waiP.s:2877   .text.timer_input_pwm_capture_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:2879   .text.timer_input_pwm_capture_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:2881   .text.timer_input_pwm_capture_config:0000000000000044 .L0 
     /tmp/ccA0waiP.s:2884   .text.timer_input_pwm_capture_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:2885   .text.timer_input_pwm_capture_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:2889   .text.timer_input_pwm_capture_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2890   .text.timer_input_pwm_capture_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:2894   .text.timer_input_pwm_capture_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:2895   .text.timer_input_pwm_capture_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:2899   .text.timer_input_pwm_capture_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2900   .text.timer_input_pwm_capture_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2902   .text.timer_input_pwm_capture_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:2905   .text.timer_input_pwm_capture_config:0000000000000060 .L0 
     /tmp/ccA0waiP.s:2908   .text.timer_input_pwm_capture_config:0000000000000066 .L0 
     /tmp/ccA0waiP.s:2909   .text.timer_input_pwm_capture_config:0000000000000066 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 140


     /tmp/ccA0waiP.s:2913   .text.timer_input_pwm_capture_config:0000000000000070 .L0 
     /tmp/ccA0waiP.s:2914   .text.timer_input_pwm_capture_config:0000000000000070 .L0 
     /tmp/ccA0waiP.s:2921   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccA0waiP.s:2922   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccA0waiP.s:2923   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccA0waiP.s:2924   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccA0waiP.s:2928   .text.timer_input_pwm_capture_config:000000000000007e .L0 
     /tmp/ccA0waiP.s:2929   .text.timer_input_pwm_capture_config:000000000000007e .L0 
     /tmp/ccA0waiP.s:2936   .text.timer_input_pwm_capture_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:2937   .text.timer_input_pwm_capture_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:2938   .text.timer_input_pwm_capture_config:0000000000000088 .L0 
     /tmp/ccA0waiP.s:2942   .text.timer_input_pwm_capture_config:000000000000008e .L0 
     /tmp/ccA0waiP.s:2943   .text.timer_input_pwm_capture_config:000000000000008e .L0 
     /tmp/ccA0waiP.s:2947   .text.timer_input_pwm_capture_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:2948   .text.timer_input_pwm_capture_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:2952   .text.timer_input_pwm_capture_config:00000000000000a0 .L0 
     /tmp/ccA0waiP.s:2953   .text.timer_input_pwm_capture_config:00000000000000a0 .L0 
     /tmp/ccA0waiP.s:2957   .text.timer_input_pwm_capture_config:00000000000000a8 .L0 
     /tmp/ccA0waiP.s:2958   .text.timer_input_pwm_capture_config:00000000000000a8 .L0 
     /tmp/ccA0waiP.s:2962   .text.timer_input_pwm_capture_config:00000000000000ae .L0 
     /tmp/ccA0waiP.s:2963   .text.timer_input_pwm_capture_config:00000000000000ae .L0 
     /tmp/ccA0waiP.s:2967   .text.timer_input_pwm_capture_config:00000000000000b4 .L0 
     /tmp/ccA0waiP.s:2968   .text.timer_input_pwm_capture_config:00000000000000b4 .L0 
     /tmp/ccA0waiP.s:2970   .text.timer_input_pwm_capture_config:00000000000000b6 .L0 
     /tmp/ccA0waiP.s:2971   .text.timer_input_pwm_capture_config:00000000000000b8 .L0 
     /tmp/ccA0waiP.s:2972   .text.timer_input_pwm_capture_config:00000000000000b8 .L0 
     /tmp/ccA0waiP.s:2974   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccA0waiP.s:2976   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccA0waiP.s:2979   .text.timer_input_pwm_capture_config:00000000000000c2 .L0 
     /tmp/ccA0waiP.s:2980   .text.timer_input_pwm_capture_config:00000000000000c2 .L0 
     /tmp/ccA0waiP.s:2982   .text.timer_input_pwm_capture_config:00000000000000c4 .L0 
     /tmp/ccA0waiP.s:2983   .text.timer_input_pwm_capture_config:00000000000000c6 .L0 
     /tmp/ccA0waiP.s:2985   .text.timer_input_pwm_capture_config:00000000000000c8 .L0 
     /tmp/ccA0waiP.s:2987   .text.timer_input_pwm_capture_config:00000000000000ca .L0 
     /tmp/ccA0waiP.s:2989   .text.timer_input_pwm_capture_config:00000000000000ca .L0 
     /tmp/ccA0waiP.s:2995   .text.timer_input_pwm_capture_config:00000000000000d0 .L0 
     /tmp/ccA0waiP.s:2998   .text.timer_input_pwm_capture_config:00000000000000d0 .L0 
     /tmp/ccA0waiP.s:2999   .text.timer_input_pwm_capture_config:00000000000000d0 .L0 
     /tmp/ccA0waiP.s:3001   .text.timer_input_pwm_capture_config:00000000000000d2 .L0 
     /tmp/ccA0waiP.s:3008   .text.timer_input_pwm_capture_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:3012   .text.timer_input_pwm_capture_config:00000000000000da .L0 
     /tmp/ccA0waiP.s:3014   .text.timer_input_pwm_capture_config:00000000000000dc .L0 
     /tmp/ccA0waiP.s:3016   .text.timer_input_pwm_capture_config:00000000000000de .L0 
     /tmp/ccA0waiP.s:3018   .text.timer_input_pwm_capture_config:00000000000000e0 .L0 
     /tmp/ccA0waiP.s:3021   .text.timer_input_pwm_capture_config:00000000000000e4 .L0 
     /tmp/ccA0waiP.s:3030   .text.timer_input_pwm_capture_config:00000000000000ea .L0 
     /tmp/ccA0waiP.s:3031   .text.timer_input_pwm_capture_config:00000000000000ea .L0 
     /tmp/ccA0waiP.s:3032   .text.timer_input_pwm_capture_config:00000000000000ea .L0 
     /tmp/ccA0waiP.s:3035   .text.timer_input_pwm_capture_config:00000000000000f0 .L0 
     /tmp/ccA0waiP.s:3036   .text.timer_input_pwm_capture_config:00000000000000f0 .L0 
     /tmp/ccA0waiP.s:3040   .text.timer_input_pwm_capture_config:00000000000000f6 .L0 
     /tmp/ccA0waiP.s:3041   .text.timer_input_pwm_capture_config:00000000000000f6 .L0 
     /tmp/ccA0waiP.s:3045   .text.timer_input_pwm_capture_config:00000000000000fe .L0 
     /tmp/ccA0waiP.s:3046   .text.timer_input_pwm_capture_config:00000000000000fe .L0 
     /tmp/ccA0waiP.s:3050   .text.timer_input_pwm_capture_config:0000000000000104 .L0 
     /tmp/ccA0waiP.s:3051   .text.timer_input_pwm_capture_config:0000000000000104 .L0 
     /tmp/ccA0waiP.s:3057   .text.timer_input_pwm_capture_config:000000000000010e .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 141


     /tmp/ccA0waiP.s:3058   .text.timer_input_pwm_capture_config:000000000000010e .L0 
     /tmp/ccA0waiP.s:3062   .text.timer_input_pwm_capture_config:0000000000000116 .L0 
     /tmp/ccA0waiP.s:3063   .text.timer_input_pwm_capture_config:0000000000000116 .L0 
     /tmp/ccA0waiP.s:3070   .text.timer_input_pwm_capture_config:000000000000011e .L0 
     /tmp/ccA0waiP.s:3071   .text.timer_input_pwm_capture_config:000000000000011e .L0 
     /tmp/ccA0waiP.s:3076   .text.timer_input_pwm_capture_config:0000000000000126 .L0 
     /tmp/ccA0waiP.s:3077   .text.timer_input_pwm_capture_config:0000000000000126 .L0 
     /tmp/ccA0waiP.s:3079   .text.timer_input_pwm_capture_config:0000000000000128 .L0 
     /tmp/ccA0waiP.s:3081   .text.timer_input_pwm_capture_config:000000000000012c .L0 
     /tmp/ccA0waiP.s:3083   .text.timer_input_pwm_capture_config:0000000000000130 .L0 
     /tmp/ccA0waiP.s:3086   .text.timer_input_pwm_capture_config:0000000000000134 .L0 
     /tmp/ccA0waiP.s:3087   .text.timer_input_pwm_capture_config:0000000000000134 .L0 
     /tmp/ccA0waiP.s:3089   .text.timer_input_pwm_capture_config:0000000000000136 .L0 
     /tmp/ccA0waiP.s:3091   .text.timer_input_pwm_capture_config:0000000000000138 .L0 
     /tmp/ccA0waiP.s:3092   .text.timer_input_pwm_capture_config:000000000000013a .L0 
     /tmp/ccA0waiP.s:3094   .text.timer_input_pwm_capture_config:000000000000013a .L0 
     /tmp/ccA0waiP.s:3097   .text.timer_input_pwm_capture_config:000000000000013e .L0 
     /tmp/ccA0waiP.s:3098   .text.timer_input_pwm_capture_config:000000000000013e .L0 
     /tmp/ccA0waiP.s:3100   .text.timer_input_pwm_capture_config:0000000000000140 .L0 
     /tmp/ccA0waiP.s:3101   .text.timer_input_pwm_capture_config:0000000000000142 .L0 
     /tmp/ccA0waiP.s:3104   .text.timer_input_pwm_capture_config:0000000000000142 .L0 
     /tmp/ccA0waiP.s:3107   .text.timer_input_pwm_capture_config:000000000000014a .L0 
     /tmp/ccA0waiP.s:3108   .text.timer_input_pwm_capture_config:000000000000014a .L0 
     /tmp/ccA0waiP.s:3110   .text.timer_input_pwm_capture_config:000000000000014c .L0 
     /tmp/ccA0waiP.s:3111   .text.timer_input_pwm_capture_config:000000000000014e .L0 
     /tmp/ccA0waiP.s:3113   .text.timer_input_pwm_capture_config:000000000000014e .L0 
     /tmp/ccA0waiP.s:3116   .text.timer_input_pwm_capture_config:0000000000000152 .L0 
     /tmp/ccA0waiP.s:3117   .text.timer_input_pwm_capture_config:0000000000000152 .L0 
     /tmp/ccA0waiP.s:3121   .text.timer_input_pwm_capture_config:0000000000000158 .L0 
     /tmp/ccA0waiP.s:3122   .text.timer_input_pwm_capture_config:0000000000000158 .L0 
     /tmp/ccA0waiP.s:3124   .text.timer_input_pwm_capture_config:000000000000015a .L0 
     /tmp/ccA0waiP.s:3125   .text.timer_input_pwm_capture_config:000000000000015c .L0 
     /tmp/ccA0waiP.s:3127   .text.timer_input_pwm_capture_config:000000000000015c .L0 
     /tmp/ccA0waiP.s:3130   .text.timer_input_pwm_capture_config:0000000000000162 .L0 
     /tmp/ccA0waiP.s:3131   .text.timer_input_pwm_capture_config:0000000000000162 .L0 
     /tmp/ccA0waiP.s:3135   .text.timer_input_pwm_capture_config:0000000000000168 .L0 
     /tmp/ccA0waiP.s:3136   .text.timer_input_pwm_capture_config:0000000000000168 .L0 
     /tmp/ccA0waiP.s:3143   .text.timer_input_pwm_capture_config:0000000000000170 .L0 
     /tmp/ccA0waiP.s:3144   .text.timer_input_pwm_capture_config:0000000000000170 .L0 
     /tmp/ccA0waiP.s:3145   .text.timer_input_pwm_capture_config:0000000000000170 .L0 
     /tmp/ccA0waiP.s:3146   .text.timer_input_pwm_capture_config:0000000000000170 .L0 
     /tmp/ccA0waiP.s:3150   .text.timer_input_pwm_capture_config:0000000000000176 .L0 
     /tmp/ccA0waiP.s:3151   .text.timer_input_pwm_capture_config:0000000000000176 .L0 
     /tmp/ccA0waiP.s:3157   .text.timer_input_pwm_capture_config:000000000000017c .L0 
     /tmp/ccA0waiP.s:3158   .text.timer_input_pwm_capture_config:000000000000017c .L0 
     /tmp/ccA0waiP.s:3159   .text.timer_input_pwm_capture_config:000000000000017e .L0 
     /tmp/ccA0waiP.s:3163   .text.timer_input_pwm_capture_config:0000000000000180 .L0 
     /tmp/ccA0waiP.s:3165   .text.timer_input_pwm_capture_config:0000000000000182 .L0 
     /tmp/ccA0waiP.s:3172   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccA0waiP.s:3175   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3177   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3178   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3179   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3182   .text.timer_hall_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3183   .text.timer_hall_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3185   .text.timer_hall_mode_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3186   .text.timer_hall_mode_config:000000000000000a .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 142


     /tmp/ccA0waiP.s:3191   .text.timer_hall_mode_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3192   .text.timer_hall_mode_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3195   .text.timer_hall_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3196   .text.timer_hall_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3200   .text.timer_hall_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3207   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccA0waiP.s:3210   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3212   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3213   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3214   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3218   .text.timer_input_trigger_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3219   .text.timer_input_trigger_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3224   .text.timer_input_trigger_source_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:3225   .text.timer_input_trigger_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3232   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccA0waiP.s:3235   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3237   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3238   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3239   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3243   .text.timer_master_output_trigger_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3244   .text.timer_master_output_trigger_source_select:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3249   .text.timer_master_output_trigger_source_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:3250   .text.timer_master_output_trigger_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3257   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccA0waiP.s:3260   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3262   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3263   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3264   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3268   .text.timer_slave_mode_select:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3269   .text.timer_slave_mode_select:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3274   .text.timer_slave_mode_select:000000000000000c .L0 
     /tmp/ccA0waiP.s:3275   .text.timer_slave_mode_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:3282   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccA0waiP.s:3285   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3287   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3288   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3289   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3292   .text.timer_master_slave_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3293   .text.timer_master_slave_mode_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3295   .text.timer_master_slave_mode_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3296   .text.timer_master_slave_mode_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3301   .text.timer_master_slave_mode_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3302   .text.timer_master_slave_mode_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3305   .text.timer_master_slave_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3306   .text.timer_master_slave_mode_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3310   .text.timer_master_slave_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3317   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccA0waiP.s:3320   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3322   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3323   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3324   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3330   .text.timer_external_trigger_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3331   .text.timer_external_trigger_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3333   .text.timer_external_trigger_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:3336   .text.timer_external_trigger_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3339   .text.timer_external_trigger_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3342   .text.timer_external_trigger_config:0000000000000016 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 143


     /tmp/ccA0waiP.s:3343   .text.timer_external_trigger_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3347   .text.timer_external_trigger_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3348   .text.timer_external_trigger_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3355   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccA0waiP.s:3358   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3360   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3361   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3362   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3364   .text.timer_quadrature_decoder_mode_config:0000000000000002 .L0 
     /tmp/ccA0waiP.s:3367   .text.timer_quadrature_decoder_mode_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:3369   .text.timer_quadrature_decoder_mode_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3372   .text.timer_quadrature_decoder_mode_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3373   .text.timer_quadrature_decoder_mode_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3378   .text.timer_quadrature_decoder_mode_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3379   .text.timer_quadrature_decoder_mode_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3383   .text.timer_quadrature_decoder_mode_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:3384   .text.timer_quadrature_decoder_mode_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:3388   .text.timer_quadrature_decoder_mode_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:3389   .text.timer_quadrature_decoder_mode_config:0000000000000020 .L0 
     /tmp/ccA0waiP.s:3393   .text.timer_quadrature_decoder_mode_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:3394   .text.timer_quadrature_decoder_mode_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:3398   .text.timer_quadrature_decoder_mode_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:3399   .text.timer_quadrature_decoder_mode_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:3404   .text.timer_quadrature_decoder_mode_config:0000000000000034 .L0 
     /tmp/ccA0waiP.s:3405   .text.timer_quadrature_decoder_mode_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:3412   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccA0waiP.s:3415   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3417   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3418   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3419   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3423   .text.timer_internal_clock_config:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3424   .text.timer_internal_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3431   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccA0waiP.s:3434   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3436   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3439   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3440   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3441   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3445   .text.timer_internal_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3446   .text.timer_internal_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3454   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:3455   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:3459   .text.timer_internal_trigger_as_external_clock_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3460   .text.timer_internal_trigger_as_external_clock_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:3464   .text.timer_internal_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3465   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3472   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccA0waiP.s:3475   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3477   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3478   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3479   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3482   .text.timer_external_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3483   .text.timer_external_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3485   .text.timer_external_trigger_as_external_clock_config:000000000000000a .L0 
     /tmp/ccA0waiP.s:3488   .text.timer_external_trigger_as_external_clock_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3491   .text.timer_external_trigger_as_external_clock_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3492   .text.timer_external_trigger_as_external_clock_config:0000000000000010 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 144


     /tmp/ccA0waiP.s:3496   .text.timer_external_trigger_as_external_clock_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3497   .text.timer_external_trigger_as_external_clock_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3502   .text.timer_external_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3503   .text.timer_external_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3507   .text.timer_external_trigger_as_external_clock_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:3508   .text.timer_external_trigger_as_external_clock_config:0000000000000022 .L0 
     /tmp/ccA0waiP.s:3512   .text.timer_external_trigger_as_external_clock_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:3513   .text.timer_external_trigger_as_external_clock_config:000000000000002a .L0 
     /tmp/ccA0waiP.s:3517   .text.timer_external_trigger_as_external_clock_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:3518   .text.timer_external_trigger_as_external_clock_config:0000000000000032 .L0 
     /tmp/ccA0waiP.s:3522   .text.timer_external_trigger_as_external_clock_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:3523   .text.timer_external_trigger_as_external_clock_config:0000000000000038 .L0 
     /tmp/ccA0waiP.s:3531   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:3532   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:3533   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccA0waiP.s:3537   .text.timer_external_trigger_as_external_clock_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:3538   .text.timer_external_trigger_as_external_clock_config:0000000000000048 .L0 
     /tmp/ccA0waiP.s:3546   .text.timer_external_trigger_as_external_clock_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:3547   .text.timer_external_trigger_as_external_clock_config:000000000000004e .L0 
     /tmp/ccA0waiP.s:3551   .text.timer_external_trigger_as_external_clock_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:3552   .text.timer_external_trigger_as_external_clock_config:0000000000000054 .L0 
     /tmp/ccA0waiP.s:3556   .text.timer_external_trigger_as_external_clock_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:3560   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:3561   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:3563   .text.timer_external_trigger_as_external_clock_config:0000000000000060 .L0 
     /tmp/ccA0waiP.s:3566   .text.timer_external_trigger_as_external_clock_config:0000000000000062 .L0 
     /tmp/ccA0waiP.s:3568   .text.timer_external_trigger_as_external_clock_config:0000000000000064 .L0 
     /tmp/ccA0waiP.s:3571   .text.timer_external_trigger_as_external_clock_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:3572   .text.timer_external_trigger_as_external_clock_config:0000000000000068 .L0 
     /tmp/ccA0waiP.s:3574   .text.timer_external_trigger_as_external_clock_config:000000000000006a .L0 
     /tmp/ccA0waiP.s:3576   .text.timer_external_trigger_as_external_clock_config:000000000000006c .L0 
     /tmp/ccA0waiP.s:3579   .text.timer_external_trigger_as_external_clock_config:000000000000006e .L0 
     /tmp/ccA0waiP.s:3582   .text.timer_external_trigger_as_external_clock_config:0000000000000074 .L0 
     /tmp/ccA0waiP.s:3583   .text.timer_external_trigger_as_external_clock_config:0000000000000074 .L0 
     /tmp/ccA0waiP.s:3587   .text.timer_external_trigger_as_external_clock_config:000000000000007a .L0 
     /tmp/ccA0waiP.s:3588   .text.timer_external_trigger_as_external_clock_config:000000000000007a .L0 
     /tmp/ccA0waiP.s:3592   .text.timer_external_trigger_as_external_clock_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:3593   .text.timer_external_trigger_as_external_clock_config:0000000000000082 .L0 
     /tmp/ccA0waiP.s:3597   .text.timer_external_trigger_as_external_clock_config:000000000000008a .L0 
     /tmp/ccA0waiP.s:3598   .text.timer_external_trigger_as_external_clock_config:000000000000008a .L0 
     /tmp/ccA0waiP.s:3602   .text.timer_external_trigger_as_external_clock_config:0000000000000090 .L0 
     /tmp/ccA0waiP.s:3603   .text.timer_external_trigger_as_external_clock_config:0000000000000090 .L0 
     /tmp/ccA0waiP.s:3607   .text.timer_external_trigger_as_external_clock_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:3608   .text.timer_external_trigger_as_external_clock_config:0000000000000096 .L0 
     /tmp/ccA0waiP.s:3612   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .L0 
     /tmp/ccA0waiP.s:3619   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccA0waiP.s:3622   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3624   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3627   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3628   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3629   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3635   .text.timer_external_clock_mode0_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3636   .text.timer_external_clock_mode0_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3638   .text.timer_external_clock_mode0_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:3641   .text.timer_external_clock_mode0_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3644   .text.timer_external_clock_mode0_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3647   .text.timer_external_clock_mode0_config:0000000000000016 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 145


     /tmp/ccA0waiP.s:3648   .text.timer_external_clock_mode0_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3655   .text.timer_external_clock_mode0_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3656   .text.timer_external_clock_mode0_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:3660   .text.timer_external_clock_mode0_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:3661   .text.timer_external_clock_mode0_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:3665   .text.timer_external_clock_mode0_config:000000000000002c .L0 
     /tmp/ccA0waiP.s:3666   .text.timer_external_clock_mode0_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:3673   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccA0waiP.s:3676   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3678   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3681   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3682   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3683   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3689   .text.timer_external_clock_mode1_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3690   .text.timer_external_clock_mode1_config:000000000000000c .L0 
     /tmp/ccA0waiP.s:3692   .text.timer_external_clock_mode1_config:000000000000000e .L0 
     /tmp/ccA0waiP.s:3695   .text.timer_external_clock_mode1_config:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3698   .text.timer_external_clock_mode1_config:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3701   .text.timer_external_clock_mode1_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3702   .text.timer_external_clock_mode1_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:3706   .text.timer_external_clock_mode1_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:3710   .text.timer_external_clock_mode1_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:3716   .text.timer_external_clock_mode1_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3717   .text.timer_external_clock_mode1_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3721   .text.timer_external_clock_mode1_config:0000000000000024 .L0 
     /tmp/ccA0waiP.s:3722   .text.timer_external_clock_mode1_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:3729   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccA0waiP.s:3732   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3734   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3735   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3736   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3742   .text.timer_external_clock_mode1_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:3743   .text.timer_external_clock_mode1_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:3750   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccA0waiP.s:3753   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3755   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3756   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3757   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3762   .text.timer_interrupt_enable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3763   .text.timer_interrupt_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3770   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccA0waiP.s:3773   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3775   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3776   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3777   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3779   .text.timer_interrupt_disable:0000000000000002 .L0 
     /tmp/ccA0waiP.s:3782   .text.timer_interrupt_disable:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3786   .text.timer_interrupt_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:3787   .text.timer_interrupt_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:3794   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccA0waiP.s:3797   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3799   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3800   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3801   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3802   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3804   .text.timer_interrupt_flag_get:0000000000000002 .L0 
     /tmp/ccA0waiP.s:3807   .text.timer_interrupt_flag_get:0000000000000004 .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 146


     /tmp/ccA0waiP.s:3808   .text.timer_interrupt_flag_get:0000000000000004 .L0 
     /tmp/ccA0waiP.s:3810   .text.timer_interrupt_flag_get:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3812   .text.timer_interrupt_flag_get:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3815   .text.timer_interrupt_flag_get:000000000000000c .L0 
     /tmp/ccA0waiP.s:3819   .text.timer_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3820   .text.timer_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3827   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
     /tmp/ccA0waiP.s:3830   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3832   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3833   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3834   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3837   .text.timer_interrupt_flag_clear:0000000000000004 .L0 
     /tmp/ccA0waiP.s:3839   .text.timer_interrupt_flag_clear:0000000000000006 .L0 
     /tmp/ccA0waiP.s:3840   .text.timer_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3847   .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccA0waiP.s:3850   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3852   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3853   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3854   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3857   .text.timer_flag_get:0000000000000002 .L0 
     /tmp/ccA0waiP.s:3859   .text.timer_flag_get:0000000000000004 .L0 
     /tmp/ccA0waiP.s:3861   .text.timer_flag_get:000000000000000a .L0 
     /tmp/ccA0waiP.s:3868   .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccA0waiP.s:3870   .text.timer_flag_clear:0000000000000000 .L0 
     /tmp/ccA0waiP.s:3874   .text.timer_flag_clear:0000000000000008 .L0 
     /tmp/ccA0waiP.s:40     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000016 .L0 
     /tmp/ccA0waiP.s:241    .text.timer_deinit:000000000000010e .L0 
     /tmp/ccA0waiP.s:274    .text.timer_struct_para_init:0000000000000018 .L0 
     /tmp/ccA0waiP.s:418    .text.timer_init:00000000000000c0 .L0 
     /tmp/ccA0waiP.s:437    .text.timer_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:456    .text.timer_disable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:475    .text.timer_auto_reload_shadow_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:494    .text.timer_auto_reload_shadow_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:513    .text.timer_update_event_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:532    .text.timer_update_event_disable:000000000000000a .L0 
     /tmp/ccA0waiP.s:557    .text.timer_counter_alignment:0000000000000010 .L0 
     /tmp/ccA0waiP.s:576    .text.timer_counter_up_direction:0000000000000008 .L0 
     /tmp/ccA0waiP.s:595    .text.timer_counter_down_direction:000000000000000a .L0 
     /tmp/ccA0waiP.s:624    .text.timer_prescaler_config:0000000000000014 .L0 
     /tmp/ccA0waiP.s:641    .text.timer_repetition_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:658    .text.timer_autoreload_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:675    .text.timer_counter_value_config:0000000000000004 .L0 
     /tmp/ccA0waiP.s:695    .text.timer_counter_read:0000000000000004 .L0 
     /tmp/ccA0waiP.s:718    .text.timer_prescaler_read:0000000000000008 .L0 
     /tmp/ccA0waiP.s:753    .text.timer_single_pulse_mode_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:788    .text.timer_update_source_config:000000000000001a .L0 
     /tmp/ccA0waiP.s:808    .text.timer_dma_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:831    .text.timer_dma_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:866    .text.timer_channel_dma_request_source_select:000000000000001a .L0 
     /tmp/ccA0waiP.s:896    .text.timer_dma_transfer_config:0000000000000016 .L0 
     /tmp/ccA0waiP.s:916    .text.timer_event_software_generate:0000000000000008 .L0 
     /tmp/ccA0waiP.s:951    .text.timer_break_struct_para_init:000000000000001e .L0 
     /tmp/ccA0waiP.s:982    .text.timer_break_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:1002   .text.timer_break_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1023   .text.timer_break_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:1043   .text.timer_automatic_output_enable:000000000000000a .L0 
     /tmp/ccA0waiP.s:1064   .text.timer_automatic_output_disable:000000000000000c .L0 
GAS LISTING /tmp/ccA0waiP.s 			page 147


     /tmp/ccA0waiP.s:1097   .text.timer_primary_output_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:1127   .text.timer_channel_control_shadow_config:0000000000000018 .L0 
     /tmp/ccA0waiP.s:1164   .text.timer_channel_control_shadow_update_config:000000000000001c .L0 
     /tmp/ccA0waiP.s:1196   .text.timer_channel_output_struct_para_init:000000000000001a .L0 
     /tmp/ccA0waiP.s:1628   .text.timer_channel_output_config:000000000000025c .L0 
     /tmp/ccA0waiP.s:1719   .text.timer_channel_output_mode_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:1765   .text.timer_channel_output_pulse_value_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:1856   .text.timer_channel_output_shadow_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:1943   .text.timer_channel_output_fast_config:0000000000000056 .L0 
     /tmp/ccA0waiP.s:2034   .text.timer_channel_output_clear_config:000000000000005e .L0 
     /tmp/ccA0waiP.s:2126   .text.timer_channel_output_polarity_config:000000000000005c .L0 
     /tmp/ccA0waiP.s:2198   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .L0 
     /tmp/ccA0waiP.s:2290   .text.timer_channel_output_state_config:000000000000005a .L0 
     /tmp/ccA0waiP.s:2360   .text.timer_channel_complementary_output_state_config:0000000000000042 .L0 
     /tmp/ccA0waiP.s:2388   .text.timer_channel_input_struct_para_init:0000000000000014 .L0 
     /tmp/ccA0waiP.s:2466   .text.timer_channel_input_capture_prescaler_config:0000000000000052 .L0 
     /tmp/ccA0waiP.s:2746   .text.timer_input_capture_config:0000000000000182 .L0 
     /tmp/ccA0waiP.s:2805   .text.timer_channel_capture_value_register_read:0000000000000028 .L0 
     /tmp/ccA0waiP.s:3168   .text.timer_input_pwm_capture_config:0000000000000182 .L0 
     /tmp/ccA0waiP.s:3203   .text.timer_hall_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3228   .text.timer_input_trigger_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3253   .text.timer_master_output_trigger_source_select:0000000000000010 .L0 
     /tmp/ccA0waiP.s:3278   .text.timer_slave_mode_select:000000000000000e .L0 
     /tmp/ccA0waiP.s:3313   .text.timer_master_slave_mode_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3351   .text.timer_external_trigger_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3408   .text.timer_quadrature_decoder_mode_config:0000000000000036 .L0 
     /tmp/ccA0waiP.s:3427   .text.timer_internal_clock_config:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3468   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .L0 
     /tmp/ccA0waiP.s:3615   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .L0 
     /tmp/ccA0waiP.s:3669   .text.timer_external_clock_mode0_config:000000000000002e .L0 
     /tmp/ccA0waiP.s:3725   .text.timer_external_clock_mode1_config:0000000000000026 .L0 
     /tmp/ccA0waiP.s:3746   .text.timer_external_clock_mode1_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:3766   .text.timer_interrupt_enable:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3790   .text.timer_interrupt_disable:000000000000000c .L0 
     /tmp/ccA0waiP.s:3823   .text.timer_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccA0waiP.s:3843   .text.timer_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccA0waiP.s:3864   .text.timer_flag_get:000000000000000a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccA0waiP.s:107    .text.timer_deinit:0000000000000066 .L4
     /tmp/ccA0waiP.s:78     .text.timer_deinit:0000000000000032 .L14
     /tmp/ccA0waiP.s:129    .text.timer_deinit:0000000000000082 .L10
     /tmp/ccA0waiP.s:151    .text.timer_deinit:000000000000009e .L11
     /tmp/ccA0waiP.s:173    .text.timer_deinit:00000000000000ba .L15
     /tmp/ccA0waiP.s:195    .text.timer_deinit:00000000000000d6 .L6
     /tmp/ccA0waiP.s:217    .text.timer_deinit:00000000000000f2 .L7
     /tmp/ccA0waiP.s:69     .text.timer_deinit:000000000000002c .L3
     /tmp/ccA0waiP.s:348    .text.timer_init:0000000000000064 .L18
     /tmp/ccA0waiP.s:340    .text.timer_init:000000000000005a .L23
     /tmp/ccA0waiP.s:613    .text.timer_prescaler_config:000000000000000a .L36
     /tmp/ccA0waiP.s:743    .text.timer_single_pulse_mode_config:0000000000000010 .L45
     /tmp/ccA0waiP.s:740    .text.timer_single_pulse_mode_config:000000000000000e .L42
     /tmp/ccA0waiP.s:778    .text.timer_update_source_config:0000000000000010 .L49
     /tmp/ccA0waiP.s:775    .text.timer_update_source_config:000000000000000e .L46
     /tmp/ccA0waiP.s:856    .text.timer_channel_dma_request_source_select:0000000000000010 .L55
     /tmp/ccA0waiP.s:853    .text.timer_channel_dma_request_source_select:000000000000000e .L52
     /tmp/ccA0waiP.s:1086   .text.timer_primary_output_config:0000000000000012 .L67
     /tmp/ccA0waiP.s:1117   .text.timer_channel_control_shadow_config:000000000000000e .L71
GAS LISTING /tmp/ccA0waiP.s 			page 148


     /tmp/ccA0waiP.s:1145   .text.timer_channel_control_shadow_update_config:000000000000000a .L73
     /tmp/ccA0waiP.s:1152   .text.timer_channel_control_shadow_update_config:0000000000000012 .L75
     /tmp/ccA0waiP.s:1359   .text.timer_channel_output_config:00000000000000cc .L78
     /tmp/ccA0waiP.s:1315   .text.timer_channel_output_config:0000000000000094 .L79
     /tmp/ccA0waiP.s:1266   .text.timer_channel_output_config:0000000000000058 .L80
     /tmp/ccA0waiP.s:1264   .text.timer_channel_output_config:0000000000000056 .L87
     /tmp/ccA0waiP.s:1606   .text.timer_channel_output_config:000000000000023c .L88
     /tmp/ccA0waiP.s:1530   .text.timer_channel_output_config:00000000000001ca .L89
     /tmp/ccA0waiP.s:1476   .text.timer_channel_output_config:000000000000016e .L90
     /tmp/ccA0waiP.s:1408   .text.timer_channel_output_config:0000000000000108 .L91
     /tmp/ccA0waiP.s:1399   .text.timer_channel_output_config:00000000000000fe .L84
     /tmp/ccA0waiP.s:1350   .text.timer_channel_output_config:00000000000000c4 .L83
     /tmp/ccA0waiP.s:1306   .text.timer_channel_output_config:000000000000008c .L85
     /tmp/ccA0waiP.s:1255   .text.timer_channel_output_config:000000000000004c .L86
     /tmp/ccA0waiP.s:1667   .text.timer_channel_output_mode_config:000000000000002a .L93
     /tmp/ccA0waiP.s:1702   .text.timer_channel_output_mode_config:000000000000004e .L94
     /tmp/ccA0waiP.s:1687   .text.timer_channel_output_mode_config:000000000000003e .L95
     /tmp/ccA0waiP.s:1665   .text.timer_channel_output_mode_config:0000000000000028 .L98
     /tmp/ccA0waiP.s:1744   .text.timer_channel_output_pulse_value_config:000000000000001a .L100
     /tmp/ccA0waiP.s:1756   .text.timer_channel_output_pulse_value_config:0000000000000022 .L101
     /tmp/ccA0waiP.s:1750   .text.timer_channel_output_pulse_value_config:000000000000001e .L102
     /tmp/ccA0waiP.s:1742   .text.timer_channel_output_pulse_value_config:0000000000000018 .L105
     /tmp/ccA0waiP.s:1804   .text.timer_channel_output_shadow_config:000000000000002c .L107
     /tmp/ccA0waiP.s:1839   .text.timer_channel_output_shadow_config:0000000000000050 .L108
     /tmp/ccA0waiP.s:1824   .text.timer_channel_output_shadow_config:0000000000000042 .L109
     /tmp/ccA0waiP.s:1802   .text.timer_channel_output_shadow_config:000000000000002a .L112
     /tmp/ccA0waiP.s:1893   .text.timer_channel_output_fast_config:0000000000000028 .L114
     /tmp/ccA0waiP.s:1926   .text.timer_channel_output_fast_config:0000000000000048 .L115
     /tmp/ccA0waiP.s:1911   .text.timer_channel_output_fast_config:000000000000003a .L116
     /tmp/ccA0waiP.s:1891   .text.timer_channel_output_fast_config:0000000000000026 .L119
     /tmp/ccA0waiP.s:1982   .text.timer_channel_output_clear_config:000000000000002a .L121
     /tmp/ccA0waiP.s:2017   .text.timer_channel_output_clear_config:000000000000004e .L122
     /tmp/ccA0waiP.s:2002   .text.timer_channel_output_clear_config:000000000000003e .L123
     /tmp/ccA0waiP.s:1980   .text.timer_channel_output_clear_config:0000000000000028 .L126
     /tmp/ccA0waiP.s:2073   .text.timer_channel_output_polarity_config:000000000000002a .L128
     /tmp/ccA0waiP.s:2109   .text.timer_channel_output_polarity_config:000000000000004e .L129
     /tmp/ccA0waiP.s:2091   .text.timer_channel_output_polarity_config:000000000000003c .L130
     /tmp/ccA0waiP.s:2071   .text.timer_channel_output_polarity_config:0000000000000028 .L133
     /tmp/ccA0waiP.s:2163   .text.timer_channel_complementary_output_polarity_config:0000000000000026 .L135
     /tmp/ccA0waiP.s:2181   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .L136
     /tmp/ccA0waiP.s:2161   .text.timer_channel_complementary_output_polarity_config:0000000000000024 .L139
     /tmp/ccA0waiP.s:2237   .text.timer_channel_output_state_config:000000000000002a .L141
     /tmp/ccA0waiP.s:2273   .text.timer_channel_output_state_config:000000000000004c .L142
     /tmp/ccA0waiP.s:2255   .text.timer_channel_output_state_config:000000000000003a .L143
     /tmp/ccA0waiP.s:2235   .text.timer_channel_output_state_config:0000000000000028 .L146
     /tmp/ccA0waiP.s:2325   .text.timer_channel_complementary_output_state_config:0000000000000022 .L148
     /tmp/ccA0waiP.s:2343   .text.timer_channel_complementary_output_state_config:0000000000000034 .L149
     /tmp/ccA0waiP.s:2323   .text.timer_channel_complementary_output_state_config:0000000000000020 .L152
     /tmp/ccA0waiP.s:2427   .text.timer_channel_input_capture_prescaler_config:000000000000002c .L155
     /tmp/ccA0waiP.s:2448   .text.timer_channel_input_capture_prescaler_config:0000000000000044 .L156
     /tmp/ccA0waiP.s:2432   .text.timer_channel_input_capture_prescaler_config:0000000000000036 .L157
     /tmp/ccA0waiP.s:2425   .text.timer_channel_input_capture_prescaler_config:000000000000002a .L160
     /tmp/ccA0waiP.s:2553   .text.timer_input_capture_config:0000000000000074 .L162
     /tmp/ccA0waiP.s:2684   .text.timer_input_capture_config:000000000000012a .L163
     /tmp/ccA0waiP.s:2619   .text.timer_input_capture_config:00000000000000cc .L164
     /tmp/ccA0waiP.s:2547   .text.timer_input_capture_config:0000000000000068 .L166
     /tmp/ccA0waiP.s:2779   .text.timer_channel_capture_value_register_read:000000000000001c .L168
GAS LISTING /tmp/ccA0waiP.s 			page 149


     /tmp/ccA0waiP.s:2795   .text.timer_channel_capture_value_register_read:0000000000000024 .L169
     /tmp/ccA0waiP.s:2787   .text.timer_channel_capture_value_register_read:0000000000000020 .L170
     /tmp/ccA0waiP.s:2773   .text.timer_channel_capture_value_register_read:0000000000000018 .L173
     /tmp/ccA0waiP.s:3006   .text.timer_input_pwm_capture_config:00000000000000da .L177
     /tmp/ccA0waiP.s:3193   .text.timer_hall_mode_config:0000000000000014 .L184
     /tmp/ccA0waiP.s:3190   .text.timer_hall_mode_config:0000000000000012 .L181
     /tmp/ccA0waiP.s:3303   .text.timer_master_slave_mode_config:0000000000000014 .L191
     /tmp/ccA0waiP.s:3300   .text.timer_master_slave_mode_config:0000000000000012 .L188
     /tmp/ccA0waiP.s:3558   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L199
     /tmp/ccA0waiP.s:3526   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L198
     /tmp/ccA0waiP.s:3817   .text.timer_interrupt_flag_get:0000000000000010 .L205
     /tmp/ccA0waiP.s:7025   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccA0waiP.s:10096  .debug_str:000000000000078d .LASF193
     /tmp/ccA0waiP.s:10114  .debug_str:00000000000008b3 .LASF194
     /tmp/ccA0waiP.s:10284  .debug_str:0000000000000e38 .LASF195
     /tmp/ccA0waiP.s:9734   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccA0waiP.s:9896   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccA0waiP.s:9920   .debug_str:00000000000000c2 .LASF0
     /tmp/ccA0waiP.s:10266  .debug_str:0000000000000dbf .LASF1
     /tmp/ccA0waiP.s:10180  .debug_str:0000000000000b3d .LASF4
     /tmp/ccA0waiP.s:10230  .debug_str:0000000000000cc7 .LASF2
     /tmp/ccA0waiP.s:10150  .debug_str:0000000000000a5d .LASF3
     /tmp/ccA0waiP.s:9994   .debug_str:0000000000000359 .LASF5
     /tmp/ccA0waiP.s:10274  .debug_str:0000000000000de7 .LASF6
     /tmp/ccA0waiP.s:10154  .debug_str:0000000000000a71 .LASF7
     /tmp/ccA0waiP.s:10234  .debug_str:0000000000000ce1 .LASF8
     /tmp/ccA0waiP.s:10206  .debug_str:0000000000000c07 .LASF9
     /tmp/ccA0waiP.s:10080  .debug_str:00000000000006eb .LASF10
     /tmp/ccA0waiP.s:9984   .debug_str:00000000000002e1 .LASF11
     /tmp/ccA0waiP.s:10062  .debug_str:0000000000000648 .LASF12
     /tmp/ccA0waiP.s:10134  .debug_str:00000000000009cc .LASF13
     /tmp/ccA0waiP.s:9960   .debug_str:0000000000000235 .LASF14
     /tmp/ccA0waiP.s:9902   .debug_str:000000000000001f .LASF196
     /tmp/ccA0waiP.s:10046  .debug_str:000000000000058d .LASF15
     /tmp/ccA0waiP.s:10200  .debug_str:0000000000000bdf .LASF16
     /tmp/ccA0waiP.s:10196  .debug_str:0000000000000bc3 .LASF17
     /tmp/ccA0waiP.s:10168  .debug_str:0000000000000af2 .LASF18
     /tmp/ccA0waiP.s:9932   .debug_str:000000000000012d .LASF19
     /tmp/ccA0waiP.s:10064  .debug_str:0000000000000650 .LASF20
     /tmp/ccA0waiP.s:10014  .debug_str:000000000000044a .LASF21
     /tmp/ccA0waiP.s:10262  .debug_str:0000000000000da4 .LASF22
     /tmp/ccA0waiP.s:10072  .debug_str:0000000000000692 .LASF23
     /tmp/ccA0waiP.s:9914   .debug_str:000000000000008e .LASF24
     /tmp/ccA0waiP.s:10136  .debug_str:00000000000009d5 .LASF25
     /tmp/ccA0waiP.s:9968   .debug_str:000000000000026c .LASF26
     /tmp/ccA0waiP.s:10242  .debug_str:0000000000000d1a .LASF27
     /tmp/ccA0waiP.s:9922   .debug_str:00000000000000cf .LASF28
     /tmp/ccA0waiP.s:10148  .debug_str:0000000000000a51 .LASF29
     /tmp/ccA0waiP.s:10198  .debug_str:0000000000000bd1 .LASF30
     /tmp/ccA0waiP.s:10020  .debug_str:0000000000000471 .LASF31
     /tmp/ccA0waiP.s:10188  .debug_str:0000000000000b6e .LASF32
     /tmp/ccA0waiP.s:10016  .debug_str:0000000000000458 .LASF33
     /tmp/ccA0waiP.s:10240  .debug_str:0000000000000d0e .LASF34
     /tmp/ccA0waiP.s:10054  .debug_str:00000000000005df .LASF35
     /tmp/ccA0waiP.s:10156  .debug_str:0000000000000a7a .LASF36
     /tmp/ccA0waiP.s:9996   .debug_str:0000000000000364 .LASF37
     /tmp/ccA0waiP.s:10276  .debug_str:0000000000000dfa .LASF38
GAS LISTING /tmp/ccA0waiP.s 			page 150


     /tmp/ccA0waiP.s:10086  .debug_str:0000000000000726 .LASF39
     /tmp/ccA0waiP.s:9918   .debug_str:00000000000000b7 .LASF40
     /tmp/ccA0waiP.s:10152  .debug_str:0000000000000a67 .LASF41
     /tmp/ccA0waiP.s:10066  .debug_str:000000000000065d .LASF42
     /tmp/ccA0waiP.s:9906   .debug_str:0000000000000049 .LASF43
     /tmp/ccA0waiP.s:10130  .debug_str:00000000000009b3 .LASF44
     /tmp/ccA0waiP.s:9958   .debug_str:0000000000000228 .LASF45
     /tmp/ccA0waiP.s:10222  .debug_str:0000000000000c86 .LASF46
     /tmp/ccA0waiP.s:10008  .debug_str:0000000000000421 .LASF47
     /tmp/ccA0waiP.s:10258  .debug_str:0000000000000d92 .LASF48
     /tmp/ccA0waiP.s:10182  .debug_str:0000000000000b47 .LASF49
     /tmp/ccA0waiP.s:10092  .debug_str:0000000000000763 .LASF50
     /tmp/ccA0waiP.s:9962   .debug_str:000000000000023e .LASF51
     /tmp/ccA0waiP.s:10132  .debug_str:00000000000009c0 .LASF52
     /tmp/ccA0waiP.s:10118  .debug_str:0000000000000905 .LASF53
     /tmp/ccA0waiP.s:10018  .debug_str:0000000000000465 .LASF54
     /tmp/ccA0waiP.s:10120  .debug_str:000000000000090f .LASF55
     /tmp/ccA0waiP.s:10268  .debug_str:0000000000000dcb .LASF56
     /tmp/ccA0waiP.s:9952   .debug_str:00000000000001f7 .LASF57
     /tmp/ccA0waiP.s:10090  .debug_str:0000000000000751 .LASF58
     /tmp/ccA0waiP.s:10026  .debug_str:00000000000004ad .LASF59
     /tmp/ccA0waiP.s:10012  .debug_str:000000000000043e .LASF60
     /tmp/ccA0waiP.s:10112  .debug_str:00000000000008a6 .LASF61
     /tmp/ccA0waiP.s:10216  .debug_str:0000000000000c6a .LASF62
     /tmp/ccA0waiP.s:9992   .debug_str:000000000000034b .LASF63
     /tmp/ccA0waiP.s:10060  .debug_str:0000000000000638 .LASF64
     /tmp/ccA0waiP.s:10232  .debug_str:0000000000000cd5 .LASF65
     /tmp/ccA0waiP.s:10224  .debug_str:0000000000000c93 .LASF66
     /tmp/ccA0waiP.s:10172  .debug_str:0000000000000afd .LASF67
     /tmp/ccA0waiP.s:10174  .debug_str:0000000000000b1a .LASF68
     /tmp/ccA0waiP.s:9970   .debug_str:000000000000027a .LASF69
     /tmp/ccA0waiP.s:9978   .debug_str:00000000000002a0 .LASF70
     /tmp/ccA0waiP.s:9948   .debug_str:00000000000001d3 .LASF71
     /tmp/ccA0waiP.s:10286  .debug_str:0000000000000e7c .LASF72
     /tmp/ccA0waiP.s:10264  .debug_str:0000000000000db2 .LASF73
     /tmp/ccA0waiP.s:9986   .debug_str:00000000000002f8 .LASF74
     /tmp/ccA0waiP.s:10244  .debug_str:0000000000000d27 .LASF75
     /tmp/ccA0waiP.s:10116  .debug_str:00000000000008f9 .LASF76
     /tmp/ccA0waiP.s:10208  .debug_str:0000000000000c19 .LASF77
     /tmp/ccA0waiP.s:10278  .debug_str:0000000000000e06 .LASF78
     /tmp/ccA0waiP.s:9946   .debug_str:00000000000001b9 .LASF79
     /tmp/ccA0waiP.s:10190  .debug_str:0000000000000b7b .LASF197
     /tmp/ccA0waiP.s:10038  .debug_str:0000000000000540 .LASF80
     /tmp/ccA0waiP.s:10170  .debug_str:0000000000000af8 .LASF81
     /tmp/ccA0waiP.s:10186  .debug_str:0000000000000b5f .LASF83
     /tmp/ccA0waiP.s:3848   .text.timer_flag_get:0000000000000000 .LFB69
     /tmp/ccA0waiP.s:3862   .text.timer_flag_get:000000000000000a .LFE69
     /tmp/ccA0waiP.s:7778   .debug_loc:0000000000000000 .LLST79
     /tmp/ccA0waiP.s:9916   .debug_str:000000000000009c .LASF102
     /tmp/ccA0waiP.s:10202  .debug_str:0000000000000be6 .LASF82
     /tmp/ccA0waiP.s:9982   .debug_str:00000000000002c8 .LASF84
     /tmp/ccA0waiP.s:3795   .text.timer_interrupt_flag_get:0000000000000000 .LFB67
     /tmp/ccA0waiP.s:3821   .text.timer_interrupt_flag_get:0000000000000012 .LFE67
     /tmp/ccA0waiP.s:7792   .debug_loc:0000000000000021 .LLST76
     /tmp/ccA0waiP.s:7806   .debug_loc:0000000000000042 .LLST77
     /tmp/ccA0waiP.s:10098  .debug_str:0000000000000807 .LASF85
     /tmp/ccA0waiP.s:3771   .text.timer_interrupt_disable:0000000000000000 .LFB66
GAS LISTING /tmp/ccA0waiP.s 			page 151


     /tmp/ccA0waiP.s:3788   .text.timer_interrupt_disable:000000000000000c .LFE66
     /tmp/ccA0waiP.s:7831   .debug_loc:0000000000000075 .LLST75
     /tmp/ccA0waiP.s:10204  .debug_str:0000000000000bf0 .LASF86
     /tmp/ccA0waiP.s:3751   .text.timer_interrupt_enable:0000000000000000 .LFB65
     /tmp/ccA0waiP.s:3764   .text.timer_interrupt_enable:0000000000000008 .LFE65
     /tmp/ccA0waiP.s:7852   .debug_loc:00000000000000a4 .LLST74
     /tmp/ccA0waiP.s:9938   .debug_str:0000000000000147 .LASF87
     /tmp/ccA0waiP.s:3730   .text.timer_external_clock_mode1_disable:0000000000000000 .LFB64
     /tmp/ccA0waiP.s:3744   .text.timer_external_clock_mode1_disable:000000000000000c .LFE64
     /tmp/ccA0waiP.s:9988   .debug_str:0000000000000312 .LASF88
     /tmp/ccA0waiP.s:3674   .text.timer_external_clock_mode1_config:0000000000000000 .LFB63
     /tmp/ccA0waiP.s:3723   .text.timer_external_clock_mode1_config:0000000000000026 .LFE63
     /tmp/ccA0waiP.s:10218  .debug_str:0000000000000c73 .LASF89
     /tmp/ccA0waiP.s:10028  .debug_str:00000000000004c4 .LASF90
     /tmp/ccA0waiP.s:7866   .debug_loc:00000000000000c5 .LLST68
     /tmp/ccA0waiP.s:10070  .debug_str:0000000000000688 .LASF91
     /tmp/ccA0waiP.s:7880   .debug_loc:00000000000000e6 .LLST69
     /tmp/ccA0waiP.s:3679   .text.timer_external_clock_mode1_config:0000000000000000 .LBB38
     /tmp/ccA0waiP.s:7894   .debug_loc:0000000000000107 .LLST70
     /tmp/ccA0waiP.s:7908   .debug_loc:0000000000000128 .LLST71
     /tmp/ccA0waiP.s:7922   .debug_loc:0000000000000149 .LLST72
     /tmp/ccA0waiP.s:7929   .debug_loc:000000000000015c .LLST73
     /tmp/ccA0waiP.s:10252  .debug_str:0000000000000d5b .LASF92
     /tmp/ccA0waiP.s:3620   .text.timer_external_clock_mode0_config:0000000000000000 .LFB62
     /tmp/ccA0waiP.s:3667   .text.timer_external_clock_mode0_config:000000000000002e .LFE62
     /tmp/ccA0waiP.s:7936   .debug_loc:000000000000016f .LLST62
     /tmp/ccA0waiP.s:7950   .debug_loc:0000000000000190 .LLST63
     /tmp/ccA0waiP.s:3625   .text.timer_external_clock_mode0_config:0000000000000000 .LBB36
     /tmp/ccA0waiP.s:3653   .text.timer_external_clock_mode0_config:000000000000001c .LBE36
     /tmp/ccA0waiP.s:7964   .debug_loc:00000000000001b1 .LLST64
     /tmp/ccA0waiP.s:7978   .debug_loc:00000000000001d2 .LLST65
     /tmp/ccA0waiP.s:7992   .debug_loc:00000000000001f3 .LLST66
     /tmp/ccA0waiP.s:7999   .debug_loc:0000000000000206 .LLST67
     /tmp/ccA0waiP.s:10146  .debug_str:0000000000000a21 .LASF93
     /tmp/ccA0waiP.s:3473   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .LFB61
     /tmp/ccA0waiP.s:3613   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .LFE61
     /tmp/ccA0waiP.s:10228  .debug_str:0000000000000cbd .LASF94
     /tmp/ccA0waiP.s:8006   .debug_loc:0000000000000219 .LLST57
     /tmp/ccA0waiP.s:8024   .debug_loc:0000000000000245 .LLST58
     /tmp/ccA0waiP.s:8049   .debug_loc:000000000000027f .LLST59
     /tmp/ccA0waiP.s:3529   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .LBB34
     /tmp/ccA0waiP.s:3544   .text.timer_external_trigger_as_external_clock_config:000000000000004e .LBE34
     /tmp/ccA0waiP.s:8074   .debug_loc:00000000000002b9 .LLST60
     /tmp/ccA0waiP.s:8088   .debug_loc:00000000000002da .LLST61
     /tmp/ccA0waiP.s:10122  .debug_str:0000000000000920 .LASF95
     /tmp/ccA0waiP.s:3432   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LFB60
     /tmp/ccA0waiP.s:3466   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .LFE60
     /tmp/ccA0waiP.s:10108  .debug_str:000000000000087b .LASF96
     /tmp/ccA0waiP.s:8095   .debug_loc:00000000000002ed .LLST54
     /tmp/ccA0waiP.s:3437   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LBB32
     /tmp/ccA0waiP.s:3452   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .LBE32
     /tmp/ccA0waiP.s:8109   .debug_loc:000000000000030e .LLST55
     /tmp/ccA0waiP.s:8123   .debug_loc:000000000000032f .LLST56
     /tmp/ccA0waiP.s:10166  .debug_str:0000000000000ad6 .LASF97
     /tmp/ccA0waiP.s:3413   .text.timer_internal_clock_config:0000000000000000 .LFB59
     /tmp/ccA0waiP.s:3425   .text.timer_internal_clock_config:0000000000000008 .LFE59
     /tmp/ccA0waiP.s:10006  .debug_str:00000000000003fc .LASF98
GAS LISTING /tmp/ccA0waiP.s 			page 152


     /tmp/ccA0waiP.s:3356   .text.timer_quadrature_decoder_mode_config:0000000000000000 .LFB58
     /tmp/ccA0waiP.s:3406   .text.timer_quadrature_decoder_mode_config:0000000000000036 .LFE58
     /tmp/ccA0waiP.s:10256  .debug_str:0000000000000d89 .LASF99
     /tmp/ccA0waiP.s:8130   .debug_loc:0000000000000342 .LLST51
     /tmp/ccA0waiP.s:9966   .debug_str:0000000000000260 .LASF100
     /tmp/ccA0waiP.s:8144   .debug_loc:0000000000000363 .LLST52
     /tmp/ccA0waiP.s:10082  .debug_str:00000000000006f9 .LASF101
     /tmp/ccA0waiP.s:8158   .debug_loc:0000000000000384 .LLST53
     /tmp/ccA0waiP.s:10032  .debug_str:0000000000000503 .LASF103
     /tmp/ccA0waiP.s:10226  .debug_str:0000000000000c9e .LASF104
     /tmp/ccA0waiP.s:3283   .text.timer_master_slave_mode_config:0000000000000000 .LFB56
     /tmp/ccA0waiP.s:3311   .text.timer_master_slave_mode_config:000000000000001e .LFE56
     /tmp/ccA0waiP.s:10254  .debug_str:0000000000000d7d .LASF105
     /tmp/ccA0waiP.s:9950   .debug_str:00000000000001df .LASF106
     /tmp/ccA0waiP.s:3258   .text.timer_slave_mode_select:0000000000000000 .LFB55
     /tmp/ccA0waiP.s:3276   .text.timer_slave_mode_select:000000000000000e .LFE55
     /tmp/ccA0waiP.s:9956   .debug_str:000000000000021e .LASF107
     /tmp/ccA0waiP.s:8172   .debug_loc:00000000000003a5 .LLST48
     /tmp/ccA0waiP.s:10128  .debug_str:0000000000000989 .LASF108
     /tmp/ccA0waiP.s:3233   .text.timer_master_output_trigger_source_select:0000000000000000 .LFB54
     /tmp/ccA0waiP.s:3251   .text.timer_master_output_trigger_source_select:0000000000000010 .LFE54
     /tmp/ccA0waiP.s:10102  .debug_str:0000000000000840 .LASF109
     /tmp/ccA0waiP.s:8186   .debug_loc:00000000000003c6 .LLST47
     /tmp/ccA0waiP.s:9928   .debug_str:00000000000000f0 .LASF110
     /tmp/ccA0waiP.s:10164  .debug_str:0000000000000abf .LASF111
     /tmp/ccA0waiP.s:3173   .text.timer_hall_mode_config:0000000000000000 .LFB52
     /tmp/ccA0waiP.s:3201   .text.timer_hall_mode_config:000000000000001e .LFE52
     /tmp/ccA0waiP.s:10104  .debug_str:000000000000084a .LASF112
     /tmp/ccA0waiP.s:10002  .debug_str:00000000000003b5 .LASF113
     /tmp/ccA0waiP.s:2810   .text.timer_input_pwm_capture_config:0000000000000000 .LFB51
     /tmp/ccA0waiP.s:3166   .text.timer_input_pwm_capture_config:0000000000000182 .LFE51
     /tmp/ccA0waiP.s:8200   .debug_loc:00000000000003e7 .LLST30
     /tmp/ccA0waiP.s:8228   .debug_loc:000000000000042b .LLST31
     /tmp/ccA0waiP.s:10142  .debug_str:0000000000000a11 .LASF114
     /tmp/ccA0waiP.s:8253   .debug_loc:0000000000000465 .LLST32
     /tmp/ccA0waiP.s:10220  .debug_str:0000000000000c80 .LASF115
     /tmp/ccA0waiP.s:8278   .debug_loc:000000000000049f .LLST33
     /tmp/ccA0waiP.s:8307   .debug_loc:00000000000004e4 .LLST34
     /tmp/ccA0waiP.s:8315   .debug_loc:00000000000004f8 .LLST35
     /tmp/ccA0waiP.s:2864   .text.timer_input_pwm_capture_config:0000000000000038 .LBB18
     /tmp/ccA0waiP.s:8323   .debug_loc:000000000000050c .LLST36
     /tmp/ccA0waiP.s:8334   .debug_loc:0000000000000523 .LLST37
     /tmp/ccA0waiP.s:8342   .debug_loc:0000000000000537 .LLST38
     /tmp/ccA0waiP.s:3005   .text.timer_input_pwm_capture_config:00000000000000da .LVL181
     /tmp/ccA0waiP.s:2919   .text.timer_input_pwm_capture_config:0000000000000078 .LBB22
     /tmp/ccA0waiP.s:2935   .text.timer_input_pwm_capture_config:0000000000000088 .LBE22
     /tmp/ccA0waiP.s:8356   .debug_loc:0000000000000558 .LLST39
     /tmp/ccA0waiP.s:8367   .debug_loc:000000000000056f .LLST40
     /tmp/ccA0waiP.s:8375   .debug_loc:0000000000000583 .LLST41
     /tmp/ccA0waiP.s:3022   .text.timer_input_pwm_capture_config:00000000000000e6 .LBB26
     /tmp/ccA0waiP.s:8382   .debug_loc:0000000000000596 .LLST42
     /tmp/ccA0waiP.s:8390   .debug_loc:00000000000005aa .LLST43
     /tmp/ccA0waiP.s:8398   .debug_loc:00000000000005be .LLST44
     /tmp/ccA0waiP.s:3072   .text.timer_input_pwm_capture_config:0000000000000126 .LVL184
     /tmp/ccA0waiP.s:3141   .text.timer_input_pwm_capture_config:0000000000000170 .LBB30
     /tmp/ccA0waiP.s:3156   .text.timer_input_pwm_capture_config:000000000000017c .LBE30
     /tmp/ccA0waiP.s:8405   .debug_loc:00000000000005d1 .LLST45
GAS LISTING /tmp/ccA0waiP.s 			page 153


     /tmp/ccA0waiP.s:9944   .debug_str:000000000000018f .LASF116
     /tmp/ccA0waiP.s:2751   .text.timer_channel_capture_value_register_read:0000000000000000 .LFB50
     /tmp/ccA0waiP.s:2803   .text.timer_channel_capture_value_register_read:0000000000000028 .LFE50
     /tmp/ccA0waiP.s:8419   .debug_loc:00000000000005f2 .LLST28
     /tmp/ccA0waiP.s:9924   .debug_str:00000000000000db .LASF117
     /tmp/ccA0waiP.s:8477   .debug_loc:0000000000000677 .LLST29
     /tmp/ccA0waiP.s:9998   .debug_str:0000000000000370 .LASF118
     /tmp/ccA0waiP.s:10194  .debug_str:0000000000000ba8 .LASF119
     /tmp/ccA0waiP.s:2471   .text.timer_input_capture_config:0000000000000000 .LFB48
     /tmp/ccA0waiP.s:2744   .text.timer_input_capture_config:0000000000000182 .LFE48
     /tmp/ccA0waiP.s:8516   .debug_loc:00000000000006db .LLST25
     /tmp/ccA0waiP.s:8563   .debug_loc:0000000000000747 .LLST26
     /tmp/ccA0waiP.s:9972   .debug_str:0000000000000287 .LASF120
     /tmp/ccA0waiP.s:8610   .debug_loc:00000000000007b3 .LLST27
     /tmp/ccA0waiP.s:2552   .text.timer_input_capture_config:0000000000000074 .LVL156
     /tmp/ccA0waiP.s:2618   .text.timer_input_capture_config:00000000000000cc .LVL158
     /tmp/ccA0waiP.s:2683   .text.timer_input_capture_config:000000000000012a .LVL160
     /tmp/ccA0waiP.s:2742   .text.timer_input_capture_config:0000000000000182 .LVL162
     /tmp/ccA0waiP.s:10022  .debug_str:000000000000047f .LASF121
     /tmp/ccA0waiP.s:2365   .text.timer_channel_input_struct_para_init:0000000000000000 .LFB47
     /tmp/ccA0waiP.s:2386   .text.timer_channel_input_struct_para_init:0000000000000014 .LFE47
     /tmp/ccA0waiP.s:10288  .debug_str:0000000000000e88 .LASF122
     /tmp/ccA0waiP.s:2295   .text.timer_channel_complementary_output_state_config:0000000000000000 .LFB46
     /tmp/ccA0waiP.s:2358   .text.timer_channel_complementary_output_state_config:0000000000000042 .LFE46
     /tmp/ccA0waiP.s:9926   .debug_str:00000000000000e7 .LASF123
     /tmp/ccA0waiP.s:8657   .debug_loc:000000000000081f .LLST21
     /tmp/ccA0waiP.s:10048  .debug_str:0000000000000595 .LASF124
     /tmp/ccA0waiP.s:2203   .text.timer_channel_output_state_config:0000000000000000 .LFB45
     /tmp/ccA0waiP.s:2288   .text.timer_channel_output_state_config:000000000000005a .LFE45
     /tmp/ccA0waiP.s:10246  .debug_str:0000000000000d32 .LASF125
     /tmp/ccA0waiP.s:8693   .debug_loc:0000000000000872 .LLST20
     /tmp/ccA0waiP.s:10030  .debug_str:00000000000004d0 .LASF126
     /tmp/ccA0waiP.s:2131   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .LFB44
     /tmp/ccA0waiP.s:2196   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .LFE44
     /tmp/ccA0waiP.s:8740   .debug_loc:00000000000008de .LLST19
     /tmp/ccA0waiP.s:10138  .debug_str:00000000000009e3 .LASF127
     /tmp/ccA0waiP.s:2039   .text.timer_channel_output_polarity_config:0000000000000000 .LFB43
     /tmp/ccA0waiP.s:2124   .text.timer_channel_output_polarity_config:000000000000005c .LFE43
     /tmp/ccA0waiP.s:8776   .debug_loc:0000000000000931 .LLST18
     /tmp/ccA0waiP.s:10058  .debug_str:0000000000000616 .LASF128
     /tmp/ccA0waiP.s:1948   .text.timer_channel_output_clear_config:0000000000000000 .LFB42
     /tmp/ccA0waiP.s:2032   .text.timer_channel_output_clear_config:000000000000005e .LFE42
     /tmp/ccA0waiP.s:10144  .debug_str:0000000000000a19 .LASF129
     /tmp/ccA0waiP.s:8823   .debug_loc:000000000000099d .LLST17
     /tmp/ccA0waiP.s:10084  .debug_str:0000000000000705 .LASF130
     /tmp/ccA0waiP.s:1861   .text.timer_channel_output_fast_config:0000000000000000 .LFB41
     /tmp/ccA0waiP.s:1941   .text.timer_channel_output_fast_config:0000000000000056 .LFE41
     /tmp/ccA0waiP.s:9942   .debug_str:0000000000000188 .LASF131
     /tmp/ccA0waiP.s:8870   .debug_loc:0000000000000a09 .LLST16
     /tmp/ccA0waiP.s:10160  .debug_str:0000000000000a93 .LASF132
     /tmp/ccA0waiP.s:1770   .text.timer_channel_output_shadow_config:0000000000000000 .LFB40
     /tmp/ccA0waiP.s:1854   .text.timer_channel_output_shadow_config:000000000000005e .LFE40
     /tmp/ccA0waiP.s:10024  .debug_str:00000000000004a4 .LASF133
     /tmp/ccA0waiP.s:8917   .debug_loc:0000000000000a75 .LLST15
     /tmp/ccA0waiP.s:10004  .debug_str:00000000000003d4 .LASF134
     /tmp/ccA0waiP.s:1724   .text.timer_channel_output_pulse_value_config:0000000000000000 .LFB39
     /tmp/ccA0waiP.s:1763   .text.timer_channel_output_pulse_value_config:0000000000000026 .LFE39
GAS LISTING /tmp/ccA0waiP.s 			page 154


     /tmp/ccA0waiP.s:10260  .debug_str:0000000000000d9e .LASF135
     /tmp/ccA0waiP.s:10100  .debug_str:000000000000081f .LASF136
     /tmp/ccA0waiP.s:1633   .text.timer_channel_output_mode_config:0000000000000000 .LFB38
     /tmp/ccA0waiP.s:1717   .text.timer_channel_output_mode_config:000000000000005e .LFE38
     /tmp/ccA0waiP.s:10178  .debug_str:0000000000000b36 .LASF137
     /tmp/ccA0waiP.s:8964   .debug_loc:0000000000000ae1 .LLST14
     /tmp/ccA0waiP.s:10124  .debug_str:0000000000000950 .LASF138
     /tmp/ccA0waiP.s:1201   .text.timer_channel_output_config:0000000000000000 .LFB37
     /tmp/ccA0waiP.s:1626   .text.timer_channel_output_config:000000000000025c .LFE37
     /tmp/ccA0waiP.s:9011   .debug_loc:0000000000000b4d .LLST12
     /tmp/ccA0waiP.s:10236  .debug_str:0000000000000cec .LASF139
     /tmp/ccA0waiP.s:9051   .debug_loc:0000000000000bab .LLST13
     /tmp/ccA0waiP.s:10074  .debug_str:00000000000006a0 .LASF140
     /tmp/ccA0waiP.s:1169   .text.timer_channel_output_struct_para_init:0000000000000000 .LFB36
     /tmp/ccA0waiP.s:1194   .text.timer_channel_output_struct_para_init:000000000000001a .LFE36
     /tmp/ccA0waiP.s:10056  .debug_str:00000000000005eb .LASF141
     /tmp/ccA0waiP.s:1132   .text.timer_channel_control_shadow_update_config:0000000000000000 .LFB35
     /tmp/ccA0waiP.s:1162   .text.timer_channel_control_shadow_update_config:000000000000001c .LFE35
     /tmp/ccA0waiP.s:10044  .debug_str:0000000000000586 .LASF142
     /tmp/ccA0waiP.s:9908   .debug_str:0000000000000056 .LASF143
     /tmp/ccA0waiP.s:1102   .text.timer_channel_control_shadow_config:0000000000000000 .LFB34
     /tmp/ccA0waiP.s:1125   .text.timer_channel_control_shadow_config:0000000000000018 .LFE34
     /tmp/ccA0waiP.s:10140  .debug_str:0000000000000a08 .LASF144
     /tmp/ccA0waiP.s:10192  .debug_str:0000000000000b8c .LASF145
     /tmp/ccA0waiP.s:1069   .text.timer_primary_output_config:0000000000000000 .LFB33
     /tmp/ccA0waiP.s:1095   .text.timer_primary_output_config:000000000000001c .LFE33
     /tmp/ccA0waiP.s:10210  .debug_str:0000000000000c25 .LASF146
     /tmp/ccA0waiP.s:1048   .text.timer_automatic_output_disable:0000000000000000 .LFB32
     /tmp/ccA0waiP.s:1062   .text.timer_automatic_output_disable:000000000000000c .LFE32
     /tmp/ccA0waiP.s:10068  .debug_str:000000000000066a .LASF147
     /tmp/ccA0waiP.s:1028   .text.timer_automatic_output_enable:0000000000000000 .LFB31
     /tmp/ccA0waiP.s:1041   .text.timer_automatic_output_enable:000000000000000a .LFE31
     /tmp/ccA0waiP.s:9964   .debug_str:000000000000024c .LASF148
     /tmp/ccA0waiP.s:1007   .text.timer_break_disable:0000000000000000 .LFB30
     /tmp/ccA0waiP.s:1021   .text.timer_break_disable:000000000000000c .LFE30
     /tmp/ccA0waiP.s:10050  .debug_str:00000000000005b7 .LASF149
     /tmp/ccA0waiP.s:987    .text.timer_break_enable:0000000000000000 .LFB29
     /tmp/ccA0waiP.s:1000   .text.timer_break_enable:000000000000000a .LFE29
     /tmp/ccA0waiP.s:10214  .debug_str:0000000000000c57 .LASF150
     /tmp/ccA0waiP.s:956    .text.timer_break_config:0000000000000000 .LFB28
     /tmp/ccA0waiP.s:980    .text.timer_break_config:000000000000002e .LFE28
     /tmp/ccA0waiP.s:10282  .debug_str:0000000000000e2e .LASF151
     /tmp/ccA0waiP.s:10126  .debug_str:000000000000096c .LASF152
     /tmp/ccA0waiP.s:921    .text.timer_break_struct_para_init:0000000000000000 .LFB27
     /tmp/ccA0waiP.s:949    .text.timer_break_struct_para_init:000000000000001e .LFE27
     /tmp/ccA0waiP.s:10042  .debug_str:0000000000000568 .LASF153
     /tmp/ccA0waiP.s:901    .text.timer_event_software_generate:0000000000000000 .LFB26
     /tmp/ccA0waiP.s:914    .text.timer_event_software_generate:0000000000000008 .LFE26
     /tmp/ccA0waiP.s:9974   .debug_str:000000000000028e .LASF154
     /tmp/ccA0waiP.s:9124   .debug_loc:0000000000000c54 .LLST11
     /tmp/ccA0waiP.s:9904   .debug_str:000000000000002f .LASF155
     /tmp/ccA0waiP.s:871    .text.timer_dma_transfer_config:0000000000000000 .LFB25
     /tmp/ccA0waiP.s:894    .text.timer_dma_transfer_config:0000000000000016 .LFE25
     /tmp/ccA0waiP.s:9912   .debug_str:0000000000000081 .LASF156
     /tmp/ccA0waiP.s:10270  .debug_str:0000000000000dd2 .LASF157
     /tmp/ccA0waiP.s:9138   .debug_loc:0000000000000c75 .LLST10
     /tmp/ccA0waiP.s:10106  .debug_str:0000000000000853 .LASF158
GAS LISTING /tmp/ccA0waiP.s 			page 155


     /tmp/ccA0waiP.s:836    .text.timer_channel_dma_request_source_select:0000000000000000 .LFB24
     /tmp/ccA0waiP.s:864    .text.timer_channel_dma_request_source_select:000000000000001a .LFE24
     /tmp/ccA0waiP.s:9976   .debug_str:0000000000000294 .LASF159
     /tmp/ccA0waiP.s:10034  .debug_str:0000000000000521 .LASF160
     /tmp/ccA0waiP.s:813    .text.timer_dma_disable:0000000000000000 .LFB23
     /tmp/ccA0waiP.s:829    .text.timer_dma_disable:000000000000000c .LFE23
     /tmp/ccA0waiP.s:9152   .debug_loc:0000000000000c96 .LLST9
     /tmp/ccA0waiP.s:10010  .debug_str:000000000000042d .LASF161
     /tmp/ccA0waiP.s:793    .text.timer_dma_enable:0000000000000000 .LFB22
     /tmp/ccA0waiP.s:806    .text.timer_dma_enable:0000000000000008 .LFE22
     /tmp/ccA0waiP.s:9166   .debug_loc:0000000000000cb7 .LLST8
     /tmp/ccA0waiP.s:9930   .debug_str:0000000000000112 .LASF162
     /tmp/ccA0waiP.s:758    .text.timer_update_source_config:0000000000000000 .LFB21
     /tmp/ccA0waiP.s:786    .text.timer_update_source_config:000000000000001a .LFE21
     /tmp/ccA0waiP.s:9936   .debug_str:0000000000000140 .LASF163
     /tmp/ccA0waiP.s:10280  .debug_str:0000000000000e0f .LASF164
     /tmp/ccA0waiP.s:723    .text.timer_single_pulse_mode_config:0000000000000000 .LFB20
     /tmp/ccA0waiP.s:751    .text.timer_single_pulse_mode_config:000000000000001a .LFE20
     /tmp/ccA0waiP.s:9910   .debug_str:000000000000007a .LASF165
     /tmp/ccA0waiP.s:10052  .debug_str:00000000000005ca .LASF166
     /tmp/ccA0waiP.s:700    .text.timer_prescaler_read:0000000000000000 .LFB19
     /tmp/ccA0waiP.s:716    .text.timer_prescaler_read:0000000000000008 .LFE19
     /tmp/ccA0waiP.s:9180   .debug_loc:0000000000000cd8 .LLST6
     /tmp/ccA0waiP.s:10176  .debug_str:0000000000000b26 .LASF167
     /tmp/ccA0waiP.s:9194   .debug_loc:0000000000000cf9 .LLST7
     /tmp/ccA0waiP.s:10212  .debug_str:0000000000000c44 .LASF168
     /tmp/ccA0waiP.s:680    .text.timer_counter_read:0000000000000000 .LFB18
     /tmp/ccA0waiP.s:693    .text.timer_counter_read:0000000000000004 .LFE18
     /tmp/ccA0waiP.s:9206   .debug_loc:0000000000000d18 .LLST4
     /tmp/ccA0waiP.s:9220   .debug_loc:0000000000000d39 .LLST5
     /tmp/ccA0waiP.s:10238  .debug_str:0000000000000cf3 .LASF169
     /tmp/ccA0waiP.s:663    .text.timer_counter_value_config:0000000000000000 .LFB17
     /tmp/ccA0waiP.s:673    .text.timer_counter_value_config:0000000000000004 .LFE17
     /tmp/ccA0waiP.s:9900   .debug_str:0000000000000017 .LASF170
     /tmp/ccA0waiP.s:10094  .debug_str:000000000000076f .LASF171
     /tmp/ccA0waiP.s:646    .text.timer_autoreload_value_config:0000000000000000 .LFB16
     /tmp/ccA0waiP.s:656    .text.timer_autoreload_value_config:0000000000000004 .LFE16
     /tmp/ccA0waiP.s:10076  .debug_str:00000000000006c6 .LASF172
     /tmp/ccA0waiP.s:9940   .debug_str:000000000000016a .LASF173
     /tmp/ccA0waiP.s:629    .text.timer_repetition_value_config:0000000000000000 .LFB15
     /tmp/ccA0waiP.s:639    .text.timer_repetition_value_config:0000000000000004 .LFE15
     /tmp/ccA0waiP.s:10248  .debug_str:0000000000000d38 .LASF174
     /tmp/ccA0waiP.s:9898   .debug_str:0000000000000000 .LASF175
     /tmp/ccA0waiP.s:600    .text.timer_prescaler_config:0000000000000000 .LFB14
     /tmp/ccA0waiP.s:622    .text.timer_prescaler_config:0000000000000014 .LFE14
     /tmp/ccA0waiP.s:10184  .debug_str:0000000000000b55 .LASF176
     /tmp/ccA0waiP.s:9980   .debug_str:00000000000002ab .LASF177
     /tmp/ccA0waiP.s:581    .text.timer_counter_down_direction:0000000000000000 .LFB13
     /tmp/ccA0waiP.s:593    .text.timer_counter_down_direction:000000000000000a .LFE13
     /tmp/ccA0waiP.s:10292  .debug_str:0000000000000ec6 .LASF178
     /tmp/ccA0waiP.s:562    .text.timer_counter_up_direction:0000000000000000 .LFB12
     /tmp/ccA0waiP.s:574    .text.timer_counter_up_direction:0000000000000008 .LFE12
     /tmp/ccA0waiP.s:10250  .debug_str:0000000000000d43 .LASF179
     /tmp/ccA0waiP.s:537    .text.timer_counter_alignment:0000000000000000 .LFB11
     /tmp/ccA0waiP.s:555    .text.timer_counter_alignment:0000000000000010 .LFE11
     /tmp/ccA0waiP.s:9934   .debug_str:0000000000000138 .LASF180
     /tmp/ccA0waiP.s:9232   .debug_loc:0000000000000d58 .LLST3
GAS LISTING /tmp/ccA0waiP.s 			page 156


     /tmp/ccA0waiP.s:10040  .debug_str:000000000000054d .LASF181
     /tmp/ccA0waiP.s:518    .text.timer_update_event_disable:0000000000000000 .LFB10
     /tmp/ccA0waiP.s:530    .text.timer_update_event_disable:000000000000000a .LFE10
     /tmp/ccA0waiP.s:10078  .debug_str:00000000000006d1 .LASF182
     /tmp/ccA0waiP.s:499    .text.timer_update_event_enable:0000000000000000 .LFB9
     /tmp/ccA0waiP.s:511    .text.timer_update_event_enable:0000000000000008 .LFE9
     /tmp/ccA0waiP.s:10110  .debug_str:0000000000000885 .LASF183
     /tmp/ccA0waiP.s:480    .text.timer_auto_reload_shadow_disable:0000000000000000 .LFB8
     /tmp/ccA0waiP.s:492    .text.timer_auto_reload_shadow_disable:000000000000000a .LFE8
     /tmp/ccA0waiP.s:10088  .debug_str:0000000000000731 .LASF184
     /tmp/ccA0waiP.s:461    .text.timer_auto_reload_shadow_enable:0000000000000000 .LFB7
     /tmp/ccA0waiP.s:473    .text.timer_auto_reload_shadow_enable:000000000000000a .LFE7
     /tmp/ccA0waiP.s:10290  .debug_str:0000000000000eb8 .LASF185
     /tmp/ccA0waiP.s:442    .text.timer_disable:0000000000000000 .LFB6
     /tmp/ccA0waiP.s:454    .text.timer_disable:0000000000000008 .LFE6
     /tmp/ccA0waiP.s:10158  .debug_str:0000000000000a86 .LASF186
     /tmp/ccA0waiP.s:423    .text.timer_enable:0000000000000000 .LFB5
     /tmp/ccA0waiP.s:435    .text.timer_enable:000000000000000a .LFE5
     /tmp/ccA0waiP.s:10272  .debug_str:0000000000000ddc .LASF187
     /tmp/ccA0waiP.s:279    .text.timer_init:0000000000000000 .LFB4
     /tmp/ccA0waiP.s:416    .text.timer_init:00000000000000c0 .LFE4
     /tmp/ccA0waiP.s:10162  .debug_str:0000000000000ab6 .LASF188
     /tmp/ccA0waiP.s:9990   .debug_str:0000000000000334 .LASF189
     /tmp/ccA0waiP.s:246    .text.timer_struct_para_init:0000000000000000 .LFB3
     /tmp/ccA0waiP.s:272    .text.timer_struct_para_init:0000000000000018 .LFE3
     /tmp/ccA0waiP.s:10036  .debug_str:0000000000000533 .LASF190
     /tmp/ccA0waiP.s:45     .text.timer_deinit:0000000000000000 .LFB2
     /tmp/ccA0waiP.s:239    .text.timer_deinit:000000000000010e .LFE2
     /tmp/ccA0waiP.s:9246   .debug_loc:0000000000000d79 .LLST1
     /tmp/ccA0waiP.s:9334   .debug_loc:0000000000000e4d .LLST2
     /tmp/ccA0waiP.s:92     .text.timer_deinit:0000000000000056 .LVL4
     /tmp/ccA0waiP.s:106    .text.timer_deinit:0000000000000066 .LVL5
     /tmp/ccA0waiP.s:114    .text.timer_deinit:0000000000000072 .LVL7
     /tmp/ccA0waiP.s:128    .text.timer_deinit:0000000000000082 .LVL8
     /tmp/ccA0waiP.s:136    .text.timer_deinit:000000000000008e .LVL10
     /tmp/ccA0waiP.s:150    .text.timer_deinit:000000000000009e .LVL11
     /tmp/ccA0waiP.s:158    .text.timer_deinit:00000000000000aa .LVL13
     /tmp/ccA0waiP.s:172    .text.timer_deinit:00000000000000ba .LVL14
     /tmp/ccA0waiP.s:180    .text.timer_deinit:00000000000000c6 .LVL16
     /tmp/ccA0waiP.s:194    .text.timer_deinit:00000000000000d6 .LVL17
     /tmp/ccA0waiP.s:202    .text.timer_deinit:00000000000000e2 .LVL19
     /tmp/ccA0waiP.s:216    .text.timer_deinit:00000000000000f2 .LVL20
     /tmp/ccA0waiP.s:224    .text.timer_deinit:00000000000000fe .LVL22
     /tmp/ccA0waiP.s:237    .text.timer_deinit:000000000000010e .LVL23
     /tmp/ccA0waiP.s:13     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .LFB71
     /tmp/ccA0waiP.s:38     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000016 .LFE71
     /tmp/ccA0waiP.s:9414   .debug_loc:0000000000000f04 .LLST0
     /tmp/ccA0waiP.s:2393   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .LFB49
     /tmp/ccA0waiP.s:2464   .text.timer_channel_input_capture_prescaler_config:0000000000000052 .LFE49
     /tmp/ccA0waiP.s:9428   .debug_loc:0000000000000f25 .LLST22
     /tmp/ccA0waiP.s:9446   .debug_loc:0000000000000f51 .LLST23
     /tmp/ccA0waiP.s:9482   .debug_loc:0000000000000fa4 .LLST24
     /tmp/ccA0waiP.s:2431   .text.timer_channel_input_capture_prescaler_config:0000000000000036 .LVL148
     /tmp/ccA0waiP.s:3208   .text.timer_input_trigger_source_select:0000000000000000 .LFB53
     /tmp/ccA0waiP.s:3226   .text.timer_input_trigger_source_select:0000000000000010 .LFE53
     /tmp/ccA0waiP.s:9529   .debug_loc:0000000000001010 .LLST46
     /tmp/ccA0waiP.s:3318   .text.timer_external_trigger_config:0000000000000000 .LFB57
GAS LISTING /tmp/ccA0waiP.s 			page 157


     /tmp/ccA0waiP.s:3349   .text.timer_external_trigger_config:000000000000001e .LFE57
     /tmp/ccA0waiP.s:9543   .debug_loc:0000000000001031 .LLST49
     /tmp/ccA0waiP.s:9557   .debug_loc:0000000000001052 .LLST50
     /tmp/ccA0waiP.s:3828   .text.timer_interrupt_flag_clear:0000000000000000 .LFB68
     /tmp/ccA0waiP.s:3841   .text.timer_interrupt_flag_clear:0000000000000008 .LFE68
     /tmp/ccA0waiP.s:9571   .debug_loc:0000000000001073 .LLST78
     /tmp/ccA0waiP.s:10000  .debug_str:000000000000039d .LASF191
     /tmp/ccA0waiP.s:9954   .debug_str:0000000000000205 .LASF192
     /tmp/ccA0waiP.s:3851   .text.timer_flag_get:0000000000000000 .LVL236
     /tmp/ccA0waiP.s:3855   .text.timer_flag_get:0000000000000002 .LVL237
     /tmp/ccA0waiP.s:3798   .text.timer_interrupt_flag_get:0000000000000000 .LVL230
     /tmp/ccA0waiP.s:3805   .text.timer_interrupt_flag_get:0000000000000004 .LVL231
     /tmp/ccA0waiP.s:3813   .text.timer_interrupt_flag_get:000000000000000c .LVL232
     /tmp/ccA0waiP.s:3816   .text.timer_interrupt_flag_get:0000000000000010 .LVL233
     /tmp/ccA0waiP.s:3774   .text.timer_interrupt_disable:0000000000000000 .LVL227
     /tmp/ccA0waiP.s:3780   .text.timer_interrupt_disable:0000000000000006 .LVL228
     /tmp/ccA0waiP.s:3783   .text.timer_interrupt_disable:0000000000000008 .LVL229
     /tmp/ccA0waiP.s:3754   .text.timer_interrupt_enable:0000000000000000 .LVL225
     /tmp/ccA0waiP.s:3759   .text.timer_interrupt_enable:0000000000000004 .LVL226
     /tmp/ccA0waiP.s:3677   .text.timer_external_clock_mode1_config:0000000000000000 .LVL220
     /tmp/ccA0waiP.s:3693   .text.timer_external_clock_mode1_config:0000000000000010 .LVL221
     /tmp/ccA0waiP.s:3696   .text.timer_external_clock_mode1_config:0000000000000012 .LVL222
     /tmp/ccA0waiP.s:3712   .text.timer_external_clock_mode1_config:000000000000001e .LVL223
     /tmp/ccA0waiP.s:3623   .text.timer_external_clock_mode0_config:0000000000000000 .LVL216
     /tmp/ccA0waiP.s:3639   .text.timer_external_clock_mode0_config:0000000000000010 .LVL217
     /tmp/ccA0waiP.s:3642   .text.timer_external_clock_mode0_config:0000000000000012 .LVL218
     /tmp/ccA0waiP.s:3651   .text.timer_external_clock_mode0_config:000000000000001c .LVL219
     /tmp/ccA0waiP.s:3476   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .LVL207
     /tmp/ccA0waiP.s:3540   .text.timer_external_trigger_as_external_clock_config:000000000000004c .LVL211
     /tmp/ccA0waiP.s:3557   .text.timer_external_trigger_as_external_clock_config:000000000000005e .LVL213
     /tmp/ccA0waiP.s:3499   .text.timer_external_trigger_as_external_clock_config:000000000000001a .LVL209
     /tmp/ccA0waiP.s:3564   .text.timer_external_trigger_as_external_clock_config:0000000000000062 .LVL214
     /tmp/ccA0waiP.s:3486   .text.timer_external_trigger_as_external_clock_config:000000000000000c .LVL208
     /tmp/ccA0waiP.s:3577   .text.timer_external_trigger_as_external_clock_config:000000000000006e .LVL215
     /tmp/ccA0waiP.s:3528   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .LVL210
     /tmp/ccA0waiP.s:3542   .text.timer_external_trigger_as_external_clock_config:000000000000004e .LVL212
     /tmp/ccA0waiP.s:3435   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LVL204
     /tmp/ccA0waiP.s:3448   .text.timer_internal_trigger_as_external_clock_config:000000000000000c .LVL205
     /tmp/ccA0waiP.s:3450   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .LVL206
     /tmp/ccA0waiP.s:3359   .text.timer_quadrature_decoder_mode_config:0000000000000000 .LVL199
     /tmp/ccA0waiP.s:3375   .text.timer_quadrature_decoder_mode_config:000000000000000e .LVL201
     /tmp/ccA0waiP.s:3400   .text.timer_quadrature_decoder_mode_config:0000000000000030 .LVL202
     /tmp/ccA0waiP.s:3365   .text.timer_quadrature_decoder_mode_config:0000000000000004 .LVL200
     /tmp/ccA0waiP.s:3261   .text.timer_slave_mode_select:0000000000000000 .LVL193
     /tmp/ccA0waiP.s:3271   .text.timer_slave_mode_select:000000000000000a .LVL194
     /tmp/ccA0waiP.s:3236   .text.timer_master_output_trigger_source_select:0000000000000000 .LVL191
     /tmp/ccA0waiP.s:3246   .text.timer_master_output_trigger_source_select:000000000000000c .LVL192
     /tmp/ccA0waiP.s:2823   .text.timer_input_pwm_capture_config:000000000000000a .LCFI16
     /tmp/ccA0waiP.s:3000   .text.timer_input_pwm_capture_config:00000000000000d2 .LCFI17
     /tmp/ccA0waiP.s:3007   .text.timer_input_pwm_capture_config:00000000000000da .LCFI18
     /tmp/ccA0waiP.s:3162   .text.timer_input_pwm_capture_config:0000000000000180 .LCFI19
     /tmp/ccA0waiP.s:2813   .text.timer_input_pwm_capture_config:0000000000000000 .LVL173
     /tmp/ccA0waiP.s:3160   .text.timer_input_pwm_capture_config:000000000000017e .LVL187
     /tmp/ccA0waiP.s:2867   .text.timer_input_pwm_capture_config:000000000000003a .LVL177
     /tmp/ccA0waiP.s:3025   .text.timer_input_pwm_capture_config:00000000000000e8 .LVL182
     /tmp/ccA0waiP.s:2861   .text.timer_input_pwm_capture_config:0000000000000036 .LVL176
     /tmp/ccA0waiP.s:3102   .text.timer_input_pwm_capture_config:0000000000000142 .LVL185
GAS LISTING /tmp/ccA0waiP.s 			page 158


     /tmp/ccA0waiP.s:2848   .text.timer_input_pwm_capture_config:0000000000000028 .LVL174
     /tmp/ccA0waiP.s:2852   .text.timer_input_pwm_capture_config:000000000000002a .LVL175
     /tmp/ccA0waiP.s:2992   .text.timer_input_pwm_capture_config:00000000000000d0 .LVL180
     /tmp/ccA0waiP.s:2918   .text.timer_input_pwm_capture_config:0000000000000078 .LVL178
     /tmp/ccA0waiP.s:2933   .text.timer_input_pwm_capture_config:0000000000000088 .LVL179
     /tmp/ccA0waiP.s:3067   .text.timer_input_pwm_capture_config:000000000000011e .LVL183
     /tmp/ccA0waiP.s:3140   .text.timer_input_pwm_capture_config:0000000000000170 .LVL186
     /tmp/ccA0waiP.s:2754   .text.timer_channel_capture_value_register_read:0000000000000000 .LVL163
     /tmp/ccA0waiP.s:2767   .text.timer_channel_capture_value_register_read:0000000000000016 .LVL164
     /tmp/ccA0waiP.s:2772   .text.timer_channel_capture_value_register_read:0000000000000018 .LVL165
     /tmp/ccA0waiP.s:2776   .text.timer_channel_capture_value_register_read:000000000000001a .LVL166
     /tmp/ccA0waiP.s:2778   .text.timer_channel_capture_value_register_read:000000000000001c .LVL167
     /tmp/ccA0waiP.s:2783   .text.timer_channel_capture_value_register_read:000000000000001e .LVL168
     /tmp/ccA0waiP.s:2786   .text.timer_channel_capture_value_register_read:0000000000000020 .LVL169
     /tmp/ccA0waiP.s:2791   .text.timer_channel_capture_value_register_read:0000000000000022 .LVL170
     /tmp/ccA0waiP.s:2794   .text.timer_channel_capture_value_register_read:0000000000000024 .LVL171
     /tmp/ccA0waiP.s:2799   .text.timer_channel_capture_value_register_read:0000000000000026 .LVL172
     /tmp/ccA0waiP.s:2474   .text.timer_input_capture_config:0000000000000000 .LVL154
     /tmp/ccA0waiP.s:2550   .text.timer_input_capture_config:000000000000006c .LVL155
     /tmp/ccA0waiP.s:2586   .text.timer_input_capture_config:000000000000009e .LVL157
     /tmp/ccA0waiP.s:2656   .text.timer_input_capture_config:0000000000000102 .LVL159
     /tmp/ccA0waiP.s:2702   .text.timer_input_capture_config:0000000000000144 .LVL161
     /tmp/ccA0waiP.s:2298   .text.timer_channel_complementary_output_state_config:0000000000000000 .LVL137
     /tmp/ccA0waiP.s:2310   .text.timer_channel_complementary_output_state_config:0000000000000012 .LVL138
     /tmp/ccA0waiP.s:2322   .text.timer_channel_complementary_output_state_config:0000000000000020 .LVL139
     /tmp/ccA0waiP.s:2331   .text.timer_channel_complementary_output_state_config:0000000000000026 .LVL140
     /tmp/ccA0waiP.s:2342   .text.timer_channel_complementary_output_state_config:0000000000000034 .LVL141
     /tmp/ccA0waiP.s:2353   .text.timer_channel_complementary_output_state_config:000000000000003e .LVL142
     /tmp/ccA0waiP.s:2206   .text.timer_channel_output_state_config:0000000000000000 .LVL129
     /tmp/ccA0waiP.s:2227   .text.timer_channel_output_state_config:0000000000000022 .LVL130
     /tmp/ccA0waiP.s:2234   .text.timer_channel_output_state_config:0000000000000028 .LVL131
     /tmp/ccA0waiP.s:2243   .text.timer_channel_output_state_config:000000000000002e .LVL132
     /tmp/ccA0waiP.s:2254   .text.timer_channel_output_state_config:000000000000003a .LVL133
     /tmp/ccA0waiP.s:2261   .text.timer_channel_output_state_config:000000000000003e .LVL134
     /tmp/ccA0waiP.s:2272   .text.timer_channel_output_state_config:000000000000004c .LVL135
     /tmp/ccA0waiP.s:2283   .text.timer_channel_output_state_config:0000000000000056 .LVL136
     /tmp/ccA0waiP.s:2134   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .LVL123
     /tmp/ccA0waiP.s:2153   .text.timer_channel_complementary_output_polarity_config:000000000000001e .LVL124
     /tmp/ccA0waiP.s:2160   .text.timer_channel_complementary_output_polarity_config:0000000000000024 .LVL125
     /tmp/ccA0waiP.s:2169   .text.timer_channel_complementary_output_polarity_config:000000000000002a .LVL126
     /tmp/ccA0waiP.s:2180   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .LVL127
     /tmp/ccA0waiP.s:2191   .text.timer_channel_complementary_output_polarity_config:0000000000000042 .LVL128
     /tmp/ccA0waiP.s:2042   .text.timer_channel_output_polarity_config:0000000000000000 .LVL115
     /tmp/ccA0waiP.s:2063   .text.timer_channel_output_polarity_config:0000000000000022 .LVL116
     /tmp/ccA0waiP.s:2070   .text.timer_channel_output_polarity_config:0000000000000028 .LVL117
     /tmp/ccA0waiP.s:2079   .text.timer_channel_output_polarity_config:000000000000002e .LVL118
     /tmp/ccA0waiP.s:2090   .text.timer_channel_output_polarity_config:000000000000003c .LVL119
     /tmp/ccA0waiP.s:2097   .text.timer_channel_output_polarity_config:0000000000000040 .LVL120
     /tmp/ccA0waiP.s:2108   .text.timer_channel_output_polarity_config:000000000000004e .LVL121
     /tmp/ccA0waiP.s:2119   .text.timer_channel_output_polarity_config:0000000000000058 .LVL122
     /tmp/ccA0waiP.s:1951   .text.timer_channel_output_clear_config:0000000000000000 .LVL107
     /tmp/ccA0waiP.s:1972   .text.timer_channel_output_clear_config:0000000000000022 .LVL108
     /tmp/ccA0waiP.s:1979   .text.timer_channel_output_clear_config:0000000000000028 .LVL109
     /tmp/ccA0waiP.s:1995   .text.timer_channel_output_clear_config:0000000000000038 .LVL110
     /tmp/ccA0waiP.s:2001   .text.timer_channel_output_clear_config:000000000000003e .LVL111
     /tmp/ccA0waiP.s:2012   .text.timer_channel_output_clear_config:000000000000004a .LVL112
     /tmp/ccA0waiP.s:2016   .text.timer_channel_output_clear_config:000000000000004e .LVL113
GAS LISTING /tmp/ccA0waiP.s 			page 159


     /tmp/ccA0waiP.s:2027   .text.timer_channel_output_clear_config:000000000000005a .LVL114
     /tmp/ccA0waiP.s:1864   .text.timer_channel_output_fast_config:0000000000000000 .LVL99
     /tmp/ccA0waiP.s:1878   .text.timer_channel_output_fast_config:0000000000000018 .LVL100
     /tmp/ccA0waiP.s:1890   .text.timer_channel_output_fast_config:0000000000000026 .LVL101
     /tmp/ccA0waiP.s:1899   .text.timer_channel_output_fast_config:000000000000002c .LVL102
     /tmp/ccA0waiP.s:1910   .text.timer_channel_output_fast_config:000000000000003a .LVL103
     /tmp/ccA0waiP.s:1921   .text.timer_channel_output_fast_config:0000000000000044 .LVL104
     /tmp/ccA0waiP.s:1925   .text.timer_channel_output_fast_config:0000000000000048 .LVL105
     /tmp/ccA0waiP.s:1936   .text.timer_channel_output_fast_config:0000000000000052 .LVL106
     /tmp/ccA0waiP.s:1773   .text.timer_channel_output_shadow_config:0000000000000000 .LVL91
     /tmp/ccA0waiP.s:1794   .text.timer_channel_output_shadow_config:0000000000000024 .LVL92
     /tmp/ccA0waiP.s:1801   .text.timer_channel_output_shadow_config:000000000000002a .LVL93
     /tmp/ccA0waiP.s:1817   .text.timer_channel_output_shadow_config:000000000000003c .LVL94
     /tmp/ccA0waiP.s:1823   .text.timer_channel_output_shadow_config:0000000000000042 .LVL95
     /tmp/ccA0waiP.s:1834   .text.timer_channel_output_shadow_config:000000000000004c .LVL96
     /tmp/ccA0waiP.s:1838   .text.timer_channel_output_shadow_config:0000000000000050 .LVL97
     /tmp/ccA0waiP.s:1849   .text.timer_channel_output_shadow_config:000000000000005a .LVL98
     /tmp/ccA0waiP.s:1636   .text.timer_channel_output_mode_config:0000000000000000 .LVL82
     /tmp/ccA0waiP.s:1657   .text.timer_channel_output_mode_config:0000000000000022 .LVL83
     /tmp/ccA0waiP.s:1664   .text.timer_channel_output_mode_config:0000000000000028 .LVL84
     /tmp/ccA0waiP.s:1680   .text.timer_channel_output_mode_config:0000000000000038 .LVL85
     /tmp/ccA0waiP.s:1686   .text.timer_channel_output_mode_config:000000000000003e .LVL86
     /tmp/ccA0waiP.s:1697   .text.timer_channel_output_mode_config:000000000000004a .LVL87
     /tmp/ccA0waiP.s:1701   .text.timer_channel_output_mode_config:000000000000004e .LVL88
     /tmp/ccA0waiP.s:1712   .text.timer_channel_output_mode_config:000000000000005a .LVL89
     /tmp/ccA0waiP.s:1204   .text.timer_channel_output_config:0000000000000000 .LVL66
     /tmp/ccA0waiP.s:1293   .text.timer_channel_output_config:000000000000007c .LVL67
     /tmp/ccA0waiP.s:1314   .text.timer_channel_output_config:0000000000000094 .LVL69
     /tmp/ccA0waiP.s:1332   .text.timer_channel_output_config:00000000000000ae .LVL70
     /tmp/ccA0waiP.s:1358   .text.timer_channel_output_config:00000000000000cc .LVL72
     /tmp/ccA0waiP.s:1386   .text.timer_channel_output_config:00000000000000ee .LVL73
     /tmp/ccA0waiP.s:1605   .text.timer_channel_output_config:000000000000023c .LVL81
     /tmp/ccA0waiP.s:1305   .text.timer_channel_output_config:000000000000008c .LVL68
     /tmp/ccA0waiP.s:1349   .text.timer_channel_output_config:00000000000000c4 .LVL71
     /tmp/ccA0waiP.s:1398   .text.timer_channel_output_config:00000000000000fe .LVL74
     /tmp/ccA0waiP.s:1407   .text.timer_channel_output_config:0000000000000108 .LVL75
     /tmp/ccA0waiP.s:1456   .text.timer_channel_output_config:000000000000014a .LVL76
     /tmp/ccA0waiP.s:1475   .text.timer_channel_output_config:000000000000016e .LVL77
     /tmp/ccA0waiP.s:1500   .text.timer_channel_output_config:0000000000000192 .LVL78
     /tmp/ccA0waiP.s:1529   .text.timer_channel_output_config:00000000000001ca .LVL79
     /tmp/ccA0waiP.s:1586   .text.timer_channel_output_config:000000000000021c .LVL80
     /tmp/ccA0waiP.s:904    .text.timer_event_software_generate:0000000000000000 .LVL54
     /tmp/ccA0waiP.s:909    .text.timer_event_software_generate:0000000000000004 .LVL55
     /tmp/ccA0waiP.s:874    .text.timer_dma_transfer_config:0000000000000000 .LVL52
     /tmp/ccA0waiP.s:887    .text.timer_dma_transfer_config:0000000000000010 .LVL53
     /tmp/ccA0waiP.s:816    .text.timer_dma_disable:0000000000000000 .LVL49
     /tmp/ccA0waiP.s:822    .text.timer_dma_disable:0000000000000006 .LVL50
     /tmp/ccA0waiP.s:796    .text.timer_dma_enable:0000000000000000 .LVL47
     /tmp/ccA0waiP.s:801    .text.timer_dma_enable:0000000000000004 .LVL48
     /tmp/ccA0waiP.s:703    .text.timer_prescaler_read:0000000000000000 .LVL42
     /tmp/ccA0waiP.s:708    .text.timer_prescaler_read:0000000000000002 .LVL43
     /tmp/ccA0waiP.s:712    .text.timer_prescaler_read:0000000000000004 .LVL44
     /tmp/ccA0waiP.s:683    .text.timer_counter_read:0000000000000000 .LVL40
     /tmp/ccA0waiP.s:688    .text.timer_counter_read:0000000000000002 .LVL41
     /tmp/ccA0waiP.s:540    .text.timer_counter_alignment:0000000000000000 .LVL32
     /tmp/ccA0waiP.s:550    .text.timer_counter_alignment:000000000000000c .LVL33
     /tmp/ccA0waiP.s:52     .text.timer_deinit:0000000000000002 .LCFI0
GAS LISTING /tmp/ccA0waiP.s 			page 160


     /tmp/ccA0waiP.s:75     .text.timer_deinit:0000000000000030 .LCFI1
     /tmp/ccA0waiP.s:79     .text.timer_deinit:0000000000000032 .LCFI2
     /tmp/ccA0waiP.s:102    .text.timer_deinit:000000000000005e .LCFI3
     /tmp/ccA0waiP.s:108    .text.timer_deinit:0000000000000066 .LCFI4
     /tmp/ccA0waiP.s:124    .text.timer_deinit:000000000000007a .LCFI5
     /tmp/ccA0waiP.s:130    .text.timer_deinit:0000000000000082 .LCFI6
     /tmp/ccA0waiP.s:146    .text.timer_deinit:0000000000000096 .LCFI7
     /tmp/ccA0waiP.s:152    .text.timer_deinit:000000000000009e .LCFI8
     /tmp/ccA0waiP.s:168    .text.timer_deinit:00000000000000b2 .LCFI9
     /tmp/ccA0waiP.s:174    .text.timer_deinit:00000000000000ba .LCFI10
     /tmp/ccA0waiP.s:190    .text.timer_deinit:00000000000000ce .LCFI11
     /tmp/ccA0waiP.s:196    .text.timer_deinit:00000000000000d6 .LCFI12
     /tmp/ccA0waiP.s:212    .text.timer_deinit:00000000000000ea .LCFI13
     /tmp/ccA0waiP.s:218    .text.timer_deinit:00000000000000f2 .LCFI14
     /tmp/ccA0waiP.s:233    .text.timer_deinit:0000000000000106 .LCFI15
     /tmp/ccA0waiP.s:48     .text.timer_deinit:0000000000000000 .LVL2
     /tmp/ccA0waiP.s:90     .text.timer_deinit:000000000000004e .LVL3
     /tmp/ccA0waiP.s:112    .text.timer_deinit:000000000000006a .LVL6
     /tmp/ccA0waiP.s:134    .text.timer_deinit:0000000000000086 .LVL9
     /tmp/ccA0waiP.s:156    .text.timer_deinit:00000000000000a2 .LVL12
     /tmp/ccA0waiP.s:178    .text.timer_deinit:00000000000000be .LVL15
     /tmp/ccA0waiP.s:200    .text.timer_deinit:00000000000000da .LVL18
     /tmp/ccA0waiP.s:222    .text.timer_deinit:00000000000000f6 .LVL21
     /tmp/ccA0waiP.s:17     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000000 .LVL0
     /tmp/ccA0waiP.s:30     .text.timer_channel_input_capture_prescaler_config.part.0:0000000000000010 .LVL1
     /tmp/ccA0waiP.s:2396   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .LVL144
     /tmp/ccA0waiP.s:2429   .text.timer_channel_input_capture_prescaler_config:000000000000002e .LVL147
     /tmp/ccA0waiP.s:2441   .text.timer_channel_input_capture_prescaler_config:000000000000003e .LVL149
     /tmp/ccA0waiP.s:2447   .text.timer_channel_input_capture_prescaler_config:0000000000000044 .LVL151
     /tmp/ccA0waiP.s:2457   .text.timer_channel_input_capture_prescaler_config:000000000000004c .LVL152
     /tmp/ccA0waiP.s:2417   .text.timer_channel_input_capture_prescaler_config:0000000000000024 .LVL145
     /tmp/ccA0waiP.s:2424   .text.timer_channel_input_capture_prescaler_config:000000000000002a .LVL146
     /tmp/ccA0waiP.s:2443   .text.timer_channel_input_capture_prescaler_config:0000000000000040 .LVL150
     /tmp/ccA0waiP.s:2459   .text.timer_channel_input_capture_prescaler_config:000000000000004e .LVL153
     /tmp/ccA0waiP.s:3211   .text.timer_input_trigger_source_select:0000000000000000 .LVL189
     /tmp/ccA0waiP.s:3221   .text.timer_input_trigger_source_select:000000000000000c .LVL190
     /tmp/ccA0waiP.s:3321   .text.timer_external_trigger_config:0000000000000000 .LVL196
     /tmp/ccA0waiP.s:3334   .text.timer_external_trigger_config:0000000000000010 .LVL197
     /tmp/ccA0waiP.s:3337   .text.timer_external_trigger_config:0000000000000012 .LVL198
     /tmp/ccA0waiP.s:3831   .text.timer_interrupt_flag_clear:0000000000000000 .LVL234
     /tmp/ccA0waiP.s:3835   .text.timer_interrupt_flag_clear:0000000000000004 .LVL235
     /tmp/ccA0waiP.s:3886   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccA0waiP.s:2869   .text.timer_input_pwm_capture_config:000000000000003a .LBE18
     /tmp/ccA0waiP.s:2993   .text.timer_input_pwm_capture_config:00000000000000d0 .LBB24
     /tmp/ccA0waiP.s:2997   .text.timer_input_pwm_capture_config:00000000000000d0 .LBE24
     /tmp/ccA0waiP.s:3002   .text.timer_input_pwm_capture_config:00000000000000d2 .LBB25
     /tmp/ccA0waiP.s:3010   .text.timer_input_pwm_capture_config:00000000000000da .LBE25
     /tmp/ccA0waiP.s:3028   .text.timer_input_pwm_capture_config:00000000000000ea .LBE26
     /tmp/ccA0waiP.s:3068   .text.timer_input_pwm_capture_config:000000000000011e .LBB29
     /tmp/ccA0waiP.s:3074   .text.timer_input_pwm_capture_config:0000000000000126 .LBE29
     /tmp/ccA0waiP.s:3704   .text.timer_external_clock_mode1_config:0000000000000018 .LBE38
     /tmp/ccA0waiP.s:3707   .text.timer_external_clock_mode1_config:000000000000001a .LBB41
     /tmp/ccA0waiP.s:3714   .text.timer_external_clock_mode1_config:000000000000001e .LBE41

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
GAS LISTING /tmp/ccA0waiP.s 			page 161


