#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 14 17:06:13 2024
# Process ID: 19764
# Current directory: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1
# Command line: vivado.exe -log PROC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PROC.tcl
# Log file: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/PROC.vds
# Journal file: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-M1PCUD5, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16868 MB
#-----------------------------------------------------------
source PROC.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 592.309 ; gain = 217.371
Command: read_checkpoint -auto_incremental -incremental D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.srcs/utils_1/imports/synth_1/PROC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.srcs/utils_1/imports/synth_1/PROC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PROC -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1430.125 ; gain = 439.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROC' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_cl_test' [D:/CMPE_Capstone/CODE/RF_cl_test.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF_cl_test' (0#1) [D:/CMPE_Capstone/CODE/RF_cl_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/CMPE_Capstone/CODE/RF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [D:/CMPE_Capstone/CODE/RF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rv_fifo' [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'rv_fifo' (0#1) [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'count' does not match port width (11) of module 'rv_fifo' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:173]
INFO: [Synth 8-6157] synthesizing module 'ser_buffer' [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:23]
INFO: [Synth 8-226] default block is never used [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'ser_buffer' (0#1) [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UART_pkg' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'UART_ctrl' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ascii_conv' [D:/CMPE_Capstone/CODE/hdl/UART/src/ascii_conv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ascii_conv' (0#1) [D:/CMPE_Capstone/CODE/hdl/UART/src/ascii_conv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_ctrl' (0#1) [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-19764-DESKTOP-M1PCUD5/realtime/axi_uartlite_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'axi_uartlite_0' is unconnected for instance 'uart' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'axi_uartlite_0' is unconnected for instance 'uart' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'axi_uartlite_0' is unconnected for instance 'uart' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'axi_uartlite_0' is unconnected for instance 'uart' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'axi_uartlite_0' is unconnected for instance 'uart' [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7023] instance 'uart' of module 'axi_uartlite_0' has 22 connections declared, but only 17 given [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'UART_pkg' (0#1) [D:/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PROC' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:23]
WARNING: [Synth 8-6014] Unused sequential element Rx_ready_q_reg was removed.  [D:/CMPE_Capstone/CODE/RF_cl_test.sv:94]
WARNING: [Synth 8-6014] Unused sequential element Tx_data_q_reg was removed.  [D:/CMPE_Capstone/CODE/RF_cl_test.sv:95]
WARNING: [Synth 8-6014] Unused sequential element Tx_valid_q_reg was removed.  [D:/CMPE_Capstone/CODE/RF_cl_test.sv:96]
WARNING: [Synth 8-6014] Unused sequential element intr_q_reg was removed.  [D:/CMPE_Capstone/CODE/RF.sv:95]
WARNING: [Synth 8-7137] Register mem_reg[1023] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1022] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1021] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1020] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1019] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1018] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1017] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1016] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1015] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1014] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1013] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1012] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1011] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1010] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1009] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1008] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1007] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1006] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1005] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1004] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1003] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1002] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1001] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[1000] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[999] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[998] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[997] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[996] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[995] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[994] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[993] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[992] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[991] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[990] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[989] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[988] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[987] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[986] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[985] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[984] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[983] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[982] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[981] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[980] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[979] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[978] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[977] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[976] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[975] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[974] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[973] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[972] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[971] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[970] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[969] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[968] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[967] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[966] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[965] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[964] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[963] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[962] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[961] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[960] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[959] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[958] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[957] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[956] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[955] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[954] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[953] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[952] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[951] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[950] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[949] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[948] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[947] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[946] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[945] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[944] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[943] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[942] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[941] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[940] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[939] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[938] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[937] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[936] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[935] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[934] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[933] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[932] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[931] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[930] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[929] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[928] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[927] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[926] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[925] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
WARNING: [Synth 8-7137] Register mem_reg[924] in module rv_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CMPE_Capstone/CODE/hdl/rv_fifo/src/rv_fifo.sv:30]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net Rx_data in module/entity PROC does not have driver. [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:33]
WARNING: [Synth 8-3848] Net Rx_valid in module/entity PROC does not have driver. [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:34]
WARNING: [Synth 8-3917] design PROC has port wake driven by constant 0
WARNING: [Synth 8-7129] Port Tx_data[31] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[30] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[29] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[28] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[27] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[26] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[25] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[24] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[23] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[22] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[21] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[20] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[19] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[18] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[17] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[16] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[15] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[14] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[13] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[12] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[11] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[10] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[9] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[8] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[7] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[6] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[5] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[4] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[3] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[2] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[1] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[0] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_valid in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[7] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[6] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[5] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[4] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[3] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[2] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[1] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[0] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_valid in module PROC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_dut'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_dut'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mem_0'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mem_0'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/axi_uartlite_0_1/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart_dut_0/uart'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/axi_uartlite_0_1/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart_dut_0/uart'
Parsing XDC File [D:/CMPE_Capstone/CODE/contraint.xdc]
WARNING: [Vivado 12-584] No ports matched ']'. [D:/CMPE_Capstone/CODE/contraint.xdc:27]
Finished Parsing XDC File [D:/CMPE_Capstone/CODE/contraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CMPE_Capstone/CODE/contraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PROC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PROC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2376.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_dut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart_dut_0/uart. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.srcs/utils_1/imports/synth_1/PROC.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'RF_cl_test'
INFO: [Synth 8-802] inferred FSM for state register 'curr_s_reg' in module 'RF'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'UART_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               rst_state |                             0000 | 00000000000000000000000000000000
              idle_state |                             0001 | 00000000000000000000000000000001
      pc_read_addr_state |                             0010 | 00000000000000000000000000000010
            decode_state |                             0011 | 00000000000000000000000000000100
      pc_read_data_state |                             0100 | 00000000000000000000000000000011
             intr_handle |                             0101 | 00000000000000000000000000000111
             intr_read_1 |                             0110 | 00000000000000000000000000001001
             intr_read_2 |                             0111 | 00000000000000000000000000001010
           Rx_read_state |                             1000 | 00000000000000000000000000001011
             Rx_read_reg |                             1001 | 00000000000000000000000000001100
              send_state |                             1010 | 00000000000000000000000000001000
               run_state |                             1011 | 00000000000000000000000000000101
              wait_state |                             1100 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'RF_cl_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                            00001 | 00000000000000000000000000000000
               shortrd_s |                            00010 | 00000000000000000000000000000011
               shortwr_s |                            00100 | 00000000000000000000000000000100
                longrd_s |                            01000 | 00000000000000000000000000000001
                longwr_s |                            10000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_s_reg' using encoding 'one-hot' in module 'RF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          set_ctrl_state |                               00 | 00000000000000000000000000000001
              resp_state |                               01 | 00000000000000000000000000000010
              idle_state |                               10 | 00000000000000000000000000000000
             write_state |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'UART_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:02:11 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1043  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   18 Bit        Muxes := 8     
	   3 Input   18 Bit        Muxes := 2     
	  13 Input   18 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	  13 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1027  
	   4 Input    8 Bit        Muxes := 1025  
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	  13 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1034  
	   2 Input    1 Bit        Muxes := 39    
	   3 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design PROC has port wake driven by constant 0
WARNING: [Synth 8-7129] Port Rx_data[7] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[6] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[5] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[4] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[3] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[2] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[1] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[0] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_valid in module PROC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:04:11 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:04:22 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:04:30 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:04:51 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:05:01 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:05:01 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:05:02 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:05:02 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:05:02 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:05:02 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |blk_mem_gen_0  |         1|
|3     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |axi_uartlite |     1|
|2     |blk_mem_gen  |     1|
|3     |clk_wiz      |     1|
|4     |CARRY4       |     8|
|5     |LUT1         |     3|
|6     |LUT2         |    42|
|7     |LUT3         |    25|
|8     |LUT4         |    43|
|9     |LUT5         |    54|
|10    |LUT6         |   147|
|11    |MUXF7        |     2|
|12    |FDCE         |   138|
|13    |FDPE         |     6|
|14    |FDRE         |     1|
|15    |IBUF         |     6|
|16    |OBUF         |    13|
|17    |OBUFT        |     9|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:05:02 . Memory (MB): peak = 2376.633 ; gain = 1386.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:04:53 . Memory (MB): peak = 2376.633 ; gain = 1386.320
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:05:03 . Memory (MB): peak = 2376.633 ; gain = 1386.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bf119bb9
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 167 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:05:12 . Memory (MB): peak = 2376.633 ; gain = 1773.367
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/PROC.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2376.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PROC_utilization_synth.rpt -pb PROC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 17:11:50 2024...
