// Seed: 2610754263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_10, id_11;
  final $display(id_10 == 1, id_6);
  wire id_12;
endmodule
module module_1;
  integer id_2;
  reg id_3;
  wor id_4;
  tri0 id_5 = 1'b0 || id_1, id_6;
  initial id_3 <= #1 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_2,
      id_6,
      id_5
  );
  wire id_7;
endmodule
