Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 24 18:21:53 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file EggD_control_sets_placed.rpt
| Design       : EggD
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    88 |
| Unused register locations in slices containing registers |   568 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           15 |
| No           | No                    | Yes                    |              78 |           47 |
| No           | Yes                   | No                     |              30 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             146 |           51 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                         Enable Signal                        |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  RUN_COUNT_TIME/min_reg[0]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[0]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[0]_P_0                     |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[0]_C   |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[1]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[1]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[2]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[2]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[3]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[3]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[4]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[4]_LDC_i_2__0_n_0         |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/min_reg[2]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[2]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/min_reg[3]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[3]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/min_reg[4]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[4]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/min_reg[5]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[5]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[0]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[1]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[2]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[3]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[4]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[5]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[0]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[0]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[1]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[1]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[2]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[2]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[3]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[3]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[4]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[4]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[5]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[5]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | RUN_COUNT_TIME/min_reg[0]_P_0                    |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | INCREMENT_COUNT_TIME/debounce_sec/min_reg[2]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | INCREMENT_COUNT_TIME/debounce_sec/min_reg[3]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | INCREMENT_COUNT_TIME/debounce_sec/min_reg[4]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | INCREMENT_COUNT_TIME/debounce_sec/min_reg[5]_P   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_clk         | INCREMENT_COUNT_TIME/min[5]_P_i_1__0_n_0                     | INCREMENT_COUNT_TIME/debounce_min/min_reg[1]_P_0 |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[0]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[0]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[1]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[1]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[2]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[2]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[3]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[3]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[4]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[4]_C   |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_sec/sec_reg[5]_P    |                                                              | INCREMENT_COUNT_TIME/debounce_sec/sec_reg[5]_C   |                1 |              1 |
|  RUN_COUNT_TIME/min_reg[5]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/min_reg[5]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[0]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[0]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[1]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[1]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[0]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[1]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[2]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[3]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[4]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/min_reg[5]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[0]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[1]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | reset_IBUF                                       |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[4]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[5]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[2]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | RUN_COUNT_TIME/sec_reg[3]_LDC_i_2__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[0]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[1]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[2]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[3]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[4]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/min                                           | RUN_COUNT_TIME/min_reg[5]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[0]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[1]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[4]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[5]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[2]_LDC_i_1__0_n_0         |                1 |              1 |
|  CLK1HZ_BUFG                                       | RUN_COUNT_TIME/sec                                           | RUN_COUNT_TIME/sec_reg[3]_LDC_i_1__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[4]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[4]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[5]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[5]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[2]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[2]_LDC_i_2__0_n_0         |                1 |              1 |
|  RUN_COUNT_TIME/sec_reg[3]_LDC_i_1__0_n_0          |                                                              | RUN_COUNT_TIME/sec_reg[3]_LDC_i_2__0_n_0         |                1 |              1 |
|  INCREMENT_COUNT_TIME/debounce_min/min_reg[1]_P_0  |                                                              | INCREMENT_COUNT_TIME/debounce_sec/min_reg[1]_C   |                1 |              1 |
|  CLK1HZ_BUFG                                       |                                                              | INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/AR[0] |                1 |              2 |
|  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk      |                                                              | SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]        |                1 |              2 |
|  SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg        |                                                              | SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]        |                1 |              2 |
|  INCREMENT_COUNT_TIME/debounce_min/SLOW_CLK/Q1_reg |                                                              | INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/AR[0] |                1 |              2 |
|  INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/Q1_reg |                                                              | INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/AR[0] |                1 |              2 |
|  clk5mhz/inst/clk_out1                             |                                                              | SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]        |                2 |              2 |
|  SEG_MGMT/DIV_SEC/one_reg[3]_i_2__0_n_0            |                                                              |                                                  |                1 |              4 |
|  SET_COOK_TIME/debounce_sec/CLK                    |                                                              | reset_IBUF                                       |                2 |              6 |
|  SET_COOK_TIME/debounce_sec/CLK                    | SET_COOK_TIME/min[5]_i_1_n_0                                 | reset_IBUF                                       |                2 |              6 |
|  SEG_MGMT/DIV_MIN/one_reg[3]_i_2_n_0               |                                                              |                                                  |                3 |              7 |
|  INPUT_sec_reg[5]_i_2_n_0                          |                                                              |                                                  |                6 |             12 |
|  clk1_2hz/CLK                                      |                                                              |                                                  |                5 |             13 |
|  clk5mhz/inst/clk_out1                             |                                                              | reset_IBUF                                       |                9 |             35 |
|  CLK1HZ_BUFG                                       | INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/counter_reg[31]_0 | INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/AR[0] |               17 |             64 |
|  clk5mhz/inst/clk_out1                             | SET_COOK_TIME/debounce_sec/SLOW_CLK/E[0]                     | SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]        |               16 |             64 |
+----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    73 |
| 2      |                     6 |
| 4      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


