{"vcs1":{"timestamp_begin":1741698292.207744463, "rt":7.16, "ut":6.83, "st":0.26}}
{"vcselab":{"timestamp_begin":1741698299.443980297, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741698299.790713182, "rt":0.29, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741698291.892630236}
{"VCS_COMP_START_TIME": 1741698291.892630236}
{"VCS_COMP_END_TIME": 1741698300.153649887}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379036}}
{"vcselab": {"peak_mem": 174724}}
