// Seed: 3734110272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  output wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4
    , id_16,
    input wand id_5,
    output uwire id_6,
    output wire id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wand id_13,
    input uwire id_14
);
  wire id_17;
  and primCall (id_3, id_14, id_18, id_17, id_9, id_12, id_8, id_0, id_5, id_16, id_10, id_13);
  logic id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
  integer [1 : 1] id_19;
endmodule
