INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/And/And.srcs/sim_1/new/andder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/And/And.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
