// Seed: 2867101899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [(  (  -1 'b0 )  ) : -1] id_5;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output logic id_4,
    input supply1 id_5
);
  assign id_4 = id_1;
  final
    if (-1'd0 == 1) begin : LABEL_0
      id_4 <= 1;
    end
  wire id_7;
  localparam id_8 = 1 === 1 - 1'b0;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
