\documentclass[11pt]{article}


\author{Tjark Petersen}
\title{Thesis}


\begin{document}
\maketitle

\section{Introduction}

- verification has a hard time keeping up with increasing design complexity
- verification is a bottleneck in the design process

\section{Hardware Description Languages}

\section{Hardware Verification Languages}

\section{Concurrency Models}
- talk about how HDL concurrency models differ from other
- talk about other concurrency models
- is UVM actor based?

\section{Constrained-Random Verification}

\section{Code Coverage}

\section{Functional Coverage}

\section{Assertion-Based Verification}

\section{Formal Verification}

\section{System Verilog}

\section{UVM}

\section{Event-Driven Simulation}

\section{Cycle-Based Simulation}

\section{Transaction-Level Modeling}

\section{Software Testing Methods}
- unit testing
- integration testing
- system testing
- black vs. grey vs. white box testing

\end{document}
