// Seed: 2132212100
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  parameter id_5 = -1;
  logic id_6;
  assign id_6 = (1);
  wire [1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_7 = 32'd66
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  integer [id_1 : -1 'b0] id_6;
  assign id_3 = id_6;
  wire _id_7;
  ;
  wire [id_7 : -1] id_8;
endmodule
