

================================================================
== Vitis HLS Report for 'producer3'
================================================================
* Date:           Wed May  4 09:44:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_arrays
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_15_2  |        ?|        ?|        13|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 16 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 17 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ORIGEN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ORIGEN"   --->   Operation 18 'read' 'ORIGEN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DESTINO_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %DESTINO"   --->   Operation 19 'read' 'DESTINO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %DESTINO_out, i32 %DESTINO_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ORIGEN_out, i32 %ORIGEN_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %output_out, i64 %output_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %DESTINO_read" [data_flow_example2_prueba1.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i32 %ORIGEN_read" [data_flow_example2_prueba1.cpp:11]   --->   Operation 24 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (6.91ns)   --->   "%mul_ln11 = mul i64 %zext_ln11, i64 %zext_ln11_1" [data_flow_example2_prueba1.cpp:11]   --->   Operation 25 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aa, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aa, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bb1, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bb1, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DESTINO_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weight"   --->   Operation 33 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%activacion_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %activacion"   --->   Operation 34 'read' 'activacion_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ORIGEN_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aa, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bb1, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bb1, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aa, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %activacion_read, i32 2, i32 63" [data_flow_example2_prueba1.cpp:15]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i62 %trunc_ln" [data_flow_example2_prueba1.cpp:13]   --->   Operation 44 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ORIGEN_cast_i_i = zext i32 %ORIGEN_read"   --->   Operation 45 'zext' 'ORIGEN_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (6.91ns)   --->   "%mul_ln11 = mul i64 %zext_ln11, i64 %zext_ln11_1" [data_flow_example2_prueba1.cpp:11]   --->   Operation 46 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln13 = br void" [data_flow_example2_prueba1.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.63>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln13, void %._crit_edge.loopexit.i.i" [data_flow_example2_prueba1.cpp:13]   --->   Operation 48 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %select_ln13_1, void %._crit_edge.loopexit.i.i" [data_flow_example2_prueba1.cpp:13]   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %entry, i32 %add_ln15, void %._crit_edge.loopexit.i.i" [data_flow_example2_prueba1.cpp:15]   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln13 = add i64 %indvar_flatten, i64 1" [data_flow_example2_prueba1.cpp:13]   --->   Operation 51 'add' 'add_ln13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.77ns)   --->   "%icmp_ln13 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln11" [data_flow_example2_prueba1.cpp:13]   --->   Operation 53 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %._crit_edge.loopexit.i.i, void %.exit" [data_flow_example2_prueba1.cpp:13]   --->   Operation 54 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp_eq  i32 %i, i32 %ORIGEN_read" [data_flow_example2_prueba1.cpp:15]   --->   Operation 55 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i32 0, i32 %i" [data_flow_example2_prueba1.cpp:13]   --->   Operation 56 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln13_2 = add i32 %j, i32 1" [data_flow_example2_prueba1.cpp:13]   --->   Operation 57 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i32 %add_ln13_2, i32 %j" [data_flow_example2_prueba1.cpp:13]   --->   Operation 58 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_cast_i_i = zext i32 %select_ln13" [data_flow_example2_prueba1.cpp:13]   --->   Operation 59 'zext' 'i_cast_i_i' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.46ns)   --->   "%add_ln174 = add i63 %sext_ln13, i63 %i_cast_i_i" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'add' 'add_ln174' <Predicate = (!icmp_ln13)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i63 %add_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'sext' 'sext_ln174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i32 %select_ln13_1" [data_flow_example2_prueba1.cpp:13]   --->   Operation 63 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i62 %ORIGEN_cast_i_i, i62 %zext_ln13" [data_flow_example2_prueba1.cpp:13]   --->   Operation 64 'mul' 'mul_ln13' <Predicate = (!icmp_ln13)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln15 = add i32 %select_ln13, i32 1" [data_flow_example2_prueba1.cpp:15]   --->   Operation 66 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i62 %ORIGEN_cast_i_i, i62 %zext_ln13" [data_flow_example2_prueba1.cpp:13]   --->   Operation 67 'mul' 'mul_ln13' <Predicate = (!icmp_ln13)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln15_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln13, i2 0" [data_flow_example2_prueba1.cpp:13]   --->   Operation 69 'bitconcatenate' 'sext_ln15_mid2_v_v_v_v' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.52ns)   --->   "%add_ln13_1 = add i64 %sext_ln15_mid2_v_v_v_v, i64 %weight_read" [data_flow_example2_prueba1.cpp:13]   --->   Operation 70 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln15_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln13_1, i32 2, i32 63" [data_flow_example2_prueba1.cpp:13]   --->   Operation 71 'partselect' 'sext_ln15_mid2_v' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i62 %sext_ln15_mid2_v" [data_flow_example2_prueba1.cpp:13]   --->   Operation 72 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 73 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 74 [1/1] (3.46ns)   --->   "%add_ln174_1 = add i63 %sext_ln13_1, i63 %i_cast_i_i" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'add' 'add_ln174_1' <Predicate = (!icmp_ln13)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln174_1 = sext i63 %add_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'sext' 'sext_ln174_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 81 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 83 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'read' 'gmem_addr_read' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 86 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 87 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 88 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 89 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln13)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_15_2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data_flow_example2_prueba1.cpp:15]   --->   Operation 92 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aa, i32 %gmem_addr_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (!icmp_ln13)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 94 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bb1, i32 %gmem_addr_1_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = (!icmp_ln13)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aa]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bb1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ activacion]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DESTINO]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ORIGEN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DESTINO_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ORIGEN_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read            (read          ) [ 00000000000000000]
ORIGEN_read            (read          ) [ 00111111111111110]
DESTINO_read           (read          ) [ 00000000000000000]
write_ln0              (write         ) [ 00000000000000000]
write_ln0              (write         ) [ 00000000000000000]
write_ln0              (write         ) [ 00000000000000000]
zext_ln11              (zext          ) [ 00100000000000000]
zext_ln11_1            (zext          ) [ 00100000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
weight_read            (read          ) [ 00011111111111110]
activacion_read        (read          ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000]
trunc_ln               (partselect    ) [ 00000000000000000]
sext_ln13              (sext          ) [ 00011111111111110]
ORIGEN_cast_i_i        (zext          ) [ 00011111111111110]
mul_ln11               (mul           ) [ 00011111111111110]
br_ln13                (br            ) [ 00111111111111110]
indvar_flatten         (phi           ) [ 00010000000000000]
j                      (phi           ) [ 00010000000000000]
i                      (phi           ) [ 00010000000000000]
add_ln13               (add           ) [ 00111111111111110]
specpipeline_ln0       (specpipeline  ) [ 00000000000000000]
icmp_ln13              (icmp          ) [ 00011111111111110]
br_ln13                (br            ) [ 00000000000000000]
icmp_ln15              (icmp          ) [ 00000000000000000]
select_ln13            (select        ) [ 00001000000000000]
add_ln13_2             (add           ) [ 00000000000000000]
select_ln13_1          (select        ) [ 00111111111111110]
i_cast_i_i             (zext          ) [ 00011110000000000]
add_ln174              (add           ) [ 00000000000000000]
sext_ln174             (sext          ) [ 00000000000000000]
gmem_addr              (getelementptr ) [ 00011111111100000]
zext_ln13              (zext          ) [ 00010100000000000]
add_ln15               (add           ) [ 00111111111111110]
mul_ln13               (mul           ) [ 00001010000000000]
sext_ln15_mid2_v_v_v_v (bitconcatenate) [ 00000000000000000]
add_ln13_1             (add           ) [ 00000000000000000]
sext_ln15_mid2_v       (partselect    ) [ 00000000000000000]
sext_ln13_1            (sext          ) [ 00000000000000000]
add_ln174_1            (add           ) [ 00000000000000000]
sext_ln174_1           (sext          ) [ 00000000000000000]
gmem_addr_1            (getelementptr ) [ 00011001111111100]
gmem_load_req          (readreq       ) [ 00000000000000000]
gmem_addr_read         (read          ) [ 00011000000011110]
gmem_load_1_req        (readreq       ) [ 00000000000000000]
gmem_addr_1_read       (read          ) [ 00010000000000010]
specloopname_ln0       (specloopname  ) [ 00000000000000000]
specpipeline_ln0       (specpipeline  ) [ 00000000000000000]
specloopname_ln15      (specloopname  ) [ 00000000000000000]
write_ln174            (write         ) [ 00000000000000000]
write_ln174            (write         ) [ 00000000000000000]
br_ln0                 (br            ) [ 00111111111111110]
ret_ln0                (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aa">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aa"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bb1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bb1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activacion">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activacion"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DESTINO">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DESTINO"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ORIGEN">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ORIGEN"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DESTINO_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DESTINO_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ORIGEN_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ORIGEN_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_13_1_VITIS_LOOP_15_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="output_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ORIGEN_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ORIGEN_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="DESTINO_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DESTINO_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="activacion_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activacion_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_readreq_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="8"/>
<pin id="157" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem_addr_1_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="8"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln174_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="4"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln174_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln11_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln11_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="62" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="7" slack="0"/>
<pin id="230" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="62" slack="0"/>
<pin id="237" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="ORIGEN_cast_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ORIGEN_cast_i_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln13_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln13_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln13_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln13_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln13_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_cast_i_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln174_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="62" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln174_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="63" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="gmem_addr_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="63" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln13_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln15_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln15_mid2_v_v_v_v_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="62" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln15_mid2_v_v_v_v/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln13_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="4"/>
<pin id="322" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln15_mid2_v_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="62" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln15_mid2_v/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln13_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="62" slack="0"/>
<pin id="336" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln174_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="62" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="3"/>
<pin id="341" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_1/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln174_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="63" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_1/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="gmem_addr_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="63" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="ORIGEN_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ORIGEN_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln11_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln11_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="weight_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="4"/>
<pin id="371" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="sext_ln13_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="63" slack="1"/>
<pin id="376" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="379" class="1005" name="ORIGEN_cast_i_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="62" slack="2"/>
<pin id="381" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="ORIGEN_cast_i_i "/>
</bind>
</comp>

<comp id="384" class="1005" name="mul_ln11_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_ln13_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln13_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="398" class="1005" name="select_ln13_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="403" class="1005" name="select_ln13_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_cast_i_i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="63" slack="3"/>
<pin id="411" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="i_cast_i_i "/>
</bind>
</comp>

<comp id="414" class="1005" name="gmem_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="zext_ln13_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="62" slack="1"/>
<pin id="422" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln15_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="430" class="1005" name="mul_ln13_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="62" slack="1"/>
<pin id="432" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="435" class="1005" name="gmem_addr_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="gmem_addr_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="4"/>
<pin id="443" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="gmem_addr_1_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="92" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="98" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="92" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="134" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="225" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="182" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="182" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="204" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="204" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="193" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="253" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="193" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="258" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="72" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="92" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="362"><net_src comp="211" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="367"><net_src comp="215" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="372"><net_src comp="128" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="377"><net_src comp="235" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="382"><net_src comp="239" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="387"><net_src comp="219" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="392"><net_src comp="242" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="397"><net_src comp="248" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="258" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="406"><net_src comp="272" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="412"><net_src comp="280" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="417"><net_src comp="293" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="423"><net_src comp="299" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="428"><net_src comp="307" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="433"><net_src comp="302" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="438"><net_src comp="347" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="444"><net_src comp="154" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="449"><net_src comp="159" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aa | {15 }
	Port: bb1 | {15 }
	Port: DESTINO_out | {1 }
	Port: ORIGEN_out | {1 }
	Port: output_out | {1 }
 - Input state : 
	Port: producer3 : gmem | {4 5 6 7 8 9 10 11 12 13 14 }
	Port: producer3 : activacion | {2 }
	Port: producer3 : weight | {2 }
	Port: producer3 : DESTINO | {1 }
	Port: producer3 : ORIGEN | {1 }
	Port: producer3 : output_r | {1 }
  - Chain level:
	State 1
		mul_ln11 : 1
	State 2
		sext_ln13 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		icmp_ln15 : 1
		select_ln13 : 2
		add_ln13_2 : 1
		select_ln13_1 : 2
		i_cast_i_i : 3
		add_ln174 : 4
		sext_ln174 : 5
		gmem_addr : 6
	State 4
		mul_ln13 : 1
	State 5
	State 6
		add_ln13_1 : 1
		sext_ln15_mid2_v : 2
		sext_ln13_1 : 3
		add_ln174_1 : 4
		sext_ln174_1 : 5
		gmem_addr_1 : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_219          |    0    |   165   |    50   |
|          |           grp_fu_302          |    0    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln13_fu_242        |    0    |    0    |    71   |
|          |       add_ln13_2_fu_266       |    0    |    0    |    39   |
|    add   |        add_ln174_fu_284       |    0    |    0    |    69   |
|          |        add_ln15_fu_307        |    0    |    0    |    39   |
|          |       add_ln13_1_fu_319       |    0    |    0    |    71   |
|          |       add_ln174_1_fu_338      |    0    |    0    |    69   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln13_fu_258      |    0    |    0    |    32   |
|          |      select_ln13_1_fu_272     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln13_fu_248       |    0    |    0    |    29   |
|          |        icmp_ln15_fu_253       |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |     output_read_read_fu_86    |    0    |    0    |    0    |
|          |     ORIGEN_read_read_fu_92    |    0    |    0    |    0    |
|          |    DESTINO_read_read_fu_98    |    0    |    0    |    0    |
|   read   |    weight_read_read_fu_128    |    0    |    0    |    0    |
|          |  activacion_read_read_fu_134  |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_154  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_159 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     write_ln0_write_fu_104    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_112    |    0    |    0    |    0    |
|   write  |     write_ln0_write_fu_120    |    0    |    0    |    0    |
|          |    write_ln174_write_fu_164   |    0    |    0    |    0    |
|          |    write_ln174_write_fu_171   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_140      |    0    |    0    |    0    |
|          |       grp_readreq_fu_147      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln11_fu_211       |    0    |    0    |    0    |
|          |       zext_ln11_1_fu_215      |    0    |    0    |    0    |
|   zext   |     ORIGEN_cast_i_i_fu_239    |    0    |    0    |    0    |
|          |       i_cast_i_i_fu_280       |    0    |    0    |    0    |
|          |        zext_ln13_fu_299       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_225        |    0    |    0    |    0    |
|          |    sext_ln15_mid2_v_fu_324    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln13_fu_235       |    0    |    0    |    0    |
|   sext   |       sext_ln174_fu_289       |    0    |    0    |    0    |
|          |       sext_ln13_1_fu_334      |    0    |    0    |    0    |
|          |      sext_ln174_1_fu_343      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate| sext_ln15_mid2_v_v_v_v_fu_312 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |   330   |   569   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| ORIGEN_cast_i_i_reg_379|   62   |
|   ORIGEN_read_reg_353  |   32   |
|    add_ln13_reg_389    |   64   |
|    add_ln15_reg_425    |   32   |
|gmem_addr_1_read_reg_446|   32   |
|   gmem_addr_1_reg_435  |   32   |
| gmem_addr_read_reg_441 |   32   |
|    gmem_addr_reg_414   |   32   |
|   i_cast_i_i_reg_409   |   63   |
|        i_reg_200       |   32   |
|    icmp_ln13_reg_394   |    1   |
| indvar_flatten_reg_178 |   64   |
|        j_reg_189       |   32   |
|    mul_ln11_reg_384    |   64   |
|    mul_ln13_reg_430    |   62   |
|  select_ln13_1_reg_403 |   32   |
|   select_ln13_reg_398  |   32   |
|    sext_ln13_reg_374   |   63   |
|   weight_read_reg_369  |   64   |
|   zext_ln11_1_reg_364  |   64   |
|    zext_ln11_reg_359   |   64   |
|    zext_ln13_reg_420   |   62   |
+------------------------+--------+
|          Total         |  1017  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_219 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_302 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   330  |   569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |  1017  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1347  |   596  |
+-----------+--------+--------+--------+--------+
