#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 13 15:56:31 2019
# Process ID: 3920
# Current directory: E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1848 E:\Exercise\Software\FPGA\V3-High\test04_ddr_wr_rd_fifo\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/vivado.log
# Journal file: E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 852.613 ; gain = 168.449
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_ctrl -dir e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_ctrl} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {38} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {38} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_ctrl]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_ctrl' to 'fifo_ctrl' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_ctrl'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_ctrl'...
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci] -directory E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 17:08:29 2019...
