{"vcs1":{"timestamp_begin":1703701372.133637647, "rt":0.73, "ut":0.24, "st":0.16}}
{"vcselab":{"timestamp_begin":1703701372.951992183, "rt":0.73, "ut":0.32, "st":0.10}}
{"link":{"timestamp_begin":1703701373.733677399, "rt":0.25, "ut":0.17, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703701371.669491721}
{"VCS_COMP_START_TIME": 1703701371.669491721}
{"VCS_COMP_END_TIME": 1703701375.624684908}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338280}}
{"vcselab": {"peak_mem": 210720}}
