Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a7deff5db876406799acb29ee6b17b70 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hw1_q1_tb_behav xil_defaultlib.hw1_q1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CLK_OUT [C:/School/Spring 2018/ECEN 449/HW1/Q1/hw1_q1_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hw1_q1
Compiling module xil_defaultlib.hw1_q1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hw1_q1_tb_behav
