Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Documents/eda/FPDP/tb_1_isim_beh.exe -prj C:/Users/hp/Documents/eda/FPDP/tb_1_beh.prj work.tb_1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Documents/eda/FPDP/sec.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPDP/div.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPDP/anly.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPDP/Main.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPDP/tb_1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity div [div_default]
Compiling architecture behavioral of entity anly [anly_default]
Compiling architecture behavioral of entity sec [sec_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture behavior of entity tb_1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/hp/Documents/eda/FPDP/tb_1_isim_beh.exe
Fuse Memory Usage: 35248 KB
Fuse CPU Usage: 733 ms
