{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400398681127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400398681128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 00:38:00 2014 " "Processing started: Sun May 18 00:38:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400398681128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400398681128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off osc -c osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400398681128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400398681749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vramstates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vramstates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScopeVRAM-assign_statebits " "Found design unit 1: ScopeVRAM-assign_statebits" {  } { { "vramstates.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramstates.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScopeVRAM " "Found entity 1: ScopeVRAM" {  } { { "vramstates.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramstates.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682455 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682458 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682462 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682465 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682468 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682472 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682475 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682479 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682482 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc/synthesis/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-rtl " "Found design unit 1: proc-rtl" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682489 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_irq_mapper " "Found entity 1: proc_irq_mapper" {  } { { "proc/synthesis/submodules/proc_irq_mapper.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0 " "Found entity 1: proc_mm_interconnect_0" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "proc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682535 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file proc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_006_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682563 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router_006 " "Found entity 2: proc_mm_interconnect_0_id_router_006" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_001_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682567 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router_001 " "Found entity 2: proc_mm_interconnect_0_id_router_001" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682571 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router " "Found entity 2: proc_mm_interconnect_0_id_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400398682574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proc_mm_interconnect_0_addr_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682575 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_addr_router " "Found entity 2: proc_mm_interconnect_0_addr_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_vram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_vram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_VRAM_ctrl " "Found entity 1: proc_VRAM_ctrl" {  } { { "proc/synthesis/submodules/proc_VRAM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_VRAM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_key_input.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_key_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_key_input " "Found entity 1: proc_key_input" {  } { { "proc/synthesis/submodules/proc_key_input.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_key_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_sysid_qsys_0 " "Found entity 1: proc_sysid_qsys_0" {  } { { "proc/synthesis/submodules/proc_sysid_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ONCHIP_mem " "Found entity 1: proc_ONCHIP_mem" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_BRIDGE " "Found entity 1: proc_BRIDGE" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share " "Found entity 1: proc_PIN_share" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682643 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_arbiter " "Found entity 1: proc_PIN_share_arbiter" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_pin_sharer.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_pin_share_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_pin_sharer " "Found entity 1: proc_PIN_share_pin_sharer" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682651 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PIN_share_pin_sharer_multiplexor_3 " "Found entity 2: proc_PIN_share_pin_sharer_multiplexor_3" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_rom_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_rom_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ROM_ctrl " "Found entity 1: proc_ROM_ctrl" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_ram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_ram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_RAM_ctrl " "Found entity 1: proc_RAM_ctrl" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file proc/synthesis/submodules/proc_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_register_bank_a_module " "Found entity 1: proc_PROC_register_bank_a_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PROC_register_bank_b_module " "Found entity 2: proc_PROC_register_bank_b_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_PROC_nios2_oci_debug " "Found entity 3: proc_PROC_nios2_oci_debug" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_PROC_ociram_sp_ram_module " "Found entity 4: proc_PROC_ociram_sp_ram_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_PROC_nios2_ocimem " "Found entity 5: proc_PROC_nios2_ocimem" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "6 proc_PROC_nios2_avalon_reg " "Found entity 6: proc_PROC_nios2_avalon_reg" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "7 proc_PROC_nios2_oci_break " "Found entity 7: proc_PROC_nios2_oci_break" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "8 proc_PROC_nios2_oci_xbrk " "Found entity 8: proc_PROC_nios2_oci_xbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "9 proc_PROC_nios2_oci_dbrk " "Found entity 9: proc_PROC_nios2_oci_dbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "10 proc_PROC_nios2_oci_itrace " "Found entity 10: proc_PROC_nios2_oci_itrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "11 proc_PROC_nios2_oci_td_mode " "Found entity 11: proc_PROC_nios2_oci_td_mode" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "12 proc_PROC_nios2_oci_dtrace " "Found entity 12: proc_PROC_nios2_oci_dtrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "13 proc_PROC_nios2_oci_compute_input_tm_cnt " "Found entity 13: proc_PROC_nios2_oci_compute_input_tm_cnt" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "14 proc_PROC_nios2_oci_fifo_wrptr_inc " "Found entity 14: proc_PROC_nios2_oci_fifo_wrptr_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "15 proc_PROC_nios2_oci_fifo_cnt_inc " "Found entity 15: proc_PROC_nios2_oci_fifo_cnt_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "16 proc_PROC_nios2_oci_fifo " "Found entity 16: proc_PROC_nios2_oci_fifo" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "17 proc_PROC_nios2_oci_pib " "Found entity 17: proc_PROC_nios2_oci_pib" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "18 proc_PROC_nios2_oci_im " "Found entity 18: proc_PROC_nios2_oci_im" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "19 proc_PROC_nios2_performance_monitors " "Found entity 19: proc_PROC_nios2_performance_monitors" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "20 proc_PROC_nios2_oci " "Found entity 20: proc_PROC_nios2_oci" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""} { "Info" "ISGN_ENTITY_NAME" "21 proc_PROC " "Found entity 21: proc_PROC" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_sysclk " "Found entity 1: proc_PROC_jtag_debug_module_sysclk" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_tck " "Found entity 1: proc_PROC_jtag_debug_module_tck" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_wrapper " "Found entity 1: proc_PROC_jtag_debug_module_wrapper" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_oci_test_bench " "Found entity 1: proc_PROC_oci_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_oci_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_test_bench " "Found entity 1: proc_PROC_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file osc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 osc " "Found entity 1: osc" {  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682713 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682717 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682721 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682727 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter6-SYN " "Found design unit 1: lpm_counter6-SYN" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682731 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter6 " "Found entity 1: lpm_counter6" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter7-SYN " "Found design unit 1: lpm_counter7-SYN" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter7.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682734 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter7 " "Found entity 1: lpm_counter7" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682738 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682741 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare6-SYN " "Found design unit 1: lpm_compare6-SYN" {  } { { "lpm_compare6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare6.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682745 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare6 " "Found entity 1: lpm_compare6" {  } { { "lpm_compare6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare7-SYN " "Found design unit 1: lpm_compare7-SYN" {  } { { "lpm_compare7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare7.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682748 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare7 " "Found entity 1: lpm_compare7" {  } { { "lpm_compare7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare8-SYN " "Found design unit 1: lpm_compare8-SYN" {  } { { "lpm_compare8.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare8.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682752 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare8 " "Found entity 1: lpm_compare8" {  } { { "lpm_compare8.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare9-SYN " "Found design unit 1: lpm_compare9-SYN" {  } { { "lpm_compare9.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare9.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682755 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare9 " "Found entity 1: lpm_compare9" {  } { { "lpm_compare9.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398682755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398682755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1605) " "Verilog HDL or VHDL warning at proc_PROC.v(1605): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400398682821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1607) " "Verilog HDL or VHDL warning at proc_PROC.v(1607): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400398682821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1763) " "Verilog HDL or VHDL warning at proc_PROC.v(1763): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400398682822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(2587) " "Verilog HDL or VHDL warning at proc_PROC.v(2587): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400398682827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "osc " "Elaborating entity \"osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400398683058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC proc:inst\|proc_PROC:proc " "Elaborating entity \"proc_PROC\" for hierarchy \"proc:inst\|proc_PROC:proc\"" {  } { { "proc/synthesis/proc.vhd" "proc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench " "Elaborating entity \"proc_PROC_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_a_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a " "Elaborating entity \"proc_PROC_register_bank_a_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_a" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398683306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_a.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683309 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398683309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otf1 " "Found entity 1: altsyncram_otf1" {  } { { "db/altsyncram_otf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_otf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398683400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398683400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated " "Elaborating entity \"altsyncram_otf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_b_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b " "Elaborating entity \"proc_PROC_register_bank_b_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_b" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_b.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683452 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398683452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptf1 " "Found entity 1: altsyncram_ptf1" {  } { { "db/altsyncram_ptf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_ptf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398683543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398683543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated " "Elaborating entity \"altsyncram_ptf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci " "Elaborating entity \"proc_PROC_nios2_oci\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_debug proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug " "Elaborating entity \"proc_PROC_nios2_oci_debug\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_debug" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altera_std_synchronizer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398683607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683607 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398683607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_ocimem proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem " "Elaborating entity \"proc_PROC_nios2_ocimem\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_ocimem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_ociram_sp_ram_module proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram " "Elaborating entity \"proc_PROC_ociram_sp_ram_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_ociram_sp_ram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_ociram_default_contents.mif " "Parameter \"init_file\" = \"proc_PROC_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683629 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398683629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_b481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398683718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398683718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_avalon_reg proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg " "Elaborating entity \"proc_PROC_nios2_avalon_reg\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_avalon_reg" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_break proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break " "Elaborating entity \"proc_PROC_nios2_oci_break\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_break" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_xbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk " "Elaborating entity \"proc_PROC_nios2_oci_xbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_xbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk " "Elaborating entity \"proc_PROC_nios2_oci_dbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_itrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace " "Elaborating entity \"proc_PROC_nios2_oci_itrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_itrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dtrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace " "Elaborating entity \"proc_PROC_nios2_oci_dtrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dtrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_td_mode proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proc_PROC_nios2_oci_td_mode\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo " "Elaborating entity \"proc_PROC_nios2_oci_fifo\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_compute_input_tm_cnt proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proc_PROC_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_wrptr_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_cnt_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_cnt_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_oci_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench " "Elaborating entity \"proc_PROC_oci_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_oci_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_pib proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib " "Elaborating entity \"proc_PROC_nios2_oci_pib\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_pib" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_im proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im " "Elaborating entity \"proc_PROC_nios2_oci_im\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_im" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_wrapper proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper " "Elaborating entity \"proc_PROC_jtag_debug_module_wrapper\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_jtag_debug_module_wrapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_tck proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck " "Elaborating entity \"proc_PROC_jtag_debug_module_tck\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_tck" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_sysclk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk " "Elaborating entity \"proc_PROC_jtag_debug_module_sysclk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_sysclk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "proc_PROC_jtag_debug_module_phy" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683834 ""}  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398683834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_RAM_ctrl proc:inst\|proc_RAM_ctrl:ram_ctrl " "Elaborating entity \"proc_RAM_ctrl\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "ram_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683874 "|osc|proc:inst|proc_RAM_ctrl:ram_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tda" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ROM_ctrl proc:inst\|proc_ROM_ctrl:rom_ctrl " "Elaborating entity \"proc_ROM_ctrl\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "rom_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683924 "|osc|proc:inst|proc_ROM_ctrl:rom_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share proc:inst\|proc_PIN_share:pin_share " "Elaborating entity \"proc_PIN_share\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\"" {  } { { "proc/synthesis/proc.vhd" "pin_share" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer " "Elaborating entity \"proc_PIN_share_pin_sharer\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "pin_sharer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 proc_PIN_share_pin_sharer.sv(114) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(114): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683967 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_3 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:address_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_3\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:address_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "address_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 proc_PIN_share_pin_sharer.sv(251) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(251): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683982 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_3:address_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_3 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:data_outen_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_3\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:data_outen_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_outen_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 proc_PIN_share_pin_sharer.sv(251) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(251): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683991 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_3:data_outen_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_3 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:data_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_3\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_3:data_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398683998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 proc_PIN_share_pin_sharer.sv(251) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(251): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398683999 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_3:data_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_arbiter proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter " "Elaborating entity \"proc_PIN_share_arbiter\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "arbiter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_BRIDGE proc:inst\|proc_BRIDGE:bridge " "Elaborating entity \"proc_BRIDGE\" for hierarchy \"proc:inst\|proc_BRIDGE:bridge\"" {  } { { "proc/synthesis/proc.vhd" "bridge" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ONCHIP_mem proc:inst\|proc_ONCHIP_mem:onchip_mem " "Elaborating entity \"proc_ONCHIP_mem\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\"" {  } { { "proc/synthesis/proc.vhd" "onchip_mem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_ONCHIP_mem.hex " "Parameter \"init_file\" = \"proc_ONCHIP_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684059 ""}  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398684059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_el91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el91 " "Found entity 1: altsyncram_el91" {  } { { "db/altsyncram_el91.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398684151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398684151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_el91 proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated " "Elaborating entity \"altsyncram_el91\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398684235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398684235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_el91.tdf" "decode3" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398684318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398684318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_el91.tdf" "mux2" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_sysid_qsys_0 proc:inst\|proc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"proc_sysid_qsys_0\" for hierarchy \"proc:inst\|proc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "proc/synthesis/proc.vhd" "sysid_qsys_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_key_input proc:inst\|proc_key_input:key_input " "Elaborating entity \"proc_key_input\" for hierarchy \"proc:inst\|proc_key_input:key_input\"" {  } { { "proc/synthesis/proc.vhd" "key_input" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_VRAM_ctrl proc:inst\|proc_VRAM_ctrl:vram_ctrl " "Elaborating entity \"proc_VRAM_ctrl\" for hierarchy \"proc:inst\|proc_VRAM_ctrl:vram_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "vram_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_VRAM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_VRAM_ctrl.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400398684407 "|osc|proc:inst|proc_VRAM_ctrl:vram_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_VRAM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_VRAM_ctrl.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"proc:inst\|proc_VRAM_ctrl:vram_ctrl\|altera_tristate_controller_aggregator:tda\"" {  } { { "proc/synthesis/submodules/proc_VRAM_ctrl.v" "tda" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_VRAM_ctrl.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proc_mm_interconnect_0\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proc/synthesis/proc.vhd" "mm_interconnect_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398684994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_input_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_input_s1_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "key_input_s1_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vram_ctrl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vram_ctrl_uas_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "vram_ctrl_uas_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vram_ctrl_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vram_ctrl_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "vram_ctrl_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vram_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vram_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vram_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vram_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "vram_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"proc_mm_interconnect_0_addr_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"proc_mm_interconnect_0_id_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"proc_mm_interconnect_0_id_router_001\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router_001" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_006 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"proc_mm_interconnect_0_id_router_006\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router_006" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_006_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_006:id_router_006\|proc_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_006:id_router_006\|proc_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "burst_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_003 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_003\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "burst_adapter_003" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 3097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 3214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400398685483 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400398685483 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter_003" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400398685518 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400398685518 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter_004" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter_007" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 3662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_irq_mapper proc:inst\|proc_irq_mapper:irq_mapper " "Elaborating entity \"proc_irq_mapper\" for hierarchy \"proc:inst\|proc_irq_mapper:irq_mapper\"" {  } { { "proc/synthesis/proc.vhd" "irq_mapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\"" {  } { { "proc/synthesis/proc.vhd" "rst_controller" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vramctrl.bdf 1 1 " "Using design file vramctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vramctrl " "Found entity 1: vramctrl" {  } { { "vramctrl.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398685592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1400398685592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vramctrl vramctrl:inst198 " "Elaborating entity \"vramctrl\" for hierarchy \"vramctrl:inst198\"" {  } { { "osc.bdf" "inst198" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 912 -80 80 1136 "inst198" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScopeVRAM vramctrl:inst198\|ScopeVRAM:STATE_MACHINE " "Elaborating entity \"ScopeVRAM\" for hierarchy \"vramctrl:inst198\|ScopeVRAM:STATE_MACHINE\"" {  } { { "vramctrl.bdf" "STATE_MACHINE" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 728 912 1064 904 "STATE_MACHINE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare6 vramctrl:inst198\|lpm_compare6:inst47 " "Elaborating entity \"lpm_compare6\" for hierarchy \"vramctrl:inst198\|lpm_compare6:inst47\"" {  } { { "vramctrl.bdf" "inst47" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 816 248 376 912 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare6.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare6.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare6.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398685631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685631 ""}  } { { "lpm_compare6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare6.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398685631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcj " "Found entity 1: cmpr_dcj" {  } { { "db/cmpr_dcj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_dcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398685713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398685713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dcj vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component\|cmpr_dcj:auto_generated " "Elaborating entity \"cmpr_dcj\" for hierarchy \"vramctrl:inst198\|lpm_compare6:inst47\|lpm_compare:LPM_COMPARE_component\|cmpr_dcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter6 vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER " "Elaborating entity \"lpm_counter6\" for hierarchy \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\"" {  } { { "vramctrl.bdf" "HORIZONTAL_COUNTER" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 568 40 184 680 "HORIZONTAL_COUNTER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter6.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter6.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 525 " "Parameter \"lpm_modulus\" = \"525\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685769 ""}  } { { "lpm_counter6.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter6.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398685769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_clj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_clj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_clj " "Found entity 1: cntr_clj" {  } { { "db/cntr_clj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_clj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398685851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398685851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_clj vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_clj:auto_generated " "Elaborating entity \"cntr_clj\" for hierarchy \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_clj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398685934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398685934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugc vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_clj:auto_generated\|cmpr_ugc:cmpr1 " "Elaborating entity \"cmpr_ugc\" for hierarchy \"vramctrl:inst198\|lpm_counter6:HORIZONTAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_clj:auto_generated\|cmpr_ugc:cmpr1\"" {  } { { "db/cntr_clj.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_clj.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 vramctrl:inst198\|lpm_counter4:VRAM_CLOCK " "Elaborating entity \"lpm_counter4\" for hierarchy \"vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\"" {  } { { "vramctrl.bdf" "VRAM_CLOCK" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 432 40 184 528 "VRAM_CLOCK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter4.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter4.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398685955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398685955 ""}  } { { "lpm_counter4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter4.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398685955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j6i " "Found entity 1: cntr_j6i" {  } { { "db/cntr_j6i.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_j6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j6i vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\|cntr_j6i:auto_generated " "Elaborating entity \"cntr_j6i\" for hierarchy \"vramctrl:inst198\|lpm_counter4:VRAM_CLOCK\|lpm_counter:LPM_COUNTER_component\|cntr_j6i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare4 vramctrl:inst198\|lpm_compare4:inst45 " "Elaborating entity \"lpm_compare4\" for hierarchy \"vramctrl:inst198\|lpm_compare4:inst45\"" {  } { { "vramctrl.bdf" "inst45" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 592 248 376 688 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare4.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare4.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686052 ""}  } { { "lpm_compare4.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare4.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dfj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dfj " "Found entity 1: cmpr_dfj" {  } { { "db/cmpr_dfj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_dfj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dfj vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component\|cmpr_dfj:auto_generated " "Elaborating entity \"cmpr_dfj\" for hierarchy \"vramctrl:inst198\|lpm_compare4:inst45\|lpm_compare:LPM_COMPARE_component\|cmpr_dfj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare7 vramctrl:inst198\|lpm_compare7:inst48 " "Elaborating entity \"lpm_compare7\" for hierarchy \"vramctrl:inst198\|lpm_compare7:inst48\"" {  } { { "vramctrl.bdf" "inst48" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 976 248 376 1072 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare7.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare7.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare7.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686149 ""}  } { { "lpm_compare7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare7.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5ej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5ej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5ej " "Found entity 1: cmpr_5ej" {  } { { "db/cmpr_5ej.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_5ej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5ej vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component\|cmpr_5ej:auto_generated " "Elaborating entity \"cmpr_5ej\" for hierarchy \"vramctrl:inst198\|lpm_compare7:inst48\|lpm_compare:LPM_COMPARE_component\|cmpr_5ej:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter7 vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER " "Elaborating entity \"lpm_counter7\" for hierarchy \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\"" {  } { { "vramctrl.bdf" "VERTICAL_COUNTER" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 952 40 184 1064 "VERTICAL_COUNTER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter7.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter7.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter7.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 286 " "Parameter \"lpm_modulus\" = \"286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686246 ""}  } { { "lpm_counter7.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter7.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8kj " "Found entity 1: cntr_8kj" {  } { { "db/cntr_8kj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_8kj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8kj vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated " "Elaborating entity \"cntr_8kj\" for hierarchy \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mfc " "Found entity 1: cmpr_mfc" {  } { { "db/cmpr_mfc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_mfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mfc vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\|cmpr_mfc:cmpr1 " "Elaborating entity \"cmpr_mfc\" for hierarchy \"vramctrl:inst198\|lpm_counter7:VERTICAL_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_8kj:auto_generated\|cmpr_mfc:cmpr1\"" {  } { { "db/cntr_8kj.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_8kj.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare5 vramctrl:inst198\|lpm_compare5:inst " "Elaborating entity \"lpm_compare5\" for hierarchy \"vramctrl:inst198\|lpm_compare5:inst\"" {  } { { "vramctrl.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 704 248 376 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare5.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare5.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare5:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686426 ""}  } { { "lpm_compare5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare5.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare8 vramctrl:inst198\|lpm_compare8:inst49 " "Elaborating entity \"lpm_compare8\" for hierarchy \"vramctrl:inst198\|lpm_compare8:inst49\"" {  } { { "vramctrl.bdf" "inst49" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 1088 248 376 1184 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare8.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare8.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare8.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare8.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare8:inst49\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686441 ""}  } { { "lpm_compare8.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare8.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare9 vramctrl:inst198\|lpm_compare9:inst50 " "Elaborating entity \"lpm_compare9\" for hierarchy \"vramctrl:inst198\|lpm_compare9:inst50\"" {  } { { "vramctrl.bdf" "inst50" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 1200 248 376 1296 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare9.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare9.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare9.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare9.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686456 ""}  } { { "lpm_compare9.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare9.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5bj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5bj " "Found entity 1: cmpr_5bj" {  } { { "db/cmpr_5bj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_5bj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5bj vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component\|cmpr_5bj:auto_generated " "Elaborating entity \"cmpr_5bj\" for hierarchy \"vramctrl:inst198\|lpm_compare9:inst50\|lpm_compare:LPM_COMPARE_component\|cmpr_5bj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 vramctrl:inst198\|lpm_mux0:ADDR_MUX " "Elaborating entity \"lpm_mux0\" for hierarchy \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\"" {  } { { "vramctrl.bdf" "ADDR_MUX" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 600 1008 1152 712 "ADDR_MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_mux0.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_mux0.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686570 ""}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_mux0.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k6e " "Found entity 1: mux_k6e" {  } { { "db/mux_k6e.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/mux_k6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k6e vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\|mux_k6e:auto_generated " "Elaborating entity \"mux_k6e\" for hierarchy \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|LPM_MUX:LPM_MUX_component\|mux_k6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER " "Elaborating entity \"lpm_counter5\" for hierarchy \"vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\"" {  } { { "vramctrl.bdf" "ROW_TRANSFER_COUNTER" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 536 752 896 648 "ROW_TRANSFER_COUNTER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter5.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter5.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 272 " "Parameter \"lpm_modulus\" = \"272\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686672 ""}  } { { "lpm_counter5.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter5.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_3kj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"vramctrl:inst198\|lpm_counter5:ROW_TRANSFER_COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 vramctrl:inst198\|lpm_constant0:SRT_COL_START " "Elaborating entity \"lpm_constant0\" for hierarchy \"vramctrl:inst198\|lpm_constant0:SRT_COL_START\"" {  } { { "vramctrl.bdf" "SRT_COL_START" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/vramctrl.bdf" { { 472 784 896 520 "SRT_COL_START" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"vramctrl:inst198\|lpm_constant0:SRT_COL_START\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686789 ""}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keys.bdf 1 1 " "Using design file keys.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "keys.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1400398686802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys keys:inst199 " "Elaborating entity \"keys\" for hierarchy \"keys:inst199\"" {  } { { "osc.bdf" "inst199" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 744 -80 152 840 "inst199" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 keys:inst199\|lpm_compare3:inst232 " "Elaborating entity \"lpm_compare3\" for hierarchy \"keys:inst199\|lpm_compare3:inst232\"" {  } { { "keys.bdf" "inst232" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { { 2024 1240 1368 2120 "inst232" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare3.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare3.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686816 ""}  } { { "lpm_compare3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare3.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_raj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_raj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_raj " "Found entity 1: cmpr_raj" {  } { { "db/cmpr_raj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_raj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_raj keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component\|cmpr_raj:auto_generated " "Elaborating entity \"cmpr_raj\" for hierarchy \"keys:inst199\|lpm_compare3:inst232\|lpm_compare:LPM_COMPARE_component\|cmpr_raj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 keys:inst199\|lpm_counter3:inst270 " "Elaborating entity \"lpm_counter3\" for hierarchy \"keys:inst199\|lpm_counter3:inst270\"" {  } { { "keys.bdf" "inst270" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { { 2016 1080 1224 2112 "inst270" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter3.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter3.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398686911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686911 ""}  } { { "lpm_counter3.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter3.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398686911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n6i " "Found entity 1: cntr_n6i" {  } { { "db/cntr_n6i.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_n6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398686994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398686994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n6i keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component\|cntr_n6i:auto_generated " "Elaborating entity \"cntr_n6i\" for hierarchy \"keys:inst199\|lpm_counter3:inst270\|lpm_counter:LPM_COUNTER_component\|cntr_n6i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398686996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 keys:inst199\|lpm_compare2:inst45 " "Elaborating entity \"lpm_compare2\" for hierarchy \"keys:inst199\|lpm_compare2:inst45\"" {  } { { "keys.bdf" "inst45" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { { 752 1368 1496 848 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398687062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687062 ""}  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398687062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cj " "Found entity 1: cmpr_7cj" {  } { { "db/cmpr_7cj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_7cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cj keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component\|cmpr_7cj:auto_generated " "Elaborating entity \"cmpr_7cj\" for hierarchy \"keys:inst199\|lpm_compare2:inst45\|lpm_compare:LPM_COMPARE_component\|cmpr_7cj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 keys:inst199\|lpm_counter1:inst43 " "Elaborating entity \"lpm_counter1\" for hierarchy \"keys:inst199\|lpm_counter1:inst43\"" {  } { { "keys.bdf" "inst43" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { { 624 1080 1224 736 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2000 " "Parameter \"lpm_modulus\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687158 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398687158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jmj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jmj " "Found entity 1: cntr_jmj" {  } { { "db/cntr_jmj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_jmj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jmj keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\|cntr_jmj:auto_generated " "Elaborating entity \"cntr_jmj\" for hierarchy \"keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\|cntr_jmj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgc keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\|cntr_jmj:auto_generated\|cmpr_vgc:cmpr1 " "Elaborating entity \"cmpr_vgc\" for hierarchy \"keys:inst199\|lpm_counter1:inst43\|lpm_counter:LPM_COUNTER_component\|cntr_jmj:auto_generated\|cmpr_vgc:cmpr1\"" {  } { { "db/cntr_jmj.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_jmj.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 keys:inst199\|lpm_compare1:inst44 " "Elaborating entity \"lpm_compare1\" for hierarchy \"keys:inst199\|lpm_compare1:inst44\"" {  } { { "keys.bdf" "inst44" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/keys.bdf" { { 624 1368 1496 720 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398687339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"keys:inst199\|lpm_compare1:inst44\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687339 ""}  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398687339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst3 " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst3\"" {  } { { "osc.bdf" "inst3" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 80 456 584 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398687459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687459 ""}  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398687459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfj " "Found entity 1: cmpr_kfj" {  } { { "db/cmpr_kfj.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_kfj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kfj lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_kfj:auto_generated " "Elaborating entity \"cmpr_kfj\" for hierarchy \"lpm_compare0:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_kfj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst2 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst2\"" {  } { { "osc.bdf" "inst2" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 80 280 424 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 72000 " "Parameter \"lpm_modulus\" = \"72000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687556 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/lpm_counter0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400398687556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9j " "Found entity 1: cntr_s9j" {  } { { "db/cntr_s9j.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9j lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated " "Elaborating entity \"cntr_s9j\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5hc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5hc " "Found entity 1: cmpr_5hc" {  } { { "db/cmpr_5hc.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cmpr_5hc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400398687721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400398687721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5hc lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated\|cmpr_5hc:cmpr1 " "Elaborating entity \"cmpr_5hc\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_s9j:auto_generated\|cmpr_5hc:cmpr1\"" {  } { { "db/cntr_s9j.tdf" "cmpr1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/cntr_s9j.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400398687723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_RAM_ctrl_tcm_chipselect_n_out bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1400398689472 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_ROM_ctrl_tcm_chipselect_n_out bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1400398689473 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_VRAM_ctrl_tcm_chipselect_n_out bridge_out_VRAM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_VRAM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_VRAM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1400398689473 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_VRAM_ctrl_tcm_waitrequest_in bridge_out_VRAM_ctrl_tcm_waitrequest_in\[0\] inst " "Port \"bridge_out_VRAM_ctrl_tcm_waitrequest_in\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_VRAM_ctrl_tcm_waitrequest_in\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1400398689473 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_r_w bridge_out_r_w\[0\] inst " "Port \"bridge_out_r_w\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_r_w\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 936 512 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1400398689473 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc:inst\|proc_BRIDGE:bridge\|VRAM_ctrl_tcm_chipselect_n_out\[0\] " "Converted tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|VRAM_ctrl_tcm_chipselect_n_out\[0\]\" feeding internal logic into a wire" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400398691636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc:inst\|proc_BRIDGE:bridge\|address\[16\] " "Converted tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[16\]\" feeding internal logic into a wire" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400398691636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc:inst\|proc_BRIDGE:bridge\|address\[17\] " "Converted tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[17\]\" feeding internal logic into a wire" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400398691636 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1400398691636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1400398696592 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|r_w\[0\] data_dir " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|r_w\[0\]\" to the node \"data_dir\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|r_w\[0\] inst204 " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|r_w\[0\]\" to the node \"inst204\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[15\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[6\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[15\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[14\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[5\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[14\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[13\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[4\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[13\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[12\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[3\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[12\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[11\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[2\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[11\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[10\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[1\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[10\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[9\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[0\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[9\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[8\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[8\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[8\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[8\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[7\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[7\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[7\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[6\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[6\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[6\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[5\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[5\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[5\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[4\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[4\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[4\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[3\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[3\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[3\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[2\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[2\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[2\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[1\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[1\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[1\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|address\[0\] vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[0\] " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|address\[0\]\" to the node \"vramctrl:inst198\|lpm_mux0:ADDR_MUX\|lpm_mux:LPM_MUX_component\|mux_k6e:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1400398696766 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1400398696766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3205 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4172 -1 0 } } { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 195 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3780 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 611 -1 0 } } { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400398696809 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400398696811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398699921 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "351 " "351 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1400398702545 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400398702686 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400398702686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400398702757 "|osc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400398702757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398702944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400398703987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400398705053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400398705053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3322 " "Implemented 3322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400398705815 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400398705815 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400398705815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3119 " "Implemented 3119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400398705815 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400398705815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400398705815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400398705932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 00:38:25 2014 " "Processing ended: Sun May 18 00:38:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400398705932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400398705932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400398705932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400398705932 ""}
