<html><body><samp><pre>
<!@TC:1459640972>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 7 6.1
#Hostname: AES-ELAB-D-003

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459640976> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459640976> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"F:\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"F:\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"F:\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"F:\Avionics_2\hdl\i2c_interface2.v"
@I::"F:\Avionics_2\hdl\reset_pulse.v"
@I::"F:\Avionics_2\hdl\test_harness_geiger_stack.v"
@I::"F:\Avionics_2\hdl\timestamp.v"
@I::"F:\Avionics_2\component\work\I2C_integration\I2C_integration.v"
Verilog syntax check successful!
File F:\Avionics_2\hdl\reset_pulse.v changed - recompiling
File F:\Avionics_2\hdl\test_harness_geiger_stack.v changed - recompiling
File F:\Avionics_2\hdl\timestamp.v changed - recompiling
File F:\Avionics_2\hdl\i2c_interface2.v changed - recompiling
File F:\Avionics_2\component\work\I2C_integration\I2C_integration.v changed - recompiling
Selecting top level module I2C_integration
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1459640976> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1459640976> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1459640976> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1459640976> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v:5:7:5:15:@N:CG364:@XP_MSG">CLK_1MHZ.v(5)</a><!@TM:1459640976> | Synthesizing module CLK_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1459640976> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v:13:7:13:28:@N:CG364:@XP_MSG">clock_div_1MHZ_100KHZ.v(13)</a><!@TM:1459640976> | Synthesizing module clock_div_1MHZ_100KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:21:7:21:21:@N:CG364:@XP_MSG">i2c_interface2.v(21)</a><!@TM:1459640976> | Synthesizing module i2c_interface2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL169:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Pruning register begin_data </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL169:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Pruning register test[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL169:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Pruning register test_sda </font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@A:CL282:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Feedback mux created for signal state_hold[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@A:CL282:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Feedback mux created for signal scl_enable -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL189:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Register bit state_hold[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL189:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Register bit state_hold[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL189:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Register bit state_hold[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL189:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Register bit state_hold[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL279:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Pruning register bits 7 to 4 of state_hold[7:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1459640976> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\test_harness_geiger_stack.v:16:7:16:32:@N:CG364:@XP_MSG">test_harness_geiger_stack.v(16)</a><!@TM:1459640976> | Synthesizing module test_harness_geiger_stack

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\Avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:CL169:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640976> | Pruning register counter[2:0] </font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\Avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@A:CL282:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640976> | Feedback mux created for signal data_prev[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\Avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@A:CL282:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640976> | Feedback mux created for signal data_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\hdl\timestamp.v:13:7:13:16:@N:CG364:@XP_MSG">timestamp.v(13)</a><!@TM:1459640976> | Synthesizing module timestamp

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="F:\Avionics_2\hdl\timestamp.v:13:33:13:42:@W:CS142:@XP_MSG">timestamp.v(13)</a><!@TM:1459640976> | Range of port TIMESTAMP in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\Avionics_2\component\work\I2C_integration\I2C_integration.v:9:7:9:22:@N:CG364:@XP_MSG">I2C_integration.v(9)</a><!@TM:1459640976> | Synthesizing module I2C_integration

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@N:CL201:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Trying to extract state machine for register state_a
Extracted state machine for register state_a
State machine has 16 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="F:\Avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:CL260:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640976> | Pruning register bit 2 of state_hold[3:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 165MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 02 17:49:33 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459640976> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 02 17:49:34 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Apr 02 17:49:34 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459640978> | Running in 64-bit mode 
File F:\Avionics_2\synthesis\synwork\I2C_integration_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 02 17:49:37 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Linked File: <a href="F:\Avionics_2\synthesis\I2C_integration_scck.rpt:@XP_FILE">I2C_integration_scck.rpt</a>
Printing clock  summary report in "F:\Avionics_2\synthesis\I2C_integration_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459640980> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459640980> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_2
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_0
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\avionics_2\hdl\timestamp.v:19:0:19:6:@W:MT530:@XP_MSG">timestamp.v(19)</a><!@TM:1459640980> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 24 sequential elements including timestamp_0.TIMESTAMP[23:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\avionics_2\hdl\i2c_interface2.v:64:0:64:6:@W:MT530:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640980> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 133 sequential elements including i2c_interface2_0.sda_a. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1459640980> | Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 205 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1459640980> | Writing default property annotation file F:\Avionics_2\synthesis\I2C_integration.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 02 17:49:38 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459640992> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459640992> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="f:\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1459640992> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="f:\avionics_2\hdl\clock_div_1mhz_100khz.v:30:19:30:29:@N:MF238:@XP_MSG">clock_div_1mhz_100khz.v(30)</a><!@TM:1459640992> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="f:\avionics_2\hdl\i2c_interface2.v:64:0:64:6:@N::@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640992> | Found updn counter in view:work.i2c_interface2(verilog) inst data_cntr[3:0] 
@N: : <a href="f:\avionics_2\hdl\i2c_interface2.v:64:0:64:6:@N::@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640992> | Found updn counter in view:work.i2c_interface2(verilog) inst init_ctr_a[3:0] 
@N:<a href="@N:MO223:@XP_HELP">MO223</a> : <a href="f:\avionics_2\hdl\i2c_interface2.v:64:0:64:6:@N:MO223:@XP_MSG">i2c_interface2.v(64)</a><!@TM:1459640992> | In FSM state_a[15:0] (view:work.i2c_interface2(verilog)), reset input is driving data input. 
Encoding state machine state_a[15:0] (view:work.i2c_interface2(verilog))
original code -> new code
   00000000 -> 0000000000000001
   00000001 -> 0000000000000010
   00000010 -> 0000000000000100
   00000011 -> 0000000000001000
   00000100 -> 0000000000010000
   00000101 -> 0000000000100000
   00000110 -> 0000000001000000
   00000111 -> 0000000010000000
   00001000 -> 0000000100000000
   00001001 -> 0000001000000000
   00001010 -> 0000010000000000
   00001011 -> 0000100000000000
   00001100 -> 0001000000000000
   00001101 -> 0010000000000000
   00001110 -> 0100000000000000
   00001111 -> 1000000000000000
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="f:\avionics_2\hdl\i2c_interface2.v:127:37:127:45:@N:MF239:@XP_MSG">i2c_interface2.v(127)</a><!@TM:1459640992> | Found 5-bit decrementor, 'un6_sda_a\.un6_sda_a[4:0]'
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO160:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO161:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO160:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO160:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO161:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO161:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO160:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="f:\avionics_2\hdl\test_harness_geiger_stack.v:41:0:41:6:@W:MO161:@XP_MSG">test_harness_geiger_stack.v(41)</a><!@TM:1459640992> | Register bit data_prev[0] is always 1, optimizing ...</font>
@N: : <a href="f:\avionics_2\hdl\timestamp.v:19:0:19:6:@N::@XP_MSG">timestamp.v(19)</a><!@TM:1459640992> | Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 123MB peak: 123MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 123MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 123MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 123MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                        Fanout, notes                   
----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                           278 : 198 asynchronous set/reset
test_harness_geiger_stack_0.set / Q               89                              
i2c_interface2_0.un3_data_a.I_12 / Y              32                              
i2c_interface2_0.un3_data_a.I_14 / Y              73                              
i2c_interface2_0.ctr_a[0] / Q                     34                              
i2c_interface2_0.ctr_a[2] / Q                     29                              
SDA_pad / Y                                       26                              
i2c_interface2_0.state_a_1_sqmuxa_0_a4 / Y        48                              
test_harness_geiger_stack_0.un1_counter12 / Y     80                              
i2c_interface2_0.data_m2_i_a3 / Y                 54                              
==================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459640992> | Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459640992> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 123MB)

Replicating Combinational Instance i2c_interface2_0.data_m2_i_a3, fanout 54 segments 3
Replicating Combinational Instance test_harness_geiger_stack_0.un1_counter12, fanout 80 segments 4
Replicating Combinational Instance i2c_interface2_0.state_a_1_sqmuxa_0_a4, fanout 48 segments 2
Replicating Sequential Instance i2c_interface2_0.ctr_a[2], fanout 29 segments 2
Replicating Sequential Instance i2c_interface2_0.ctr_a[0], fanout 34 segments 2
Replicating Combinational Instance i2c_interface2_0.un3_data_a.I_14, fanout 73 segments 4
Replicating Combinational Instance i2c_interface2_0.un3_data_a.I_12, fanout 32 segments 2
Replicating Sequential Instance test_harness_geiger_stack_0.set, fanout 89 segments 4
Replicating Combinational Instance reset_pulse_0.RESET, fanout 286 segments 12

Added 0 Buffers
Added 26 Cells via replication
	Added 5 Sequential Cells via replication
	Added 21 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 123MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 359 clock pin(s) of sequential element(s)
0 instances converted, 359 sequential instances remain driven by gated/generated clocks

====================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLK_1MHZ_0.Core@|E:test_harness_geiger_stack_0.data_prev[79]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_1MHZ_0.Core                     PLL                    200        test_harness_geiger_stack_0.data_prev[79]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:clock_div_1MHZ_100KHZ_0.clk_out@|E:i2c_interface2_0.data_a[47]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 135        i2c_interface2_0.data_a[47]                   No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 24         timestamp_0.TIMESTAMP[23]                     No generated or derived clock directive on output of sequential instance                                                      
====================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 117MB peak: 123MB)

Writing Analyst data base F:\Avionics_2\synthesis\synwork\I2C_integration_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 117MB peak: 123MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 123MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 123MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459640992> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459640992> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459640992> | Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Apr 02 17:49:50 2016
#


Top view:               I2C_integration
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1459640992> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1459640992> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -1.118

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     89.9 MHz      10.000        11.118        -1.118     inferred     Inferred_clkgroup_2
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     93.7 MHz      10.000        10.677        -0.677     inferred     Inferred_clkgroup_0
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     93.2 MHz      10.000        10.732        -0.732     inferred     Inferred_clkgroup_1
====================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -0.677  |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock    CLK_1MHZ|GLA_inferred_clock                   |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  No paths    -       |  10.000      -0.732  |  No paths    -      |  No paths    -    
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  CLK_1MHZ|GLA_inferred_clock                   |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      -1.118  |  No paths    -       |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                             Arrival           
Instance                                      Reference                       Type       Pin     Net               Time        Slack 
                                              Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[53]     0.797       -1.118
test_harness_geiger_stack_0.data_prev[29]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[29]     0.797       -1.079
test_harness_geiger_stack_0.data_prev[74]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[74]     0.797       -1.079
test_harness_geiger_stack_0.data_prev[25]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[25]     0.797       -0.834
test_harness_geiger_stack_0.data_prev[49]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[49]     0.797       -0.834
test_harness_geiger_stack_0.data_prev[37]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[37]     0.797       -0.804
test_harness_geiger_stack_0.data_prev[13]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[13]     0.797       -0.765
test_harness_geiger_stack_0.data_prev[67]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[67]     0.797       -0.765
test_harness_geiger_stack_0.data_prev[9]      CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[9]      0.797       -0.520
test_harness_geiger_stack_0.data_prev[33]     CLK_1MHZ|GLA_inferred_clock     DFN1E1     Q       data_prev[33]     0.797       -0.520
=====================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                             Required           
Instance                                       Reference                       Type       Pin     Net               Time         Slack 
                                               Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_buffer[0]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[1]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[2]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[3]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[4]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[5]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[6]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[7]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[8]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
test_harness_geiger_stack_0.data_buffer[9]     CLK_1MHZ|GLA_inferred_clock     DFN1E0     E       un1_counter12     9.530        -1.118
=======================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="F:\Avionics_2\synthesis\I2C_integration.srr:srsfF:\Avionics_2\synthesis\I2C_integration.srs:fp:31391:34550:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      10.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                8
    Starting point:                          test_harness_geiger_stack_0.data_prev[53] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[10] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[53]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       A        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       Y        Out     0.442     1.472       -         
un1_TEST_DATA_53                                       Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        C        In      -         1.705       -         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        Y        Out     0.530     2.235       -         
set_2_33                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        C        In      -         2.468       -         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        Y        Out     0.812     3.280       -         
set_2_52                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        C        In      -         3.513       -         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        Y        Out     0.812     4.325       -         
set_2_62                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        C        In      -         4.559       -         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        Y        Out     0.812     5.371       -         
set_2_67                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        C        In      -         5.604       -         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        Y        Out     0.812     6.416       -         
set_2_70                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        A        In      -         6.649       -         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        Y        Out     0.549     7.198       -         
set_2                                                  Net        -        -       1.188     -           8         
test_harness_geiger_stack_0.set_0_RNI3KT941            OR2B       A        In      -         8.386       -         
test_harness_geiger_stack_0.set_0_RNI3KT941            OR2B       Y        Out     0.556     8.942       -         
un1_counter12_0                                        Net        -        -       1.706     -           20        
test_harness_geiger_stack_0.data_buffer[10]            DFN1E0     E        In      -         10.648      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.118 is 6.592(59.3%) logic and 4.526(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      10.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                8
    Starting point:                          test_harness_geiger_stack_0.data_prev[53] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[0] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[53]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       A        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       Y        Out     0.442     1.472       -         
un1_TEST_DATA_53                                       Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        C        In      -         1.705       -         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        Y        Out     0.530     2.235       -         
set_2_33                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        C        In      -         2.468       -         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        Y        Out     0.812     3.280       -         
set_2_52                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        C        In      -         3.513       -         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        Y        Out     0.812     4.325       -         
set_2_62                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        C        In      -         4.559       -         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        Y        Out     0.812     5.371       -         
set_2_67                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        C        In      -         5.604       -         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        Y        Out     0.812     6.416       -         
set_2_70                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        A        In      -         6.649       -         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        Y        Out     0.549     7.198       -         
set_2                                                  Net        -        -       1.188     -           8         
test_harness_geiger_stack_0.set_0_RNI3KT941_2          OR2B       A        In      -         8.386       -         
test_harness_geiger_stack_0.set_0_RNI3KT941_2          OR2B       Y        Out     0.556     8.942       -         
un1_counter12                                          Net        -        -       1.706     -           20        
test_harness_geiger_stack_0.data_buffer[0]             DFN1E0     E        In      -         10.648      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.118 is 6.592(59.3%) logic and 4.526(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      10.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                8
    Starting point:                          test_harness_geiger_stack_0.data_prev[53] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[30] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[53]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       A        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       Y        Out     0.442     1.472       -         
un1_TEST_DATA_53                                       Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        C        In      -         1.705       -         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        Y        Out     0.530     2.235       -         
set_2_33                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        C        In      -         2.468       -         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        Y        Out     0.812     3.280       -         
set_2_52                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        C        In      -         3.513       -         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        Y        Out     0.812     4.325       -         
set_2_62                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        C        In      -         4.559       -         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        Y        Out     0.812     5.371       -         
set_2_67                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        C        In      -         5.604       -         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        Y        Out     0.812     6.416       -         
set_2_70                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        A        In      -         6.649       -         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        Y        Out     0.549     7.198       -         
set_2                                                  Net        -        -       1.188     -           8         
test_harness_geiger_stack_0.set_0_RNI3KT941_1          OR2B       A        In      -         8.386       -         
test_harness_geiger_stack_0.set_0_RNI3KT941_1          OR2B       Y        Out     0.556     8.942       -         
un1_counter12_1                                        Net        -        -       1.706     -           20        
test_harness_geiger_stack_0.data_buffer[30]            DFN1E0     E        In      -         10.648      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.118 is 6.592(59.3%) logic and 4.526(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      10.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                8
    Starting point:                          test_harness_geiger_stack_0.data_prev[53] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[50] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[53]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       A        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       Y        Out     0.442     1.472       -         
un1_TEST_DATA_53                                       Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        C        In      -         1.705       -         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        Y        Out     0.530     2.235       -         
set_2_33                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        C        In      -         2.468       -         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        Y        Out     0.812     3.280       -         
set_2_52                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        C        In      -         3.513       -         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        Y        Out     0.812     4.325       -         
set_2_62                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        C        In      -         4.559       -         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        Y        Out     0.812     5.371       -         
set_2_67                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        C        In      -         5.604       -         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        Y        Out     0.812     6.416       -         
set_2_70                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        A        In      -         6.649       -         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        Y        Out     0.549     7.198       -         
set_2                                                  Net        -        -       1.188     -           8         
test_harness_geiger_stack_0.set_0_RNI3KT941_0          OR2B       A        In      -         8.386       -         
test_harness_geiger_stack_0.set_0_RNI3KT941_0          OR2B       Y        Out     0.556     8.942       -         
un1_counter12_2                                        Net        -        -       1.706     -           20        
test_harness_geiger_stack_0.data_buffer[50]            DFN1E0     E        In      -         10.648      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.118 is 6.592(59.3%) logic and 4.526(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.470
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.530

    - Propagation time:                      10.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                8
    Starting point:                          test_harness_geiger_stack_0.data_prev[53] / Q
    Ending point:                            test_harness_geiger_stack_0.data_buffer[29] / E
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_harness_geiger_stack_0.data_prev[53]              DFN1E1     Q        Out     0.797     0.797       -         
data_prev[53]                                          Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       A        In      -         1.030       -         
test_harness_geiger_stack_0.data_prev_RNIMLHG[53]      XOR2       Y        Out     0.442     1.472       -         
un1_TEST_DATA_53                                       Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        C        In      -         1.705       -         
test_harness_geiger_stack_0.data_prev_RNI01041[37]     XO1        Y        Out     0.530     2.235       -         
set_2_33                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        C        In      -         2.468       -         
test_harness_geiger_stack_0.data_prev_RNIBUM72[21]     OR3        Y        Out     0.812     3.280       -         
set_2_52                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        C        In      -         3.513       -         
test_harness_geiger_stack_0.data_prev_RNIU6GF4[20]     OR3        Y        Out     0.812     4.325       -         
set_2_62                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        C        In      -         4.559       -         
test_harness_geiger_stack_0.data_prev_RNI3I8RC[18]     OR3        Y        Out     0.812     5.371       -         
set_2_67                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        C        In      -         5.604       -         
test_harness_geiger_stack_0.data_prev_RNIN9L7R[10]     OR3        Y        Out     0.812     6.416       -         
set_2_70                                               Net        -        -       0.233     -           1         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        A        In      -         6.649       -         
test_harness_geiger_stack_0.set_0_RNIKFCR31            OR2        Y        Out     0.549     7.198       -         
set_2                                                  Net        -        -       1.188     -           8         
test_harness_geiger_stack_0.set_0_RNI3KT941            OR2B       A        In      -         8.386       -         
test_harness_geiger_stack_0.set_0_RNI3KT941            OR2B       Y        Out     0.556     8.942       -         
un1_counter12_0                                        Net        -        -       1.706     -           20        
test_harness_geiger_stack_0.data_buffer[29]            DFN1E0     E        In      -         10.648      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.118 is 6.592(59.3%) logic and 4.526(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       i2c_interface2_0_data[8]      0.797       -0.677
timestamp_0.TIMESTAMP[6]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[6]      0.797       -0.532
timestamp_0.TIMESTAMP[5]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[5]      0.797       -0.494
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -0.479
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       i2c_interface2_0_data[9]      0.797       -0.450
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.431
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.340
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       i2c_interface2_0_data[21]     0.797       0.079 
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       0.202 
timestamp_0.TIMESTAMP[15]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       i2c_interface2_0_data[23]     0.797       0.295 
================================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -0.677
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -0.156
timestamp_0.TIMESTAMP[14]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n14     9.417        0.197 
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        0.680 
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        0.718 
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        1.095 
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        1.133 
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        1.616 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        1.653 
timestamp_0.TIMESTAMP[15]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n15     9.417        2.159 
=====================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="F:\Avionics_2\synthesis\I2C_integration.srr:srsfF:\Avionics_2\synthesis\I2C_integration.srs:fp:59413:61717:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.677

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]          DFN1C0     Q        Out     0.797     0.797       -         
i2c_interface2_0_data[8]          Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_c1          NOR2B      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_c1          NOR2B      Y        Out     0.679     2.507       -         
TIMESTAMP_c1                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_m2_0_a2     NOR3C      A        In      -         3.092       -         
timestamp_0.TIMESTAMP_m2_0_a2     NOR3C      Y        Out     0.502     3.594       -         
TIMESTAMP_c6                      Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.521       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     5.215       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         5.800       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     6.456       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         7.040       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     7.696       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         7.976       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     8.532       -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22         AX1C       B        In      -         8.812       -         
timestamp_0.TIMESTAMP_n22         AX1C       Y        Out     1.049     9.861       -         
TIMESTAMP_n22                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]         DFN1C0     D        In      -         10.094      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.677 is 6.171(57.8%) logic and 4.506(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.949
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[6] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[6]            DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[6]            Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_m2_0_a2_2     NOR3C      C        In      -         1.829       -         
timestamp_0.TIMESTAMP_m2_0_a2_2     NOR3C      Y        Out     0.694     2.523       -         
TIMESTAMP_m2_0_a2_2                 Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      C        In      -         2.756       -         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      Y        Out     0.694     3.449       -         
TIMESTAMP_c6                        Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      C        In      -         4.377       -         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      Y        Out     0.694     5.070       -         
TIMESTAMP_c15                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17           NOR3C      B        In      -         5.655       -         
timestamp_0.TIMESTAMP_c17           NOR3C      Y        Out     0.656     6.311       -         
TIMESTAMP_c17                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19           NOR3C      B        In      -         6.895       -         
timestamp_0.TIMESTAMP_c19           NOR3C      Y        Out     0.656     7.551       -         
TIMESTAMP_c19                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20           NOR2B      A        In      -         7.831       -         
timestamp_0.TIMESTAMP_c20           NOR2B      Y        Out     0.556     8.387       -         
TIMESTAMP_c20                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22           AX1C       B        In      -         8.667       -         
timestamp_0.TIMESTAMP_n22           AX1C       Y        Out     1.049     9.716       -         
TIMESTAMP_n22                       Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]           DFN1C0     D        In      -         9.949       -         
================================================================================================
Total path delay (propagation time + setup) of 10.532 is 6.378(60.6%) logic and 4.154(39.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.494

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[5] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[5]            DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[5]            Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_m2_0_a2_2     NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_m2_0_a2_2     NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_m2_0_a2_2                 Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      C        In      -         2.718       -         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      Y        Out     0.694     3.412       -         
TIMESTAMP_c6                        Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      C        In      -         4.339       -         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      Y        Out     0.694     5.033       -         
TIMESTAMP_c15                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17           NOR3C      B        In      -         5.617       -         
timestamp_0.TIMESTAMP_c17           NOR3C      Y        Out     0.656     6.273       -         
TIMESTAMP_c17                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19           NOR3C      B        In      -         6.858       -         
timestamp_0.TIMESTAMP_c19           NOR3C      Y        Out     0.656     7.514       -         
TIMESTAMP_c19                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20           NOR2B      A        In      -         7.793       -         
timestamp_0.TIMESTAMP_c20           NOR2B      Y        Out     0.556     8.350       -         
TIMESTAMP_c20                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22           AX1C       B        In      -         8.630       -         
timestamp_0.TIMESTAMP_n22           AX1C       Y        Out     1.049     9.678       -         
TIMESTAMP_n22                       Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]           DFN1C0     D        In      -         9.912       -         
================================================================================================
Total path delay (propagation time + setup) of 10.494 is 6.340(60.4%) logic and 4.154(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.897
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]            DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]            Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_m2_0_a2_1     NOR2B      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_m2_0_a2_1     NOR2B      Y        Out     0.679     2.507       -         
TIMESTAMP_m2_0_a2_1                 Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      B        In      -         2.741       -         
timestamp_0.TIMESTAMP_m2_0_a2       NOR3C      Y        Out     0.656     3.397       -         
TIMESTAMP_c6                        Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      C        In      -         4.324       -         
timestamp_0.TIMESTAMP_m6_0_a2       NOR3C      Y        Out     0.694     5.018       -         
TIMESTAMP_c15                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17           NOR3C      B        In      -         5.602       -         
timestamp_0.TIMESTAMP_c17           NOR3C      Y        Out     0.656     6.258       -         
TIMESTAMP_c17                       Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19           NOR3C      B        In      -         6.843       -         
timestamp_0.TIMESTAMP_c19           NOR3C      Y        Out     0.656     7.499       -         
TIMESTAMP_c19                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20           NOR2B      A        In      -         7.779       -         
timestamp_0.TIMESTAMP_c20           NOR2B      Y        Out     0.556     8.335       -         
TIMESTAMP_c20                       Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22           AX1C       B        In      -         8.615       -         
timestamp_0.TIMESTAMP_n22           AX1C       Y        Out     1.049     9.664       -         
TIMESTAMP_n22                       Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]           DFN1C0     D        In      -         9.897       -         
================================================================================================
Total path delay (propagation time + setup) of 10.479 is 6.325(60.4%) logic and 4.154(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.867
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.450

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]          DFN1C0     Q        Out     0.797     0.797       -         
i2c_interface2_0_data[9]          Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_c1          NOR2B      A        In      -         1.724       -         
timestamp_0.TIMESTAMP_c1          NOR2B      Y        Out     0.556     2.281       -         
TIMESTAMP_c1                      Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_m2_0_a2     NOR3C      A        In      -         2.865       -         
timestamp_0.TIMESTAMP_m2_0_a2     NOR3C      Y        Out     0.502     3.367       -         
TIMESTAMP_c6                      Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      C        In      -         4.295       -         
timestamp_0.TIMESTAMP_m6_0_a2     NOR3C      Y        Out     0.694     4.988       -         
TIMESTAMP_c15                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c17         NOR3C      B        In      -         5.573       -         
timestamp_0.TIMESTAMP_c17         NOR3C      Y        Out     0.656     6.229       -         
TIMESTAMP_c17                     Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_c19         NOR3C      B        In      -         6.814       -         
timestamp_0.TIMESTAMP_c19         NOR3C      Y        Out     0.656     7.470       -         
TIMESTAMP_c19                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_c20         NOR2B      A        In      -         7.749       -         
timestamp_0.TIMESTAMP_c20         NOR2B      Y        Out     0.556     8.306       -         
TIMESTAMP_c20                     Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_n22         AX1C       B        In      -         8.585       -         
timestamp_0.TIMESTAMP_n22         AX1C       Y        Out     1.049     9.634       -         
TIMESTAMP_n22                     Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]         DFN1C0     D        In      -         9.867       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.450 is 6.049(57.9%) logic and 4.401(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                   Starting                                                                                Arrival           
Instance                           Reference                                        Type         Pin     Net               Time        Slack 
                                   Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.ctr_a_0[2]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a_0[2]        0.707       -0.732
i2c_interface2_0.data_cntr[0]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0P0       Q       data_cntr[0]      0.707       -0.640
i2c_interface2_0.ctr_a_0[0]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a_0[0]        0.707       -0.514
i2c_interface2_0.ctr_a[1]          clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a[1]          0.707       -0.360
i2c_interface2_0.ctr_a[3]          clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a[3]          0.707       -0.188
i2c_interface2_0.data_mode         clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       data_mode         0.707       0.477 
i2c_interface2_0.data_cntr[1]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[1]      0.707       0.501 
i2c_interface2_0.state_a[7]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       state_a[7]        0.707       0.530 
i2c_interface2_0.init_ctr_a[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       init_ctr_a[0]     0.707       0.550 
i2c_interface2_0.init_ctr_a[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0P0       Q       init_ctr_a[2]     0.707       0.756 
=============================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                                          Required           
Instance                           Reference                                        Type         Pin     Net                         Time         Slack 
                                   Clock                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_hold[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1       E       un1_state_hold_0_sqmuxa     9.342        -0.732
i2c_interface2_0.state_hold[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1       E       un1_state_hold_0_sqmuxa     9.342        -0.732
i2c_interface2_0.state_hold[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1       E       un1_state_hold_0_sqmuxa     9.342        -0.732
i2c_interface2_0.data_a[21]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     D       N_845                       9.229        -0.640
i2c_interface2_0.ctr_a[0]          clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       ctr_a_14[0]                 9.229        -0.626
i2c_interface2_0.ctr_a[2]          clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       ctr_a_14[2]                 9.229        -0.626
i2c_interface2_0.ctr_a_0[0]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       ctr_a_14[0]                 9.229        -0.626
i2c_interface2_0.ctr_a_0[2]        clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       ctr_a_14[2]                 9.229        -0.626
i2c_interface2_0.data_cntr[2]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0P0       D       data_cntr_n2                9.229        -0.607
i2c_interface2_0.ctr_a[1]          clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       ctr_a_14[1]                 9.229        -0.580
========================================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="F:\Avionics_2\synthesis\I2C_integration.srr:srsfF:\Avionics_2\synthesis\I2C_integration.srs:fp:83249:85913:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.074
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.732

    Number of logic level(s):                7
    Starting point:                          i2c_interface2_0.ctr_a_0[2] / Q
    Ending point:                            i2c_interface2_0.state_hold[0] / E
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
i2c_interface2_0.ctr_a_0[2]                    DFN0E0C0     Q        Out     0.707     0.707       -         
ctr_a_0[2]                                     Net          -        -       1.542     -           15        
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          C        In      -         2.249       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          Y        Out     0.812     3.061       -         
DWACT_FDEC_E[0]                                Net          -        -       0.233     -           1         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         A        In      -         3.294       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         Y        Out     0.549     3.843       -         
I_11                                           Net          -        -       1.706     -           20        
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        B        In      -         5.549       -         
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        Y        Out     0.558     6.107       -         
state_a_RNI4OK02[2]                            Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         A        In      -         6.387       -         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         Y        Out     0.528     6.915       -         
N_698                                          Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        B        In      -         7.195       -         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        Y        Out     0.440     7.635       -         
sda_a_1_sqmuxa_4                               Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI7IK14                 OR2          B        In      -         7.915       -         
i2c_interface2_0.init_RNI7IK14                 OR2          Y        Out     0.556     8.471       -         
un1_state_hold_1_sqmuxa_1                      Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNID9TA9                 OR3          C        In      -         8.751       -         
i2c_interface2_0.init_RNID9TA9                 OR3          Y        Out     0.739     9.489       -         
un1_state_hold_0_sqmuxa                        Net          -        -       0.585     -           3         
i2c_interface2_0.state_hold[0]                 DFN0E1       E        In      -         10.074      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.732 is 5.547(51.7%) logic and 5.185(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.074
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.732

    Number of logic level(s):                7
    Starting point:                          i2c_interface2_0.ctr_a_0[2] / Q
    Ending point:                            i2c_interface2_0.state_hold[1] / E
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
i2c_interface2_0.ctr_a_0[2]                    DFN0E0C0     Q        Out     0.707     0.707       -         
ctr_a_0[2]                                     Net          -        -       1.542     -           15        
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          C        In      -         2.249       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          Y        Out     0.812     3.061       -         
DWACT_FDEC_E[0]                                Net          -        -       0.233     -           1         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         A        In      -         3.294       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         Y        Out     0.549     3.843       -         
I_11                                           Net          -        -       1.706     -           20        
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        B        In      -         5.549       -         
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        Y        Out     0.558     6.107       -         
state_a_RNI4OK02[2]                            Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         A        In      -         6.387       -         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         Y        Out     0.528     6.915       -         
N_698                                          Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        B        In      -         7.195       -         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        Y        Out     0.440     7.635       -         
sda_a_1_sqmuxa_4                               Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI7IK14                 OR2          B        In      -         7.915       -         
i2c_interface2_0.init_RNI7IK14                 OR2          Y        Out     0.556     8.471       -         
un1_state_hold_1_sqmuxa_1                      Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNID9TA9                 OR3          C        In      -         8.751       -         
i2c_interface2_0.init_RNID9TA9                 OR3          Y        Out     0.739     9.489       -         
un1_state_hold_0_sqmuxa                        Net          -        -       0.585     -           3         
i2c_interface2_0.state_hold[1]                 DFN0E1       E        In      -         10.074      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.732 is 5.547(51.7%) logic and 5.185(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.074
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.732

    Number of logic level(s):                7
    Starting point:                          i2c_interface2_0.ctr_a_0[2] / Q
    Ending point:                            i2c_interface2_0.state_hold[3] / E
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
i2c_interface2_0.ctr_a_0[2]                    DFN0E0C0     Q        Out     0.707     0.707       -         
ctr_a_0[2]                                     Net          -        -       1.542     -           15        
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          C        In      -         2.249       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          Y        Out     0.812     3.061       -         
DWACT_FDEC_E[0]                                Net          -        -       0.233     -           1         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         A        In      -         3.294       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         Y        Out     0.549     3.843       -         
I_11                                           Net          -        -       1.706     -           20        
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        B        In      -         5.549       -         
i2c_interface2_0.state_a_RNI4OK02[2]           NOR2B        Y        Out     0.558     6.107       -         
state_a_RNI4OK02[2]                            Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         A        In      -         6.387       -         
i2c_interface2_0.state_a_RNIJS5F2[2]           OR2B         Y        Out     0.528     6.915       -         
N_698                                          Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        B        In      -         7.195       -         
i2c_interface2_0.init_RNI4BUK2                 NOR2A        Y        Out     0.440     7.635       -         
sda_a_1_sqmuxa_4                               Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNI7IK14                 OR2          B        In      -         7.915       -         
i2c_interface2_0.init_RNI7IK14                 OR2          Y        Out     0.556     8.471       -         
un1_state_hold_1_sqmuxa_1                      Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNID9TA9                 OR3          C        In      -         8.751       -         
i2c_interface2_0.init_RNID9TA9                 OR3          Y        Out     0.739     9.489       -         
un1_state_hold_0_sqmuxa                        Net          -        -       0.585     -           3         
i2c_interface2_0.state_hold[3]                 DFN0E1       E        In      -         10.074      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.732 is 5.547(51.7%) logic and 5.185(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      9.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.640

    Number of logic level(s):                6
    Starting point:                          i2c_interface2_0.data_cntr[0] / Q
    Ending point:                            i2c_interface2_0.data_a[21] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[0]          DFN0P0       Q        Out     0.707     0.707       -         
data_cntr[0]                           Net          -        -       1.188     -           8         
i2c_interface2_0.un3_data_a.I_1        AND2         B        In      -         1.895       -         
i2c_interface2_0.un3_data_a.I_1        AND2         Y        Out     0.679     2.574       -         
DWACT_ADD_CI_0_TMP[0]                  Net          -        -       0.585     -           3         
i2c_interface2_0.un3_data_a.I_15       NOR2B        A        In      -         3.158       -         
i2c_interface2_0.un3_data_a.I_15       NOR2B        Y        Out     0.556     3.715       -         
DWACT_ADD_CI_0_g_array_1[0]            Net          -        -       0.858     -           4         
i2c_interface2_0.un3_data_a.I_14       XOR2         B        In      -         4.573       -         
i2c_interface2_0.un3_data_a.I_14       XOR2         Y        Out     1.013     5.586       -         
I_14_1                                 Net          -        -       1.575     -           16        
i2c_interface2_0.ctr_a_RNIDTAG2[2]     OR2          B        In      -         7.161       -         
i2c_interface2_0.ctr_a_RNIDTAG2[2]     OR2          Y        Out     0.556     7.717       -         
N_277                                  Net          -        -       0.585     -           3         
i2c_interface2_0.data_a_RNO_1[21]      NOR2A        B        In      -         8.302       -         
i2c_interface2_0.data_a_RNO_1[21]      NOR2A        Y        Out     0.417     8.719       -         
N_870                                  Net          -        -       0.233     -           1         
i2c_interface2_0.data_a_RNO[21]        AO1          C        In      -         8.952       -         
i2c_interface2_0.data_a_RNO[21]        AO1          Y        Out     0.684     9.636       -         
N_845                                  Net          -        -       0.233     -           1         
i2c_interface2_0.data_a[21]            DFN0E1C0     D        In      -         9.870       -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.640 is 5.384(50.6%) logic and 5.257(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      9.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.627

    Number of logic level(s):                6
    Starting point:                          i2c_interface2_0.ctr_a_0[2] / Q
    Ending point:                            i2c_interface2_0.ctr_a[0] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
i2c_interface2_0.ctr_a_0[2]                    DFN0E0C0     Q        Out     0.707     0.707       -         
ctr_a_0[2]                                     Net          -        -       1.542     -           15        
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          C        In      -         2.249       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_10     OR3          Y        Out     0.812     3.061       -         
DWACT_FDEC_E[0]                                Net          -        -       0.233     -           1         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         A        In      -         3.294       -         
i2c_interface2_0.un6_sda_a\.un6_sda_a.I_11     NOR2         Y        Out     0.549     3.843       -         
I_11                                           Net          -        -       1.706     -           20        
i2c_interface2_0.state_a_RNI4OK02_0[2]         NOR2A        B        In      -         5.549       -         
i2c_interface2_0.state_a_RNI4OK02_0[2]         NOR2A        Y        Out     0.417     5.966       -         
N_743                                          Net          -        -       0.585     -           3         
i2c_interface2_0.state_a_RNIJS5F2_0[2]         NOR2B        A        In      -         6.551       -         
i2c_interface2_0.state_a_RNIJS5F2_0[2]         NOR2B        Y        Out     0.556     7.107       -         
sda_a_0_sqmuxa                                 Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIG9RK5[6]           OR3          C        In      -         7.387       -         
i2c_interface2_0.state_a_RNIG9RK5[6]           OR3          Y        Out     0.812     8.199       -         
N_706                                          Net          -        -       0.858     -           4         
i2c_interface2_0.ctr_a_0_RNIKDCVA[0]           MX2          S        In      -         9.057       -         
i2c_interface2_0.ctr_a_0_RNIKDCVA[0]           MX2          Y        Out     0.519     9.576       -         
ctr_a_14[0]                                    Net          -        -       0.280     -           2         
i2c_interface2_0.ctr_a[0]                      DFN0E0C0     D        In      -         9.856       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.627 is 5.143(48.4%) logic and 5.483(51.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 123MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 123MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport25>Report for cell I2C_integration.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     9      1.0        9.0
              AND3    36      1.0       36.0
               AO1    21      1.0       21.0
              AO1A    19      1.0       19.0
              AO1B     1      1.0        1.0
              AO1C     2      1.0        2.0
              AO1D     2      1.0        2.0
              AOI1     3      1.0        3.0
             AOI1B    14      1.0       14.0
               AX1     2      1.0        2.0
              AX1A     1      1.0        1.0
              AX1C    12      1.0       12.0
              AX1D     1      1.0        1.0
            CLKINT     2      0.0        0.0
               GND     8      0.0        0.0
               INV     3      1.0        3.0
               MX2    88      1.0       88.0
              MX2B     1      1.0        1.0
              MX2C     1      1.0        1.0
              NOR2    19      1.0       19.0
             NOR2A    28      1.0       28.0
             NOR2B    37      1.0       37.0
              NOR3    10      1.0       10.0
             NOR3A    39      1.0       39.0
             NOR3B    41      1.0       41.0
             NOR3C    29      1.0       29.0
               OA1     4      1.0        4.0
              OA1A     3      1.0        3.0
              OA1B     1      1.0        1.0
               OR2    28      1.0       28.0
              OR2A    15      1.0       15.0
              OR2B     7      1.0        7.0
               OR3    41      1.0       41.0
              OR3A    12      1.0       12.0
              OR3B     3      1.0        3.0
              OR3C     3      1.0        3.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     8      0.0        0.0
               XA1     1      1.0        1.0
             XNOR2     5      1.0        5.0
             XNOR3     4      1.0        4.0
               XO1    25      1.0       25.0
              XOR2    99      1.0       99.0


            DFN0C0    21      1.0       21.0
          DFN0E0C0     7      1.0        7.0
          DFN0E0P0     1      1.0        1.0
            DFN0E1     4      1.0        4.0
          DFN0E1C0    98      1.0       98.0
            DFN0P0     4      1.0        4.0
            DFN1C0    60      1.0       60.0
            DFN1E0    80      1.0       80.0
            DFN1E1    72      1.0       72.0
          DFN1E1C0     8      1.0        8.0
            DFN1P0     4      1.0        4.0
                   -----          ----------
             TOTAL  1049              1029.0


  IO Cell usage:
              cell count
             BIBUF     1
             INBUF     2
            OUTBUF     9
                   -----
             TOTAL    12


Core Cells         : 1029 of 24576 (4%)
IO Cells           : 12

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 51MB peak: 123MB)

Process took 0h:00m:10s realtime, 0h:00m:04s cputime
# Sat Apr 02 17:49:50 2016

###########################################################]

</pre></samp></body></html>
