#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Thu Aug 22 16:18:28 2024
# Process ID: 103934
# Current directory: /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1
# Command line: vivado -log dma_axis_ip_example_example_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_example_0_1.tcl
# Log file: /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dma_axis_ip_example_example_0_1.vds
# Journal file: /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3744.575 MHz, CPU Physical cores: 4, Host memory: 16721 MB
#-----------------------------------------------------------
source dma_axis_ip_example_example_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.445 ; gain = 0.023 ; free physical = 5378 ; free virtual = 8787
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO/output/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_example_0_1
Command: synth_design -top dma_axis_ip_example_example_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103989
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.809 ; gain = 378.770 ; free physical = 1308 ; free virtual = 4718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_example_0_1' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_1/synth/dma_axis_ip_example_example_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE.v:9]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_control_s_axi' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_control_s_axi.v:195]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_control_s_axi' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_flow_control_loop_pipe' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_flow_control_loop_pipe' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_regslice_both' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_regslice_both' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_regslice_both__parameterized0' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_regslice_both__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_regslice_both__parameterized1' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_regslice_both__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_regslice_both__parameterized2' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_regslice_both__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'LIGHT_MODULE_regslice_both__parameterized3' [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE_regslice_both__parameterized3' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LIGHT_MODULE' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_example_0_1' (0#1) [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_1/synth/dma_axis_ip_example_example_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_control_s_axi.v:252]
WARNING: [Synth 8-7129] Port ap_done_int in module LIGHT_MODULE_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module LIGHT_MODULE_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2118.715 ; gain = 453.676 ; free physical = 1104 ; free virtual = 4515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.527 ; gain = 471.488 ; free physical = 1104 ; free virtual = 4515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.527 ; gain = 471.488 ; free physical = 1104 ; free virtual = 4515
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.527 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4508
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_1/constraints/LIGHT_MODULE_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_1/constraints/LIGHT_MODULE_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.277 ; gain = 0.000 ; free physical = 897 ; free virtual = 4309
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2281.277 ; gain = 0.000 ; free physical = 912 ; free virtual = 4323
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 650 ; free virtual = 4062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 650 ; free virtual = 4063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 650 ; free virtual = 4064
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LIGHT_MODULE_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LIGHT_MODULE_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LIGHT_MODULE_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LIGHT_MODULE_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 628 ; free virtual = 4042
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_os_V_user_V_U' (LIGHT_MODULE_regslice_both__parameterized1) to 'inst/regslice_both_os_V_last_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_os_V_user_V_U' (LIGHT_MODULE_regslice_both__parameterized1) to 'inst/regslice_both_os_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_os_V_user_V_U' (LIGHT_MODULE_regslice_both__parameterized1) to 'inst/regslice_both_os_V_dest_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_os_V_keep_V_U' (LIGHT_MODULE_regslice_both__parameterized3) to 'inst/regslice_both_os_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_is_r_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '128' to '104' bits. [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_is_r_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '128' to '104' bits. [/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/8506/hdl/verilog/LIGHT_MODULE_regslice_both.v:93]
WARNING: [Synth 8-7129] Port is_r_TDATA[127] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[126] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[125] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[124] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[123] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[122] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[121] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[120] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[119] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[118] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[117] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[116] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[115] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[114] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[113] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[112] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[111] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[110] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[109] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[108] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[107] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[106] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[105] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TDATA[104] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[15] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[14] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[13] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[12] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[11] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[10] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[9] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[8] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[7] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[6] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[5] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[4] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[3] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[2] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[1] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TKEEP[0] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[15] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[14] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[13] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[12] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[11] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[10] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[9] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[8] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[7] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[6] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[5] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[4] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[3] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[2] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[1] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_r_TSTRB[0] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module LIGHT_MODULE is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module LIGHT_MODULE is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module LIGHT_MODULE.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module LIGHT_MODULE.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 604 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 598 ; free virtual = 4017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 602 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 613 ; free virtual = 4031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 884 ; free virtual = 4308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 884 ; free virtual = 4308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 884 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 883 ; free virtual = 4306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 881 ; free virtual = 4304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 881 ; free virtual = 4304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    71|
|4     |LUT4 |    14|
|5     |LUT5 |    31|
|6     |LUT6 |    49|
|7     |FDRE |   204|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 881 ; free virtual = 4304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2281.277 ; gain = 471.488 ; free physical = 878 ; free virtual = 4301
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.277 ; gain = 616.238 ; free physical = 878 ; free virtual = 4302
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2281.277 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4536
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.277 ; gain = 0.000 ; free physical = 1173 ; free virtual = 4597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dcc32710
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2281.277 ; gain = 948.832 ; free physical = 1175 ; free virtual = 4599
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1663.241; main = 1342.333; forked = 328.993
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3271.855; main = 2281.281; forked = 1022.590
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dma_axis_ip_example_example_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dma_axis_ip_example_example_0_1, cache-ID = 58a95011ed8b89ef
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/myproj/project_1.runs/dma_axis_ip_example_example_0_1_synth_1/dma_axis_ip_example_example_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_axis_ip_example_example_0_1_utilization_synth.rpt -pb dma_axis_ip_example_example_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 16:19:17 2024...
