                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Labs/Projects/DFT/rtl/ALU.v
/home/IC/Labs/Projects/DFT/rtl/ASYNC_FIFO.v
/home/IC/Labs/Projects/DFT/rtl/ClkDiv.v
/home/IC/Labs/Projects/DFT/rtl/CLKDIV_MUX.v
/home/IC/Labs/Projects/DFT/rtl/CLK_GATE.v
/home/IC/Labs/Projects/DFT/rtl/data_sampling.v
/home/IC/Labs/Projects/DFT/rtl/data_sync.v
/home/IC/Labs/Projects/DFT/rtl/deserializer.v
/home/IC/Labs/Projects/DFT/rtl/edge_bit_counter.v
/home/IC/Labs/Projects/DFT/rtl/FIFO_DF_SYNC.v
/home/IC/Labs/Projects/DFT/rtl/FIFO_MEM_CNTRL.v
/home/IC/Labs/Projects/DFT/rtl/FIFO_RD.v
/home/IC/Labs/Projects/DFT/rtl/FIFO_WR.v
/home/IC/Labs/Projects/DFT/rtl/mux.v
/home/IC/Labs/Projects/DFT/rtl/mux2X1.v
/home/IC/Labs/Projects/DFT/rtl/par_chk.v
/home/IC/Labs/Projects/DFT/rtl/parity_calc.v
/home/IC/Labs/Projects/DFT/rtl/PULSE_GEN.v
/home/IC/Labs/Projects/DFT/rtl/RegFile.v
/home/IC/Labs/Projects/DFT/rtl/RST_SYNC.v
/home/IC/Labs/Projects/DFT/rtl/Serializer.v
/home/IC/Labs/Projects/DFT/rtl/stp_chk.v
/home/IC/Labs/Projects/DFT/rtl/strt_chk.v
/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v
/home/IC/Labs/Projects/DFT/rtl/SYS_TOP_dft.v
/home/IC/Labs/Projects/DFT/rtl/UART.v
/home/IC/Labs/Projects/DFT/rtl/UART_RX.v
/home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v
/home/IC/Labs/Projects/DFT/rtl/UART_TX.v
/home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v

set designs ""
regsub -all "\n" $rtl " " designs
30
# Analyze all files listed in system.lst
analyze -format verilog $designs
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Projects/DFT/rtl/ALU.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/ASYNC_FIFO.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/ClkDiv.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/CLKDIV_MUX.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/CLK_GATE.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/data_sampling.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/data_sync.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/deserializer.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/edge_bit_counter.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/FIFO_DF_SYNC.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/FIFO_RD.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/FIFO_WR.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/mux.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/mux2X1.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/par_chk.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/parity_calc.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/PULSE_GEN.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/RegFile.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/RST_SYNC.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/Serializer.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/stp_chk.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/strt_chk.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v
Warning:  /home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v:49: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Labs/Projects/DFT/rtl/SYS_TOP_dft.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/UART.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/UART_RX.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v
Warning:  /home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v:39: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Labs/Projects/DFT/rtl/UART_TX.v
Compiling source file /home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# Elaborate the top module
elaborate SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 12 in file
		'/home/IC/Labs/Projects/DFT/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 22 in file
		'/home/IC/Labs/Projects/DFT/rtl/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 36 in file
		'/home/IC/Labs/Projects/DFT/rtl/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pulse_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 11 in file
		'/home/IC/Labs/Projects/DFT/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV'. (HDL-193)

Inferred memory devices in process
	in routine CLK_DIV line 33 in file
		'/home/IC/Labs/Projects/DFT/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   div_clk_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Labs/Projects/DFT/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "alu_data=8,fun_width=4,frame_data=8,addr_bits=4". (HDL-193)

Statistics for case statements in always block at line 76 in file
	'/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           210            |     no/auto      |
|           225            |     no/auto      |
===============================================

Statistics for case statements in always block at line 288 in file
	'/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           307            |     no/auto      |
|           317            |    auto/auto     |
|           349            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4 line 62 in file
		'/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4 line 200 in file
		'/home/IC/Labs/Projects/DFT/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmd_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    addr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_fun_reg_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_File_8_x_16'. (HDL-193)

Inferred memory devices in process
	in routine Register_File_8_x_16 line 25 in file
		'/home/IC/Labs/Projects/DFT/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|    block name/line      | Inputs | Outputs | # sel inputs | MB |
==================================================================
| Register_File_8_x_16/48 |   8    |    8    |      3       | N  |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_16_bit'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'/home/IC/Labs/Projects/DFT/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_16_bit line 23 in file
		'/home/IC/Labs/Projects/DFT/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ALU_OUT_VLD_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3,DATA_WIDTH=8". (HDL-193)
Warning:  /home/IC/Labs/Projects/DFT/rtl/FIFO_MEM_CNTRL.v:22: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3 line 19 in file
		'/home/IC/Labs/Projects/DFT/rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3/37 |   8    |    8    |      3       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_DF_SYNC_WIDTH3 line 15 in file
		'/home/IC/Labs/Projects/DFT/rtl/FIFO_DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_WIDTH3 line 25 in file
		'/home/IC/Labs/Projects/DFT/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_bin_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_WIDTH3 line 19 in file
		'/home/IC/Labs/Projects/DFT/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rd_bin_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/home/IC/Labs/Projects/DFT/rtl/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 35 in file
		'/home/IC/Labs/Projects/DFT/rtl/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_out_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Inferred memory devices in process
	in routine parity_calc line 17 in file
		'/home/IC/Labs/Projects/DFT/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 31 in file
		'/home/IC/Labs/Projects/DFT/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 20 in file
		'/home/IC/Labs/Projects/DFT/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 38 in file
		'/home/IC/Labs/Projects/DFT/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_FSM'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 111 in file
	'/home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 39 in file
		'/home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TX_FSM line 170 in file
		'/home/IC/Labs/Projects/DFT/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 73 in file
	'/home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 58 in file
		'/home/IC/Labs/Projects/DFT/rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 15 in file
		'/home/IC/Labs/Projects/DFT/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 20 in file
		'/home/IC/Labs/Projects/DFT/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_reg_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 16 in file
		'/home/IC/Labs/Projects/DFT/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 17 in file
		'/home/IC/Labs/Projects/DFT/rtl/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 13 in file
		'/home/IC/Labs/Projects/DFT/rtl/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 12 in file
		'/home/IC/Labs/Projects/DFT/rtl/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Labs/Projects/DFT/dft/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 21:11:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    22
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C111' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C89' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 38 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_16_bit'
  Processing 'Register_File_8_x_16'
  Processing 'SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4'
  Processing 'strt_check'
  Processing 'stop_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'RX_FSM'
  Processing 'UART_RX'
  Processing 'TX_FSM'
  Processing 'serializer'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'CLK_DIV_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'FIFO_RD_WIDTH3'
  Processing 'FIFO_WR_WIDTH3'
  Processing 'FIFO_DF_SYNC_WIDTH3_0'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_16_bit_DW_div_uns_0'
  Processing 'ALU_16_bit_DW01_sub_0'
  Processing 'ALU_16_bit_DW01_add_0'
  Processing 'ALU_16_bit_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_3'
  Processing 'data_sampling_DW01_add_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'RX_FSM_DW01_cmp2_0'
  Processing 'RX_FSM_DW01_add_0'
  Processing 'RX_FSM_DW01_cmp6_0'
  Processing 'RX_FSM_DW01_dec_0'
  Processing 'CLK_DIV_1_DW01_inc_0'
  Processing 'CLK_DIV_1_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_dec_0'
  Processing 'CLK_DIV_1_DW01_sub_0'
  Processing 'CLK_DIV_1_DW01_cmp6_1'
  Processing 'CLK_DIV_1_DW01_dec_1'
  Processing 'CLK_DIV_1_DW01_cmp2_0'
  Processing 'CLK_DIV_0_DW01_inc_0'
  Processing 'CLK_DIV_0_DW01_cmp6_0'
  Processing 'CLK_DIV_0_DW01_dec_0'
  Processing 'CLK_DIV_0_DW01_sub_0'
  Processing 'CLK_DIV_0_DW01_cmp6_1'
  Processing 'CLK_DIV_0_DW01_dec_1'
  Processing 'CLK_DIV_0_DW01_cmp2_0'
  Processing 'ALU_16_bit_DW02_mult_0'
  Processing 'ALU_16_bit_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   44036.8      0.00       0.0       0.0                          
    0:00:07   44036.8      0.00       0.0       0.0                          
    0:00:07   44036.8      0.00       0.0       0.0                          
    0:00:07   44036.8      0.00       0.0       0.0                          
    0:00:07   44036.8      0.00       0.0       0.0                          
    0:00:08   23211.6      0.36       3.1       0.0                          
    0:00:09   23198.6      0.34       4.4       0.0                          
    0:00:09   23225.7      0.08       0.1       0.0                          
    0:00:09   23229.2      0.02       0.0       0.0                          
    0:00:09   23213.9      0.00       0.0       0.0                          
    0:00:09   23205.7      0.09       0.5       0.0                          
    0:00:09   23212.8      0.00       0.0       0.0                          
    0:00:09   23210.4      0.05       0.1       0.0                          
    0:00:09   23217.5      0.00       0.0       0.0                          
    0:00:09   23213.9      0.03       0.1       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:09   23215.1      0.00       0.0       0.0                          
    0:00:10   23208.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   23208.1      0.00       0.0       0.0                          
    0:00:10   23208.1      0.00       0.0       0.0                          
    0:00:10   23137.5      0.00       0.0       0.0                          
    0:00:10   23131.6      0.00       0.0       0.0                          
    0:00:10   23128.0      0.00       0.0       0.0                          
    0:00:10   23124.5      0.00       0.0       0.0                          
    0:00:10   23121.0      0.00       0.0       0.0                          
    0:00:10   23121.0      0.00       0.0       0.0                          
    0:00:10   23121.0      0.00       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23057.4      0.01       0.0       0.0                          
    0:00:10   23076.3      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec 
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 299 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 298 cells are valid scan cells
         U0_RST_SYNC/sync_reg_reg[1]
         U0_RST_SYNC/sync_reg_reg[0]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/pulse_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/enable_pulse_reg
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_ClkDiv/div_clk_reg_reg
         U0_ClkDiv/flag_reg
         U0_ClkDiv/counter_reg[7]
         U0_ClkDiv/counter_reg[0]
         U0_ClkDiv/counter_reg[6]
         U0_ClkDiv/counter_reg[5]
         U0_ClkDiv/counter_reg[4]
         U0_ClkDiv/counter_reg[3]
         U0_ClkDiv/counter_reg[2]
         U0_ClkDiv/counter_reg[1]
         U0_SYS_CTRL/alu_fun_reg_reg[3]
         U0_SYS_CTRL/alu_fun_reg_reg[2]
         U0_SYS_CTRL/alu_fun_reg_reg[1]
         U0_SYS_CTRL/alu_fun_reg_reg[0]
         U0_SYS_CTRL/addr_reg_reg[3]
         U0_SYS_CTRL/addr_reg_reg[2]
         U0_SYS_CTRL/addr_reg_reg[0]
         U0_SYS_CTRL/addr_reg_reg[1]
         U0_SYS_CTRL/cmd_reg_reg[0]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/cmd_reg_reg[1]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_File_reg[5][7]
         U0_RegFile/Reg_File_reg[5][6]
         U0_RegFile/Reg_File_reg[5][5]
         U0_RegFile/Reg_File_reg[5][4]
         U0_RegFile/Reg_File_reg[5][3]
         U0_RegFile/Reg_File_reg[5][2]
         U0_RegFile/Reg_File_reg[5][1]
         U0_RegFile/Reg_File_reg[5][0]
         U0_RegFile/Reg_File_reg[7][7]
         U0_RegFile/Reg_File_reg[7][6]
         U0_RegFile/Reg_File_reg[7][5]
         U0_RegFile/Reg_File_reg[7][4]
         U0_RegFile/Reg_File_reg[7][3]
         U0_RegFile/Reg_File_reg[7][2]
         U0_RegFile/Reg_File_reg[7][1]
         U0_RegFile/Reg_File_reg[7][0]
         U0_RegFile/Reg_File_reg[6][7]
         U0_RegFile/Reg_File_reg[6][6]
         U0_RegFile/Reg_File_reg[6][5]
         U0_RegFile/Reg_File_reg[6][4]
         U0_RegFile/Reg_File_reg[6][3]
         U0_RegFile/Reg_File_reg[6][2]
         U0_RegFile/Reg_File_reg[6][1]
         U0_RegFile/Reg_File_reg[6][0]
         U0_RegFile/Reg_File_reg[4][7]
         U0_RegFile/Reg_File_reg[4][6]
         U0_RegFile/Reg_File_reg[4][5]
         U0_RegFile/Reg_File_reg[4][4]
         U0_RegFile/Reg_File_reg[4][3]
         U0_RegFile/Reg_File_reg[4][2]
         U0_RegFile/Reg_File_reg[4][1]
         U0_RegFile/Reg_File_reg[4][0]
         U0_RegFile/Reg_File_reg[2][1]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/wr_done_reg
         U0_RegFile/Reg_File_reg[0][4]
         U0_RegFile/Reg_File_reg[1][6]
         U0_RegFile/Reg_File_reg[0][7]
         U0_RegFile/Reg_File_reg[0][6]
         U0_RegFile/Reg_File_reg[0][5]
         U0_RegFile/Reg_File_reg[0][3]
         U0_RegFile/Reg_File_reg[0][2]
         U0_RegFile/Reg_File_reg[0][1]
         U0_RegFile/Reg_File_reg[0][0]
         U0_RegFile/Reg_File_reg[1][1]
         U0_RegFile/Reg_File_reg[1][4]
         U0_RegFile/Reg_File_reg[1][5]
         U0_RegFile/Reg_File_reg[1][7]
         U0_RegFile/Reg_File_reg[1][3]
         U0_RegFile/Reg_File_reg[1][2]
         U0_RegFile/Reg_File_reg[1][0]
         U0_RegFile/Reg_File_reg[3][7]
         U0_RegFile/Reg_File_reg[3][5]
         U0_RegFile/Reg_File_reg[3][4]
         U0_RegFile/Reg_File_reg[3][6]
         U0_RegFile/Reg_File_reg[3][0]
         U0_RegFile/Reg_File_reg[3][2]
         U0_RegFile/Reg_File_reg[3][3]
         U0_RegFile/Reg_File_reg[3][1]
         U0_RegFile/Reg_File_reg[2][3]
         U0_RegFile/Reg_File_reg[2][2]
         U0_RegFile/Reg_File_reg[2][5]
         U0_RegFile/Reg_File_reg[2][7]
         U0_RegFile/Reg_File_reg[2][4]
         U0_RegFile/Reg_File_reg[2][0]
         U0_RegFile/Reg_File_reg[2][6]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_VLD_reg
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]
         U0_UART/u_tx/u_mux/tx_out_reg
         U0_UART/u_tx/u_parity_calc/par_bit_reg
         U0_UART/u_tx/u_parity_calc/data_reg_reg[5]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[1]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[4]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[0]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[2]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[3]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[7]
         U0_UART/u_tx/u_serializer/data_reg_reg[6]
         U0_UART/u_tx/u_serializer/data_reg_reg[5]
         U0_UART/u_tx/u_serializer/data_reg_reg[4]
         U0_UART/u_tx/u_serializer/data_reg_reg[3]
         U0_UART/u_tx/u_serializer/data_reg_reg[2]
         U0_UART/u_tx/u_serializer/data_reg_reg[1]
         U0_UART/u_tx/u_serializer/data_reg_reg[7]
         U0_UART/u_tx/u_serializer/data_reg_reg[0]
         U0_UART/u_tx/u_serializer/count_reg[1]
         U0_UART/u_tx/u_serializer/count_reg[2]
         U0_UART/u_tx/u_serializer/count_reg[0]
         U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
         U0_UART/u_tx/u_TX_FSM/busy_reg
         U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
         U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[1]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
         U0_UART/u_rx/u_RX_FSM/data_valid_reg
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
         U0_UART/u_rx/u_data_sampling/samples_reg[0]
         U0_UART/u_rx/u_data_sampling/samples_reg[1]
         U0_UART/u_rx/u_data_sampling/samples_reg[2]
         U0_UART/u_rx/u_data_sampling/sampled_reg_reg
         U0_UART/u_rx/u_deserializer/data_reg[7]
         U0_UART/u_rx/u_deserializer/data_reg[6]
         U0_UART/u_rx/u_deserializer/data_reg[5]
         U0_UART/u_rx/u_deserializer/data_reg[4]
         U0_UART/u_rx/u_deserializer/data_reg[3]
         U0_UART/u_rx/u_deserializer/data_reg[2]
         U0_UART/u_rx/u_deserializer/data_reg[1]
         U0_UART/u_rx/u_deserializer/data_reg[0]
         U0_UART/u_rx/u_deserializer/p_data_reg[5]
         U0_UART/u_rx/u_deserializer/p_data_reg[1]
         U0_UART/u_rx/u_deserializer/p_data_reg[4]
         U0_UART/u_rx/u_deserializer/p_data_reg[0]
         U0_UART/u_rx/u_deserializer/p_data_reg[7]
         U0_UART/u_rx/u_deserializer/p_data_reg[3]
         U0_UART/u_rx/u_deserializer/p_data_reg[6]
         U0_UART/u_rx/u_deserializer/p_data_reg[2]
         U0_UART/u_rx/u_parity_check/par_err_reg
         U0_UART/u_rx/u_parity_check/parity_error_reg
         U0_UART/u_rx/u_stop_check/stp_err_reg
         U0_UART/u_rx/u_stop_check/stop_error_reg
         U0_UART/u_rx/u_strt_check/strt_glitch_reg
         U1_RST_SYNC/sync_reg_reg[0]
         U1_RST_SYNC/sync_reg_reg[1]
         U1_ClkDiv/div_clk_reg_reg
         U1_ClkDiv/counter_reg[7]
         U1_ClkDiv/flag_reg
         U1_ClkDiv/counter_reg[2]
         U1_ClkDiv/counter_reg[0]
         U1_ClkDiv/counter_reg[6]
         U1_ClkDiv/counter_reg[5]
         U1_ClkDiv/counter_reg[4]
         U1_ClkDiv/counter_reg[3]
         U1_ClkDiv/counter_reg[1]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:11:32 2025
****************************************

Number of chains: 3
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[2] -->  SO[2]                     100   U0_ALU/ALU_OUT_VLD_reg   (scan_clk, 30.0, rising) 
S 2        SI[1] -->  SO[1]                      99   U0_RegFile/Reg_File_reg[7][4]
                            (scan_clk, 30.0, rising) 
S 3        SI[0] -->  SO[0]                      99   U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   23093.9      0.28      25.9      12.4 SE                       
    0:00:27   23093.9      0.28      25.9      12.4 SE                       
    0:00:27   23093.9      0.28      25.9      12.4 SE                       
    0:00:27   23104.5      0.00       0.0      11.5 net11802                 
    0:00:27   23104.5      0.00       0.0      11.5 net11802                 
    0:00:27   23104.5      0.00       0.0      11.5 net11802                 
    0:00:27   23104.5      0.00       0.0      11.5 net11802                 
    0:00:27   23113.9      0.00       0.0      10.1 net11812                 
    0:00:27   23124.5      0.00       0.0       9.9 net11805                 
    0:00:27   23124.5      0.00       0.0       9.9 net11805                 
    0:00:27   23124.5      0.00       0.0       9.9 net11805                 
    0:00:27   23135.1      0.00       0.0       9.2 net11803                 
    0:00:27   23135.1      0.00       0.0       9.2 net11803                 
    0:00:27   23135.1      0.00       0.0       9.2 net11803                 
    0:00:27   23135.1      0.00       0.0       9.2 net11803                 
    0:00:27   23144.5      0.00       0.0       8.0 net11820                 
    0:00:27   23153.9      0.00       0.0       7.0 net11826                 
    0:00:27   23153.9      0.00       0.0       6.1 net11804                 
    0:00:28   23159.8      0.00       0.0       6.1 U1_ClkDiv/flag_reg/D     
    0:00:28   23159.8      0.00       0.0       6.1 U1_ClkDiv/flag_reg/D     
    0:00:28   23159.8      0.00       0.0       6.1 U1_ClkDiv/flag_reg/D     
    0:00:28   23159.8      0.00       0.0       6.1 U1_ClkDiv/flag_reg/D     
    0:00:28   23159.8      0.00       0.0       6.1                          
    0:00:28   23177.5      0.00       0.0       3.5 U0_UART_FIFO/u_FIFO_MEM_CNTRL/test_se
    0:00:28   23177.5      0.00       0.0       3.5 U0_UART_FIFO/u_FIFO_MEM_CNTRL/test_se
    0:00:28   23177.5      0.00       0.0       3.5 U0_UART_FIFO/u_FIFO_MEM_CNTRL/test_se
    0:00:28   23205.7      0.00       0.0       1.7 U0_RegFile/test_se       
    0:00:28   23205.7      0.00       0.0       1.7 U0_RegFile/test_se       
    0:00:28   23205.7      0.00       0.0       1.7 U0_RegFile/test_se       
    0:00:28   23212.8      0.00       0.0       1.1 U0_UART/u_rx/u_deserializer/test_se
    0:00:28   23219.8      0.00       0.0       0.6 U0_UART/u_tx/u_serializer/test_se
    0:00:28   23226.9      0.00       0.0       0.6 u_ref_rst_mux/IN_0       
    0:00:28   23233.9      0.00       0.0       0.4 U0_UART/u_rx/u_edge_bit_counter/test_se
    0:00:28   23243.4      0.00       0.0       0.2 UART_TX_O                


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   23262.2      0.00       0.0       0.4 SYNC_REF_RST             
    0:00:28   23262.2      0.00       0.0       0.4 SYNC_REF_RST             
    0:00:28   23262.2      0.00       0.0       0.4 SYNC_REF_RST             

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   23244.5      0.00       0.0       0.4                          
    0:00:02   23244.5      0.00       0.0       0.4                          
    0:00:03   23241.0      0.00       0.0       0.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   23241.0      0.00       0.0       0.4                          
    0:00:03   23250.4      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 299 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 298 cells are valid scan cells
         U0_RST_SYNC/sync_reg_reg[1]
         U0_RST_SYNC/sync_reg_reg[0]
         U1_RST_SYNC/sync_reg_reg[0]
         U1_RST_SYNC/sync_reg_reg[1]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/pulse_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/enable_pulse_reg
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_ClkDiv/div_clk_reg_reg
         U0_ClkDiv/flag_reg
         U0_ClkDiv/counter_reg[7]
         U0_ClkDiv/counter_reg[0]
         U0_ClkDiv/counter_reg[6]
         U0_ClkDiv/counter_reg[5]
         U0_ClkDiv/counter_reg[4]
         U0_ClkDiv/counter_reg[3]
         U0_ClkDiv/counter_reg[2]
         U0_ClkDiv/counter_reg[1]
         U1_ClkDiv/div_clk_reg_reg
         U1_ClkDiv/counter_reg[7]
         U1_ClkDiv/counter_reg[2]
         U1_ClkDiv/counter_reg[0]
         U1_ClkDiv/counter_reg[6]
         U1_ClkDiv/counter_reg[5]
         U1_ClkDiv/counter_reg[4]
         U1_ClkDiv/counter_reg[3]
         U1_ClkDiv/counter_reg[1]
         U1_ClkDiv/flag_reg
         U0_SYS_CTRL/alu_fun_reg_reg[3]
         U0_SYS_CTRL/alu_fun_reg_reg[2]
         U0_SYS_CTRL/alu_fun_reg_reg[1]
         U0_SYS_CTRL/alu_fun_reg_reg[0]
         U0_SYS_CTRL/addr_reg_reg[3]
         U0_SYS_CTRL/addr_reg_reg[2]
         U0_SYS_CTRL/addr_reg_reg[0]
         U0_SYS_CTRL/addr_reg_reg[1]
         U0_SYS_CTRL/cmd_reg_reg[0]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/cmd_reg_reg[1]
         U0_SYS_CTRL/current_state_reg[1]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_File_reg[5][7]
         U0_RegFile/Reg_File_reg[5][6]
         U0_RegFile/Reg_File_reg[5][5]
         U0_RegFile/Reg_File_reg[5][4]
         U0_RegFile/Reg_File_reg[5][3]
         U0_RegFile/Reg_File_reg[5][2]
         U0_RegFile/Reg_File_reg[5][1]
         U0_RegFile/Reg_File_reg[5][0]
         U0_RegFile/Reg_File_reg[7][7]
         U0_RegFile/Reg_File_reg[7][6]
         U0_RegFile/Reg_File_reg[7][5]
         U0_RegFile/Reg_File_reg[7][4]
         U0_RegFile/Reg_File_reg[7][3]
         U0_RegFile/Reg_File_reg[7][2]
         U0_RegFile/Reg_File_reg[7][1]
         U0_RegFile/Reg_File_reg[7][0]
         U0_RegFile/Reg_File_reg[6][7]
         U0_RegFile/Reg_File_reg[6][6]
         U0_RegFile/Reg_File_reg[6][5]
         U0_RegFile/Reg_File_reg[6][4]
         U0_RegFile/Reg_File_reg[6][3]
         U0_RegFile/Reg_File_reg[6][2]
         U0_RegFile/Reg_File_reg[6][1]
         U0_RegFile/Reg_File_reg[6][0]
         U0_RegFile/Reg_File_reg[4][7]
         U0_RegFile/Reg_File_reg[4][6]
         U0_RegFile/Reg_File_reg[4][5]
         U0_RegFile/Reg_File_reg[4][4]
         U0_RegFile/Reg_File_reg[4][3]
         U0_RegFile/Reg_File_reg[4][2]
         U0_RegFile/Reg_File_reg[4][1]
         U0_RegFile/Reg_File_reg[4][0]
         U0_RegFile/Reg_File_reg[2][1]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/wr_done_reg
         U0_RegFile/Reg_File_reg[0][4]
         U0_RegFile/Reg_File_reg[1][6]
         U0_RegFile/Reg_File_reg[0][7]
         U0_RegFile/Reg_File_reg[0][6]
         U0_RegFile/Reg_File_reg[0][5]
         U0_RegFile/Reg_File_reg[0][3]
         U0_RegFile/Reg_File_reg[0][2]
         U0_RegFile/Reg_File_reg[0][1]
         U0_RegFile/Reg_File_reg[0][0]
         U0_RegFile/Reg_File_reg[1][1]
         U0_RegFile/Reg_File_reg[1][4]
         U0_RegFile/Reg_File_reg[1][5]
         U0_RegFile/Reg_File_reg[1][7]
         U0_RegFile/Reg_File_reg[1][3]
         U0_RegFile/Reg_File_reg[1][2]
         U0_RegFile/Reg_File_reg[1][0]
         U0_RegFile/Reg_File_reg[3][7]
         U0_RegFile/Reg_File_reg[3][5]
         U0_RegFile/Reg_File_reg[3][4]
         U0_RegFile/Reg_File_reg[3][6]
         U0_RegFile/Reg_File_reg[3][0]
         U0_RegFile/Reg_File_reg[3][2]
         U0_RegFile/Reg_File_reg[3][3]
         U0_RegFile/Reg_File_reg[3][1]
         U0_RegFile/Reg_File_reg[2][3]
         U0_RegFile/Reg_File_reg[2][2]
         U0_RegFile/Reg_File_reg[2][5]
         U0_RegFile/Reg_File_reg[2][4]
         U0_RegFile/Reg_File_reg[2][0]
         U0_RegFile/Reg_File_reg[2][6]
         U0_RegFile/Reg_File_reg[2][7]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_VLD_reg
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]
         U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]
         U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]
         U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]
         U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]
         U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]
         U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]
         U0_UART/u_tx/u_mux/tx_out_reg
         U0_UART/u_tx/u_parity_calc/par_bit_reg
         U0_UART/u_tx/u_parity_calc/data_reg_reg[5]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[1]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[4]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[0]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[2]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[3]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[6]
         U0_UART/u_tx/u_parity_calc/data_reg_reg[7]
         U0_UART/u_tx/u_serializer/data_reg_reg[6]
         U0_UART/u_tx/u_serializer/data_reg_reg[5]
         U0_UART/u_tx/u_serializer/data_reg_reg[4]
         U0_UART/u_tx/u_serializer/data_reg_reg[3]
         U0_UART/u_tx/u_serializer/data_reg_reg[2]
         U0_UART/u_tx/u_serializer/data_reg_reg[1]
         U0_UART/u_tx/u_serializer/data_reg_reg[7]
         U0_UART/u_tx/u_serializer/data_reg_reg[0]
         U0_UART/u_tx/u_serializer/count_reg[1]
         U0_UART/u_tx/u_serializer/count_reg[2]
         U0_UART/u_tx/u_serializer/count_reg[0]
         U0_UART/u_tx/u_TX_FSM/current_state_reg[1]
         U0_UART/u_tx/u_TX_FSM/busy_reg
         U0_UART/u_tx/u_TX_FSM/current_state_reg[2]
         U0_UART/u_tx/u_TX_FSM/current_state_reg[0]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[1]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[0]
         U0_UART/u_rx/u_RX_FSM/current_state_reg[2]
         U0_UART/u_rx/u_RX_FSM/data_valid_reg
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]
         U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]
         U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]
         U0_UART/u_rx/u_data_sampling/samples_reg[0]
         U0_UART/u_rx/u_data_sampling/samples_reg[1]
         U0_UART/u_rx/u_data_sampling/samples_reg[2]
         U0_UART/u_rx/u_data_sampling/sampled_reg_reg
         U0_UART/u_rx/u_deserializer/data_reg[7]
         U0_UART/u_rx/u_deserializer/data_reg[6]
         U0_UART/u_rx/u_deserializer/data_reg[5]
         U0_UART/u_rx/u_deserializer/data_reg[4]
         U0_UART/u_rx/u_deserializer/data_reg[3]
         U0_UART/u_rx/u_deserializer/data_reg[2]
         U0_UART/u_rx/u_deserializer/data_reg[1]
         U0_UART/u_rx/u_deserializer/data_reg[0]
         U0_UART/u_rx/u_deserializer/p_data_reg[5]
         U0_UART/u_rx/u_deserializer/p_data_reg[1]
         U0_UART/u_rx/u_deserializer/p_data_reg[4]
         U0_UART/u_rx/u_deserializer/p_data_reg[0]
         U0_UART/u_rx/u_deserializer/p_data_reg[7]
         U0_UART/u_rx/u_deserializer/p_data_reg[3]
         U0_UART/u_rx/u_deserializer/p_data_reg[6]
         U0_UART/u_rx/u_deserializer/p_data_reg[2]
         U0_UART/u_rx/u_parity_check/par_err_reg
         U0_UART/u_rx/u_parity_check/parity_error_reg
         U0_UART/u_rx/u_stop_check/stp_err_reg
         U0_UART/u_rx/u_stop_check/stop_error_reg
         U0_UART/u_rx/u_strt_check/strt_glitch_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 14658 faults were added to fault list.
 0            6956   4886         1/0/1    65.87%      0.00
 0            1674   3207         5/0/1    77.41%      0.01
 0             991   2207         9/1/1    84.27%      0.01
 0             561   1638        16/1/3    88.18%      0.02
 0             291   1340        21/1/3    90.22%      0.02
 0             256   1070        28/3/3    92.05%      0.02
 0             211    837        43/3/3    93.65%      0.03
 0             140    681        52/4/3    94.71%      0.03
 0              99    544        73/5/3    95.64%      0.03
 0             106    393        90/5/4    96.68%      0.03
 0              78    154       187/7/5    98.31%      0.04
 0              47    100       193/7/6    98.69%      0.05
 0              51     33       203/7/6    99.16%      0.05
 0              20     12       204/7/8    99.31%      0.05
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14100
 Possibly detected                PT          1
 Undetectable                     UD        459
 ATPG untestable                  AU         87
 Not detected                     ND         11
 -----------------------------------------------
 total faults                             14658
 test coverage                            99.31%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Labs/Projects/DFT/dft/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Labs/Projects/DFT/dft/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/Projects/DFT/dft/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min > reports/hold.rpt
report_timing -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> exit

Memory usage for main task 320 Mbytes.
Memory usage for this session 320 Mbytes.
CPU usage for this session 25 seconds ( 0.01 hours ).

Thank you...
