
USART1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000450  08000450  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000450  08000450  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000450  08000450  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000450  08000450  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000450  08000450  00001450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000454  08000454  00001454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000458  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800045c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800045c  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012ff  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000050c  00000000  00000000  00003333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d8  00000000  00000000  00003840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000014b  00000000  00000000  00003a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013c76  00000000  00000000  00003b63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002193  00000000  00000000  000177d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007eb36  00000000  00000000  0001996c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000984a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000598  00000000  00000000  000984e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00098a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000438 	.word	0x08000438

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000438 	.word	0x08000438

080001d8 <main>:

/*------------------------------------------------------------------
--------- MAIN function
*-------------------------------------------------------------------
---------*/
int main(void) {
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
    USART2_init(); /* Initialize USART2 */
 80001dc:	f000 f810 	bl	8000200 <USART2_init>

    while (1) { /* Loop forever */
        USART2_write('Y');
 80001e0:	2059      	movs	r0, #89	@ 0x59
 80001e2:	f000 f851 	bl	8000288 <USART2_write>
        USART2_write('e');
 80001e6:	2065      	movs	r0, #101	@ 0x65
 80001e8:	f000 f84e 	bl	8000288 <USART2_write>
        USART2_write('s');
 80001ec:	2073      	movs	r0, #115	@ 0x73
 80001ee:	f000 f84b 	bl	8000288 <USART2_write>
        delayMs(1000); /* Leave a gap between messages */
 80001f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001f6:	f000 f85f 	bl	80002b8 <delayMs>
        USART2_write('Y');
 80001fa:	bf00      	nop
 80001fc:	e7f0      	b.n	80001e0 <main+0x8>
	...

08000200 <USART2_init>:

/*------------------------------------------------------------------
--------- Initialize UART pins, Baudrate
*-------------------------------------------------------------------
---------*/
void USART2_init(void) {
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
    /* Enable GPIOA clock */
    RCC->AHB1ENR |= (1 << 0);
 8000204:	4b1d      	ldr	r3, [pc, #116]	@ (800027c <USART2_init+0x7c>)
 8000206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000208:	4a1c      	ldr	r2, [pc, #112]	@ (800027c <USART2_init+0x7c>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Enable USART2 clock */
    RCC->APB1ENR |= (1 << 17);
 8000210:	4b1a      	ldr	r3, [pc, #104]	@ (800027c <USART2_init+0x7c>)
 8000212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000214:	4a19      	ldr	r2, [pc, #100]	@ (800027c <USART2_init+0x7c>)
 8000216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800021a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Configure PA2 for USART2 TX (AF7) */
    GPIOA->MODER &= ~(3 << 4);
 800021c:	4b18      	ldr	r3, [pc, #96]	@ (8000280 <USART2_init+0x80>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a17      	ldr	r2, [pc, #92]	@ (8000280 <USART2_init+0x80>)
 8000222:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000226:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2 << 4);  /* Alternate function mode */
 8000228:	4b15      	ldr	r3, [pc, #84]	@ (8000280 <USART2_init+0x80>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a14      	ldr	r2, [pc, #80]	@ (8000280 <USART2_init+0x80>)
 800022e:	f043 0320 	orr.w	r3, r3, #32
 8000232:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] &= ~(0xF << 8);
 8000234:	4b12      	ldr	r3, [pc, #72]	@ (8000280 <USART2_init+0x80>)
 8000236:	6a1b      	ldr	r3, [r3, #32]
 8000238:	4a11      	ldr	r2, [pc, #68]	@ (8000280 <USART2_init+0x80>)
 800023a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800023e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << 8); /* Set alternate function 7 for PA2 */
 8000240:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <USART2_init+0x80>)
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	4a0e      	ldr	r2, [pc, #56]	@ (8000280 <USART2_init+0x80>)
 8000246:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800024a:	6213      	str	r3, [r2, #32]

    /* Configure USART2 */
    USART2->BRR = 0x0683;  /* 9600 baud @ 16 MHz */
 800024c:	4b0d      	ldr	r3, [pc, #52]	@ (8000284 <USART2_init+0x84>)
 800024e:	f240 6283 	movw	r2, #1667	@ 0x683
 8000252:	609a      	str	r2, [r3, #8]
    USART2->CR1 = (1 << 3); /* Enable Tx, 8-bit data */
 8000254:	4b0b      	ldr	r3, [pc, #44]	@ (8000284 <USART2_init+0x84>)
 8000256:	2208      	movs	r2, #8
 8000258:	60da      	str	r2, [r3, #12]
    USART2->CR2 = 0x0000;   /* 1 stop bit */
 800025a:	4b0a      	ldr	r3, [pc, #40]	@ (8000284 <USART2_init+0x84>)
 800025c:	2200      	movs	r2, #0
 800025e:	611a      	str	r2, [r3, #16]
    USART2->CR3 = 0x0000;   /* No flow control */
 8000260:	4b08      	ldr	r3, [pc, #32]	@ (8000284 <USART2_init+0x84>)
 8000262:	2200      	movs	r2, #0
 8000264:	615a      	str	r2, [r3, #20]
    USART2->CR1 |= (1 << 13); /* Enable USART2 */
 8000266:	4b07      	ldr	r3, [pc, #28]	@ (8000284 <USART2_init+0x84>)
 8000268:	68db      	ldr	r3, [r3, #12]
 800026a:	4a06      	ldr	r2, [pc, #24]	@ (8000284 <USART2_init+0x84>)
 800026c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000270:	60d3      	str	r3, [r2, #12]
}
 8000272:	bf00      	nop
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr
 800027c:	40023800 	.word	0x40023800
 8000280:	40020000 	.word	0x40020000
 8000284:	40004400 	.word	0x40004400

08000288 <USART2_write>:

/*------------------------------------------------------------------
--------- USART2 Write Character
*-------------------------------------------------------------------
---------*/
void USART2_write(int ch) {
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
    while (!(USART2->SR & 0x0080)); /* Wait until Tx buffer empty */
 8000290:	bf00      	nop
 8000292:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <USART2_write+0x2c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0f9      	beq.n	8000292 <USART2_write+0xa>
    USART2->DR = (ch & 0xFF);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4a04      	ldr	r2, [pc, #16]	@ (80002b4 <USART2_write+0x2c>)
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	6053      	str	r3, [r2, #4]
}
 80002a6:	bf00      	nop
 80002a8:	370c      	adds	r7, #12
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	40004400 	.word	0x40004400

080002b8 <delayMs>:

/*------------------------------------------------------------------
--------- Simple Delay Function
*-------------------------------------------------------------------
---------*/
void delayMs(int n) {
 80002b8:	b480      	push	{r7}
 80002ba:	b085      	sub	sp, #20
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
    int i;
    for (; n > 0; n--) {
 80002c0:	e00c      	b.n	80002dc <delayMs+0x24>
        for (i = 0; i < 2000; i++);
 80002c2:	2300      	movs	r3, #0
 80002c4:	60fb      	str	r3, [r7, #12]
 80002c6:	e002      	b.n	80002ce <delayMs+0x16>
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	3301      	adds	r3, #1
 80002cc:	60fb      	str	r3, [r7, #12]
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80002d4:	dbf8      	blt.n	80002c8 <delayMs+0x10>
    for (; n > 0; n--) {
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	3b01      	subs	r3, #1
 80002da:	607b      	str	r3, [r7, #4]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	dcef      	bgt.n	80002c2 <delayMs+0xa>
    }
}
 80002e2:	bf00      	nop
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002f4:	bf00      	nop
 80002f6:	e7fd      	b.n	80002f4 <NMI_Handler+0x4>

080002f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002fc:	bf00      	nop
 80002fe:	e7fd      	b.n	80002fc <HardFault_Handler+0x4>

08000300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000304:	bf00      	nop
 8000306:	e7fd      	b.n	8000304 <MemManage_Handler+0x4>

08000308 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800030c:	bf00      	nop
 800030e:	e7fd      	b.n	800030c <BusFault_Handler+0x4>

08000310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000314:	bf00      	nop
 8000316:	e7fd      	b.n	8000314 <UsageFault_Handler+0x4>

08000318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr

08000326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000326:	b480      	push	{r7}
 8000328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800032a:	bf00      	nop
 800032c:	46bd      	mov	sp, r7
 800032e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000332:	4770      	bx	lr

08000334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr

08000342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000342:	b580      	push	{r7, lr}
 8000344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000346:	f000 f83f 	bl	80003c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
	...

08000350 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000354:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <SystemInit+0x20>)
 8000356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800035a:	4a05      	ldr	r2, [pc, #20]	@ (8000370 <SystemInit+0x20>)
 800035c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000360:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000374:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80003ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000378:	f7ff ffea 	bl	8000350 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800037c:	480c      	ldr	r0, [pc, #48]	@ (80003b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800037e:	490d      	ldr	r1, [pc, #52]	@ (80003b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000380:	4a0d      	ldr	r2, [pc, #52]	@ (80003b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000384:	e002      	b.n	800038c <LoopCopyDataInit>

08000386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038a:	3304      	adds	r3, #4

0800038c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800038c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000390:	d3f9      	bcc.n	8000386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000392:	4a0a      	ldr	r2, [pc, #40]	@ (80003bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000394:	4c0a      	ldr	r4, [pc, #40]	@ (80003c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000398:	e001      	b.n	800039e <LoopFillZerobss>

0800039a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800039c:	3204      	adds	r2, #4

0800039e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a0:	d3fb      	bcc.n	800039a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003a2:	f000 f825 	bl	80003f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003a6:	f7ff ff17 	bl	80001d8 <main>
  bx  lr    
 80003aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80003ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003b8:	08000458 	.word	0x08000458
  ldr r2, =_sbss
 80003bc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003c0:	20000024 	.word	0x20000024

080003c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003c4:	e7fe      	b.n	80003c4 <ADC_IRQHandler>
	...

080003c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003cc:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <HAL_IncTick+0x20>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	461a      	mov	r2, r3
 80003d2:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <HAL_IncTick+0x24>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4413      	add	r3, r2
 80003d8:	4a04      	ldr	r2, [pc, #16]	@ (80003ec <HAL_IncTick+0x24>)
 80003da:	6013      	str	r3, [r2, #0]
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000020 	.word	0x20000020

080003f0 <__libc_init_array>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	4d0d      	ldr	r5, [pc, #52]	@ (8000428 <__libc_init_array+0x38>)
 80003f4:	4c0d      	ldr	r4, [pc, #52]	@ (800042c <__libc_init_array+0x3c>)
 80003f6:	1b64      	subs	r4, r4, r5
 80003f8:	10a4      	asrs	r4, r4, #2
 80003fa:	2600      	movs	r6, #0
 80003fc:	42a6      	cmp	r6, r4
 80003fe:	d109      	bne.n	8000414 <__libc_init_array+0x24>
 8000400:	4d0b      	ldr	r5, [pc, #44]	@ (8000430 <__libc_init_array+0x40>)
 8000402:	4c0c      	ldr	r4, [pc, #48]	@ (8000434 <__libc_init_array+0x44>)
 8000404:	f000 f818 	bl	8000438 <_init>
 8000408:	1b64      	subs	r4, r4, r5
 800040a:	10a4      	asrs	r4, r4, #2
 800040c:	2600      	movs	r6, #0
 800040e:	42a6      	cmp	r6, r4
 8000410:	d105      	bne.n	800041e <__libc_init_array+0x2e>
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f855 3b04 	ldr.w	r3, [r5], #4
 8000418:	4798      	blx	r3
 800041a:	3601      	adds	r6, #1
 800041c:	e7ee      	b.n	80003fc <__libc_init_array+0xc>
 800041e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000422:	4798      	blx	r3
 8000424:	3601      	adds	r6, #1
 8000426:	e7f2      	b.n	800040e <__libc_init_array+0x1e>
 8000428:	08000450 	.word	0x08000450
 800042c:	08000450 	.word	0x08000450
 8000430:	08000450 	.word	0x08000450
 8000434:	08000454 	.word	0x08000454

08000438 <_init>:
 8000438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043a:	bf00      	nop
 800043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043e:	bc08      	pop	{r3}
 8000440:	469e      	mov	lr, r3
 8000442:	4770      	bx	lr

08000444 <_fini>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr
