0.6
2019.2
Nov  6 2019
21:42:20
/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr2/LUT_and_FF/LUT_and_FF.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr2/rtl/LUT_func.sv,1710145821,systemVerilog,,/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr2/tb/tb_LUT_func.sv,,LUT_func,,,,,,,,
/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr2/tb/tb_LUT_func.sv,1710146110,systemVerilog,,,,tb_demo,,,,,,,,
