# ðŸš¨ Verilog - Alarm Controller FSM

This project implements a simple Finite State Machine (FSM) in Verilog for an alarm system.  
It monitors **fire alarms** and **intruder alarms**, and controls a **siren** and **alert light** accordingly.

---

## ðŸ“ Files Included

| File                     | Description                                           |
|--------------------------|-------------------------------------------------------|
| `alarm_controller.v`     | Main Verilog module implementing the alarm FSM       |
| `alarm_controller_tb.v`  | Testbench for simulating the module                  |
| `alarm_controller.vcd`   | VCD waveform file generated by ModelSim              |
| `monitor_log.txt`        | Text log from testbench monitoring output            |
| `wave_alarm_controller_tb.png` | ModelSim waveform screenshot                  |
| `RTL_alarm_controller.pdf`     | RTL schematic generated from Quartus         |

---

## ðŸ” FSM Logic

| Fire Alarm | Intruder Alarm | Siren | Alert Light |
|------------|----------------|-------|-------------|
| 0          | 0              | 0     | 0           |
| 1          | 0              | 1     | 1           |
| 0          | 1              | 1     | 1           |
| 1          | 1              | 1     | 1           |

---

## ðŸ“· Waveform Output

The waveform below shows the reaction of the system to changes in alarm input signals:

![Waveform Output](wave_alarm_controller_tb.png)

---

## ðŸ›  RTL Schematic

RTL (Register Transfer Level) schematic generated using Quartus:

ðŸ“Ž [View RTL Diagram (PDF)](RTL_alarm_controller.pdf)

---

## ðŸ§° Tools Used

- **ModelSim** â€“ For simulation and waveform viewing  
- **Quartus Prime** â€“ RTL design and schematic generation  
- **Verilog HDL** â€“ Hardware description language
---

## ðŸ§ª Simulation Example (from `monitor_log.txt`)

fire_alarm=0, intruder_alarm=0 -> siren_on=0, alert_light=0 @ 0 ns fire_alarm=1, intruder_alarm=0 -> siren_on=1, alert_light=1 @ 10 ns fire_alarm=0, intruder_alarm=1 -> siren_on=1, alert_light=1 @ 20 ns fire_alarm=1, intruder_alarm=1 -> siren_on=1, alert_light=1 @ 30 ns
---

## âœ… Result

All logic was tested and verified successfully in ModelSim.
