# VerilogDump
Verilog lab dump from my computer architecture class from 2 years ago
