{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569882815691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569882815696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 16:33:35 2019 " "Processing started: Mon Sep 30 16:33:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569882815696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882815696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off THREE_BIT_ALU -c THREE_BIT_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off THREE_BIT_ALU -c THREE_BIT_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882815696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569882818053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569882818053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/new folder/ram_t_b_a/ram_t_b_a.v 2 2 " "Found 2 design units, including 2 entities, in source file /new folder/ram_t_b_a/ram_t_b_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_t_b_a " "Found entity 1: RAM_t_b_a" {  } { { "../RAM_t_b_a/RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569882827596 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "../RAM_t_b_a/RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569882827596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882827596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file three_bit_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 THREE_BIT_ALU " "Found entity 1: THREE_BIT_ALU" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569882827997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882827997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file disp_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISP_7_SEG " "Found entity 1: DISP_7_SEG" {  } { { "DISP_7_SEG.v" "" { Text "U:/New folder/THREE_BIT_ALU/DISP_7_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569882828419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882828419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "THREE_BIT_ALU " "Elaborating entity \"THREE_BIT_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569882828875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_7_SEG DISP_7_SEG:dispA " "Elaborating entity \"DISP_7_SEG\" for hierarchy \"DISP_7_SEG:dispA\"" {  } { { "THREE_BIT_ALU.v" "dispA" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569882829121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1569882830688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[8\] VCC " "Pin \"HEX0\[8\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[9\] VCC " "Pin \"HEX0\[9\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[10\] VCC " "Pin \"HEX0\[10\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[11\] VCC " "Pin \"HEX0\[11\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[12\] VCC " "Pin \"HEX0\[12\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[13\] VCC " "Pin \"HEX0\[13\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[8\] VCC " "Pin \"HEX2\[8\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[9\] VCC " "Pin \"HEX2\[9\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[10\] VCC " "Pin \"HEX2\[10\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[11\] VCC " "Pin \"HEX2\[11\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[12\] VCC " "Pin \"HEX2\[12\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[13\] VCC " "Pin \"HEX2\[13\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[10\] VCC " "Pin \"HEX4\[10\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[11\] VCC " "Pin \"HEX4\[11\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[12\] VCC " "Pin \"HEX4\[12\]\" is stuck at VCC" {  } { { "THREE_BIT_ALU.v" "" { Text "U:/New folder/THREE_BIT_ALU/THREE_BIT_ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569882830772 "|THREE_BIT_ALU|HEX4[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569882830772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569882830849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569882833047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569882833047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569882833814 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569882833814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569882833814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569882833814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569882833965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 16:33:53 2019 " "Processing ended: Mon Sep 30 16:33:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569882833965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569882833965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569882833965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569882833965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1569882836661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569882836666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 16:33:55 2019 " "Processing started: Mon Sep 30 16:33:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569882836666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1569882836666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off THREE_BIT_ALU -c THREE_BIT_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off THREE_BIT_ALU -c THREE_BIT_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1569882836668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1569882836722 ""}
{ "Info" "0" "" "Project  = THREE_BIT_ALU" {  } {  } 0 0 "Project  = THREE_BIT_ALU" 0 0 "Fitter" 0 0 1569882836722 ""}
{ "Info" "0" "" "Revision = THREE_BIT_ALU" {  } {  } 0 0 "Revision = THREE_BIT_ALU" 0 0 "Fitter" 0 0 1569882836722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569882837670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569882837673 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "THREE_BIT_ALU 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"THREE_BIT_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569882837800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569882837841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569882837841 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569882838146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1569882838165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569882838460 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1569882842480 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569882842515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569882842517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569882842517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569882842517 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1569882842518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1569882842518 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569882842518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569882842531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1569882842531 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569882842531 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569882842557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "THREE_BIT_ALU.sdc " "Synopsys Design Constraints File file not found: 'THREE_BIT_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1569882845215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1569882845215 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1569882845215 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1569882845216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1569882845216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1569882845216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1569882845217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569882845219 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1569882845292 ""}
