[2025-09-17 17:29:29] START suite=cs trace=streaming_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2725976 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5389203 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5389203 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5389204 heartbeat IPC: 3.755 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17868823 heartbeat IPC: 0.8013 cumulative IPC: 0.8013 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 32443707 heartbeat IPC: 0.6861 cumulative IPC: 0.7392 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 48104930 heartbeat IPC: 0.6385 cumulative IPC: 0.7023 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 65602037 heartbeat IPC: 0.5715 cumulative IPC: 0.6643 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 82521252 heartbeat IPC: 0.591 cumulative IPC: 0.6482 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 97614484 heartbeat IPC: 0.6625 cumulative IPC: 0.6506 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 115130110 heartbeat IPC: 0.5709 cumulative IPC: 0.6379 (Simulation time: 00 hr 11 min 20 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 133654959 heartbeat IPC: 0.5398 cumulative IPC: 0.6237 (Simulation time: 00 hr 12 min 53 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 151601685 heartbeat IPC: 0.5572 cumulative IPC: 0.6155 (Simulation time: 00 hr 14 min 41 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 164750174 cumulative IPC: 0.607 (Simulation time: 00 hr 16 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 164750174 cumulative IPC: 0.607 (Simulation time: 00 hr 16 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.607 instructions: 100000002 cycles: 164750174
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.068 Average ROB Occupancy at Mispredict: 1.008e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00735
BRANCH_INDIRECT: 0.04805
BRANCH_CONDITIONAL: 0.0126
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1069159
LQ_STALL: 360884
SQ_STALL: 131669


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 299.0138
REPLAY_LOAD: 159.07462
NON_REPLAY_LOAD: 36.763866

== Total ==
ADDR_TRANS: 216785
REPLAY_LOAD: 196139
NON_REPLAY_LOAD: 656235

== Counts ==
ADDR_TRANS: 725
REPLAY_LOAD: 1233
NON_REPLAY_LOAD: 17850

cpu0->cpu0_STLB TOTAL        ACCESS:    1590222 HIT:    1560532 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1590222 HIT:    1560532 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 397.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5812228 HIT:    4883213 MISS:     929015 MSHR_MERGE:     305339
cpu0->cpu0_L2C LOAD         ACCESS:    4464551 HIT:    4247348 MISS:     217203 MSHR_MERGE:      40170
cpu0->cpu0_L2C RFO          ACCESS:     260085 HIT:      81280 MISS:     178805 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     647557 HIT:     176368 MISS:     471189 MSHR_MERGE:     265167
cpu0->cpu0_L2C WRITE        ACCESS:     374885 HIT:     373508 MISS:       1377 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65150 HIT:       4709 MISS:      60441 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     481647 ISSUED:     481647 USEFUL:      98439 USELESS:      49573
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13015280 HIT:    8239669 MISS:    4775611 MSHR_MERGE:     864106
cpu0->cpu0_L1I LOAD         ACCESS:   13015280 HIT:    8239669 MISS:    4775611 MSHR_MERGE:     864106
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25563983 HIT:   22752616 MISS:    2811367 MSHR_MERGE:    1767001
cpu0->cpu0_L1D LOAD         ACCESS:   14196433 HIT:   13289952 MISS:     906481 MSHR_MERGE:     353433
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2695086 HIT:    2185051 MISS:     510035 MSHR_MERGE:     343955
cpu0->cpu0_L1D WRITE        ACCESS:    8600877 HIT:    7271737 MISS:    1329140 MSHR_MERGE:    1069052
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71587 HIT:       5876 MISS:      65711 MSHR_MERGE:        561
cpu0->cpu0_L1D PREFETCH REQUESTED:    2847135 ISSUED:    2695086 USEFUL:      88573 USELESS:      28091
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 58.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10550250 HIT:    9691814 MISS:     858436 MSHR_MERGE:     335531
cpu0->cpu0_ITLB LOAD         ACCESS:   10550250 HIT:    9691814 MISS:     858436 MSHR_MERGE:     335531
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.543 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22031536 HIT:   20625969 MISS:    1405567 MSHR_MERGE:     338250
cpu0->cpu0_DTLB LOAD         ACCESS:   22031536 HIT:   20625969 MISS:    1405567 MSHR_MERGE:     338250
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.76 cycles
cpu0->LLC TOTAL        ACCESS:     846674 HIT:     411233 MISS:     435441 MSHR_MERGE:      13906
cpu0->LLC LOAD         ACCESS:     177033 HIT:      64280 MISS:     112753 MSHR_MERGE:        591
cpu0->LLC RFO          ACCESS:     178803 HIT:      85770 MISS:      93033 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     206021 HIT:      25627 MISS:     180394 MSHR_MERGE:      13315
cpu0->LLC WRITE        ACCESS:     224376 HIT:     223428 MISS:        948 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      60441 HIT:      12128 MISS:      48313 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14084
  ROW_BUFFER_MISS:     406498
  AVG DBUS CONGESTED CYCLE: 4.938
Channel 0 WQ ROW_BUFFER_HIT:      18964
  ROW_BUFFER_MISS:     100290
  FULL:          0
Channel 0 REFRESHES ISSUED:      13729

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       937490       148515        21779        23728
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          179          818         8837
  STLB miss resolved @ L2C                0           37          377         1674         5296
  STLB miss resolved @ LLC                0           78          661         4663         9016
  STLB miss resolved @ MEM                0           30         2459         9512        36979

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155232        32317       556994         4027         1531
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            5           40          102          246
  STLB miss resolved @ L2C                1            2           59          169          163
  STLB miss resolved @ LLC                2            2           78          400          237
  STLB miss resolved @ MEM                8            6          191          613         1510
[2025-09-17 17:46:01] END   suite=cs trace=streaming_phase2_core0 (rc=0)
