
HAUT_CTLOCK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022b4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000004c  20000000  000022b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001ac  2000004c  00002300  0002004c  2**2
                  ALLOC
  3 .stack        00002000  200001f8  000024ac  0002004c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003a8cc  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000050e3  00000000  00000000  0005a999  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005b17  00000000  00000000  0005fa7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000700  00000000  00000000  00065593  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000740  00000000  00000000  00065c93  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00015fda  00000000  00000000  000663d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001039e  00000000  00000000  0007c3ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00060279  00000000  00000000  0008c74b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000ff0  00000000  00000000  000ec9c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
       0:	f8 21 00 20 91 16 00 00 8d 16 00 00 8d 16 00 00     .!. ............
	...

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
      2c:	8d 16 00 00 00 00 00 00 00 00 00 00 8d 16 00 00     ................
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
      3c:	8d 16 00 00 8d 16 00 00 8d 16 00 00 c5 06 00 00     ................
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
      4c:	15 02 00 00 ad 0f 00 00 8d 16 00 00 8d 16 00 00     ................
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
      5c:	01 0f 00 00 11 0f 00 00 21 0f 00 00 31 0f 00 00     ........!...1...
				rtc_count_set_compare(module, config->compare_values[i],
      6c:	41 0f 00 00 51 0f 00 00 45 06 00 00 55 06 00 00     A...Q...E...U...
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
      7c:	65 06 00 00 75 06 00 00 85 06 00 00 95 06 00 00     e...u...........
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
      8c:	a5 06 00 00 b5 06 00 00 8d 16 00 00 8d 16 00 00     ................
				while (rtc_count_is_syncing(module)) {
      9c:	8d 16 00 00 8d 16 00 00                             ........

000000a4 <__do_global_dtors_aux>:
				rtc_count_set_compare(module, config->compare_values[i],
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
				while (rtc_count_is_syncing(module)) {
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
				rtc_count_set_compare(module, config->compare_values[i],
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	2000004c 	.word	0x2000004c
      c4:	00000000 	.word	0x00000000
      c8:	000022b4 	.word	0x000022b4

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000050 	.word	0x20000050
      f8:	000022b4 	.word	0x000022b4
      fc:	000022b4 	.word	0x000022b4
     100:	00000000 	.word	0x00000000

00000104 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     104:	4a04      	ldr	r2, [pc, #16]	; (118 <_extint_enable+0x14>)
     106:	7813      	ldrb	r3, [r2, #0]
     108:	2102      	movs	r1, #2
     10a:	430b      	orrs	r3, r1
     10c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     10e:	7853      	ldrb	r3, [r2, #1]
     110:	b25b      	sxtb	r3, r3
     112:	2b00      	cmp	r3, #0
     114:	dbfb      	blt.n	10e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     116:	4770      	bx	lr
     118:	40001800 	.word	0x40001800

0000011c <_system_extint_init>:
{
     11c:	b500      	push	{lr}
     11e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     120:	4a12      	ldr	r2, [pc, #72]	; (16c <_system_extint_init+0x50>)
     122:	6993      	ldr	r3, [r2, #24]
     124:	2140      	movs	r1, #64	; 0x40
     126:	430b      	orrs	r3, r1
     128:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     12a:	a901      	add	r1, sp, #4
     12c:	2300      	movs	r3, #0
     12e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     130:	2003      	movs	r0, #3
     132:	4b0f      	ldr	r3, [pc, #60]	; (170 <_system_extint_init+0x54>)
     134:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     136:	2003      	movs	r0, #3
     138:	4b0e      	ldr	r3, [pc, #56]	; (174 <_system_extint_init+0x58>)
     13a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     13c:	4a0e      	ldr	r2, [pc, #56]	; (178 <_system_extint_init+0x5c>)
     13e:	7813      	ldrb	r3, [r2, #0]
     140:	2101      	movs	r1, #1
     142:	430b      	orrs	r3, r1
     144:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     146:	7853      	ldrb	r3, [r2, #1]
     148:	b25b      	sxtb	r3, r3
     14a:	2b00      	cmp	r3, #0
     14c:	dbfb      	blt.n	146 <_system_extint_init+0x2a>
     14e:	4b0b      	ldr	r3, [pc, #44]	; (17c <_system_extint_init+0x60>)
     150:	0019      	movs	r1, r3
     152:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     154:	2200      	movs	r2, #0
     156:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     158:	4299      	cmp	r1, r3
     15a:	d1fc      	bne.n	156 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     15c:	2210      	movs	r2, #16
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <_system_extint_init+0x64>)
     160:	601a      	str	r2, [r3, #0]
	_extint_enable();
     162:	4b08      	ldr	r3, [pc, #32]	; (184 <_system_extint_init+0x68>)
     164:	4798      	blx	r3
}
     166:	b003      	add	sp, #12
     168:	bd00      	pop	{pc}
     16a:	46c0      	nop			; (mov r8, r8)
     16c:	40000400 	.word	0x40000400
     170:	00001535 	.word	0x00001535
     174:	000014a9 	.word	0x000014a9
     178:	40001800 	.word	0x40001800
     17c:	200000a4 	.word	0x200000a4
     180:	e000e100 	.word	0xe000e100
     184:	00000105 	.word	0x00000105

00000188 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     188:	2300      	movs	r3, #0
     18a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     18c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     18e:	2201      	movs	r2, #1
     190:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     192:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     194:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     196:	3302      	adds	r3, #2
     198:	72c3      	strb	r3, [r0, #11]
}
     19a:	4770      	bx	lr

0000019c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     19c:	b5f0      	push	{r4, r5, r6, r7, lr}
     19e:	b083      	sub	sp, #12
     1a0:	0005      	movs	r5, r0
     1a2:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1a4:	a901      	add	r1, sp, #4
     1a6:	2300      	movs	r3, #0
     1a8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1aa:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     1ac:	7923      	ldrb	r3, [r4, #4]
     1ae:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     1b0:	7a23      	ldrb	r3, [r4, #8]
     1b2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     1b4:	7820      	ldrb	r0, [r4, #0]
     1b6:	4b15      	ldr	r3, [pc, #84]	; (20c <extint_chan_set_config+0x70>)
     1b8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     1ba:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     1bc:	2d1f      	cmp	r5, #31
     1be:	d800      	bhi.n	1c2 <extint_chan_set_config+0x26>
		return eics[eic_index];
     1c0:	4813      	ldr	r0, [pc, #76]	; (210 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     1c2:	2207      	movs	r2, #7
     1c4:	402a      	ands	r2, r5
     1c6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     1c8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     1ca:	7aa3      	ldrb	r3, [r4, #10]
     1cc:	2b00      	cmp	r3, #0
     1ce:	d001      	beq.n	1d4 <extint_chan_set_config+0x38>
     1d0:	2308      	movs	r3, #8
     1d2:	431f      	orrs	r7, r3
     1d4:	08eb      	lsrs	r3, r5, #3
     1d6:	009b      	lsls	r3, r3, #2
     1d8:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     1da:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     1dc:	260f      	movs	r6, #15
     1de:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     1e0:	43b1      	bics	r1, r6
			(new_config << config_pos);
     1e2:	4097      	lsls	r7, r2
     1e4:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     1e6:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     1e8:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     1ea:	7a63      	ldrb	r3, [r4, #9]
     1ec:	2b00      	cmp	r3, #0
     1ee:	d106      	bne.n	1fe <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     1f0:	6943      	ldr	r3, [r0, #20]
     1f2:	2201      	movs	r2, #1
     1f4:	40aa      	lsls	r2, r5
     1f6:	4393      	bics	r3, r2
     1f8:	6143      	str	r3, [r0, #20]
	}
}
     1fa:	b003      	add	sp, #12
     1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     1fe:	6942      	ldr	r2, [r0, #20]
     200:	2301      	movs	r3, #1
     202:	40ab      	lsls	r3, r5
     204:	4313      	orrs	r3, r2
     206:	6143      	str	r3, [r0, #20]
     208:	e7f7      	b.n	1fa <extint_chan_set_config+0x5e>
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	0000162d 	.word	0x0000162d
     210:	40001800 	.word	0x40001800

00000214 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     214:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
     216:	4b14      	ldr	r3, [pc, #80]	; (268 <RTC_Handler+0x54>)
     218:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
     21a:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
     21c:	8ad1      	ldrh	r1, [r2, #22]
	callback_mask &= module->registered_callback;
     21e:	8a93      	ldrh	r3, [r2, #20]
     220:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     222:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     224:	79e3      	ldrb	r3, [r4, #7]
     226:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     228:	b258      	sxtb	r0, r3
     22a:	2800      	cmp	r0, #0
     22c:	db06      	blt.n	23c <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     22e:	07d8      	lsls	r0, r3, #31
     230:	d50f      	bpl.n	252 <RTC_Handler+0x3e>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     232:	07cb      	lsls	r3, r1, #31
     234:	d40a      	bmi.n	24c <RTC_Handler+0x38>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     236:	2301      	movs	r3, #1
     238:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
     23a:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     23c:	074b      	lsls	r3, r1, #29
     23e:	d402      	bmi.n	246 <RTC_Handler+0x32>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     240:	2380      	movs	r3, #128	; 0x80
     242:	7223      	strb	r3, [r4, #8]
     244:	e7f9      	b.n	23a <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     246:	6913      	ldr	r3, [r2, #16]
     248:	4798      	blx	r3
     24a:	e7f9      	b.n	240 <RTC_Handler+0x2c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     24c:	6893      	ldr	r3, [r2, #8]
     24e:	4798      	blx	r3
     250:	e7f1      	b.n	236 <RTC_Handler+0x22>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     252:	079b      	lsls	r3, r3, #30
     254:	d5f1      	bpl.n	23a <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     256:	078b      	lsls	r3, r1, #30
     258:	d402      	bmi.n	260 <RTC_Handler+0x4c>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     25a:	2302      	movs	r3, #2
     25c:	7223      	strb	r3, [r4, #8]
}
     25e:	e7ec      	b.n	23a <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     260:	68d3      	ldr	r3, [r2, #12]
     262:	4798      	blx	r3
     264:	e7f9      	b.n	25a <RTC_Handler+0x46>
     266:	46c0      	nop			; (mov r8, r8)
     268:	200000e4 	.word	0x200000e4

0000026c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     26c:	b5f0      	push	{r4, r5, r6, r7, lr}
     26e:	46de      	mov	lr, fp
     270:	4657      	mov	r7, sl
     272:	464e      	mov	r6, r9
     274:	4645      	mov	r5, r8
     276:	b5e0      	push	{r5, r6, r7, lr}
     278:	b087      	sub	sp, #28
     27a:	4680      	mov	r8, r0
     27c:	9104      	str	r1, [sp, #16]
     27e:	0016      	movs	r6, r2
     280:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     282:	2200      	movs	r2, #0
     284:	2300      	movs	r3, #0
     286:	2100      	movs	r1, #0
     288:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     28a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     28c:	2001      	movs	r0, #1
     28e:	0021      	movs	r1, r4
     290:	9600      	str	r6, [sp, #0]
     292:	9701      	str	r7, [sp, #4]
     294:	465c      	mov	r4, fp
     296:	9403      	str	r4, [sp, #12]
     298:	4644      	mov	r4, r8
     29a:	9405      	str	r4, [sp, #20]
     29c:	e013      	b.n	2c6 <long_division+0x5a>
     29e:	2420      	movs	r4, #32
     2a0:	1a64      	subs	r4, r4, r1
     2a2:	0005      	movs	r5, r0
     2a4:	40e5      	lsrs	r5, r4
     2a6:	46a8      	mov	r8, r5
     2a8:	e014      	b.n	2d4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     2aa:	9c00      	ldr	r4, [sp, #0]
     2ac:	9d01      	ldr	r5, [sp, #4]
     2ae:	1b12      	subs	r2, r2, r4
     2b0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     2b2:	465c      	mov	r4, fp
     2b4:	464d      	mov	r5, r9
     2b6:	432c      	orrs	r4, r5
     2b8:	46a3      	mov	fp, r4
     2ba:	9c03      	ldr	r4, [sp, #12]
     2bc:	4645      	mov	r5, r8
     2be:	432c      	orrs	r4, r5
     2c0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     2c2:	3901      	subs	r1, #1
     2c4:	d325      	bcc.n	312 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     2c6:	2420      	movs	r4, #32
     2c8:	4264      	negs	r4, r4
     2ca:	190c      	adds	r4, r1, r4
     2cc:	d4e7      	bmi.n	29e <long_division+0x32>
     2ce:	0005      	movs	r5, r0
     2d0:	40a5      	lsls	r5, r4
     2d2:	46a8      	mov	r8, r5
     2d4:	0004      	movs	r4, r0
     2d6:	408c      	lsls	r4, r1
     2d8:	46a1      	mov	r9, r4
		r = r << 1;
     2da:	1892      	adds	r2, r2, r2
     2dc:	415b      	adcs	r3, r3
     2de:	0014      	movs	r4, r2
     2e0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     2e2:	9e05      	ldr	r6, [sp, #20]
     2e4:	464f      	mov	r7, r9
     2e6:	403e      	ands	r6, r7
     2e8:	46b4      	mov	ip, r6
     2ea:	9e04      	ldr	r6, [sp, #16]
     2ec:	4647      	mov	r7, r8
     2ee:	403e      	ands	r6, r7
     2f0:	46b2      	mov	sl, r6
     2f2:	4666      	mov	r6, ip
     2f4:	4657      	mov	r7, sl
     2f6:	433e      	orrs	r6, r7
     2f8:	d003      	beq.n	302 <long_division+0x96>
			r |= 0x01;
     2fa:	0006      	movs	r6, r0
     2fc:	4326      	orrs	r6, r4
     2fe:	0032      	movs	r2, r6
     300:	002b      	movs	r3, r5
		if (r >= d) {
     302:	9c00      	ldr	r4, [sp, #0]
     304:	9d01      	ldr	r5, [sp, #4]
     306:	429d      	cmp	r5, r3
     308:	d8db      	bhi.n	2c2 <long_division+0x56>
     30a:	d1ce      	bne.n	2aa <long_division+0x3e>
     30c:	4294      	cmp	r4, r2
     30e:	d8d8      	bhi.n	2c2 <long_division+0x56>
     310:	e7cb      	b.n	2aa <long_division+0x3e>
     312:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     314:	4658      	mov	r0, fp
     316:	0019      	movs	r1, r3
     318:	b007      	add	sp, #28
     31a:	bc3c      	pop	{r2, r3, r4, r5}
     31c:	4690      	mov	r8, r2
     31e:	4699      	mov	r9, r3
     320:	46a2      	mov	sl, r4
     322:	46ab      	mov	fp, r5
     324:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000326 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     326:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     328:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     32a:	2340      	movs	r3, #64	; 0x40
     32c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     32e:	4281      	cmp	r1, r0
     330:	d202      	bcs.n	338 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     332:	0018      	movs	r0, r3
     334:	bd10      	pop	{r4, pc}
		baud_calculated++;
     336:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     338:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     33a:	1c63      	adds	r3, r4, #1
     33c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     33e:	4288      	cmp	r0, r1
     340:	d9f9      	bls.n	336 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     342:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     344:	2cff      	cmp	r4, #255	; 0xff
     346:	d8f4      	bhi.n	332 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     348:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     34a:	2300      	movs	r3, #0
     34c:	e7f1      	b.n	332 <_sercom_get_sync_baud_val+0xc>
	...

00000350 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     350:	b5f0      	push	{r4, r5, r6, r7, lr}
     352:	b083      	sub	sp, #12
     354:	000f      	movs	r7, r1
     356:	0016      	movs	r6, r2
     358:	aa08      	add	r2, sp, #32
     35a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     35c:	0004      	movs	r4, r0
     35e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     360:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     362:	42bc      	cmp	r4, r7
     364:	d902      	bls.n	36c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     366:	0010      	movs	r0, r2
     368:	b003      	add	sp, #12
     36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     36c:	2b00      	cmp	r3, #0
     36e:	d114      	bne.n	39a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     370:	0002      	movs	r2, r0
     372:	0008      	movs	r0, r1
     374:	2100      	movs	r1, #0
     376:	4c19      	ldr	r4, [pc, #100]	; (3dc <_sercom_get_async_baud_val+0x8c>)
     378:	47a0      	blx	r4
     37a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     37c:	003a      	movs	r2, r7
     37e:	2300      	movs	r3, #0
     380:	2000      	movs	r0, #0
     382:	4c17      	ldr	r4, [pc, #92]	; (3e0 <_sercom_get_async_baud_val+0x90>)
     384:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     386:	2200      	movs	r2, #0
     388:	2301      	movs	r3, #1
     38a:	1a12      	subs	r2, r2, r0
     38c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     38e:	0c12      	lsrs	r2, r2, #16
     390:	041b      	lsls	r3, r3, #16
     392:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     394:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     396:	2200      	movs	r2, #0
     398:	e7e5      	b.n	366 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     39a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     39c:	2b01      	cmp	r3, #1
     39e:	d1f9      	bne.n	394 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     3a0:	000a      	movs	r2, r1
     3a2:	2300      	movs	r3, #0
     3a4:	2100      	movs	r1, #0
     3a6:	4c0d      	ldr	r4, [pc, #52]	; (3dc <_sercom_get_async_baud_val+0x8c>)
     3a8:	47a0      	blx	r4
     3aa:	0002      	movs	r2, r0
     3ac:	000b      	movs	r3, r1
     3ae:	9200      	str	r2, [sp, #0]
     3b0:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     3b2:	0038      	movs	r0, r7
     3b4:	2100      	movs	r1, #0
     3b6:	4c0a      	ldr	r4, [pc, #40]	; (3e0 <_sercom_get_async_baud_val+0x90>)
     3b8:	47a0      	blx	r4
     3ba:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     3bc:	2380      	movs	r3, #128	; 0x80
     3be:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3c0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     3c2:	4298      	cmp	r0, r3
     3c4:	d8cf      	bhi.n	366 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     3c6:	0f79      	lsrs	r1, r7, #29
     3c8:	00f8      	lsls	r0, r7, #3
     3ca:	9a00      	ldr	r2, [sp, #0]
     3cc:	9b01      	ldr	r3, [sp, #4]
     3ce:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     3d0:	00ea      	lsls	r2, r5, #3
     3d2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     3d4:	b2d2      	uxtb	r2, r2
     3d6:	0352      	lsls	r2, r2, #13
     3d8:	432a      	orrs	r2, r5
     3da:	e7db      	b.n	394 <_sercom_get_async_baud_val+0x44>
     3dc:	00002099 	.word	0x00002099
     3e0:	0000026d 	.word	0x0000026d

000003e4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3e4:	b510      	push	{r4, lr}
     3e6:	b082      	sub	sp, #8
     3e8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     3ea:	4b0e      	ldr	r3, [pc, #56]	; (424 <sercom_set_gclk_generator+0x40>)
     3ec:	781b      	ldrb	r3, [r3, #0]
     3ee:	2b00      	cmp	r3, #0
     3f0:	d007      	beq.n	402 <sercom_set_gclk_generator+0x1e>
     3f2:	2900      	cmp	r1, #0
     3f4:	d105      	bne.n	402 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     3f6:	4b0b      	ldr	r3, [pc, #44]	; (424 <sercom_set_gclk_generator+0x40>)
     3f8:	785b      	ldrb	r3, [r3, #1]
     3fa:	4283      	cmp	r3, r0
     3fc:	d010      	beq.n	420 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3fe:	201d      	movs	r0, #29
     400:	e00c      	b.n	41c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     402:	a901      	add	r1, sp, #4
     404:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     406:	200c      	movs	r0, #12
     408:	4b07      	ldr	r3, [pc, #28]	; (428 <sercom_set_gclk_generator+0x44>)
     40a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     40c:	200c      	movs	r0, #12
     40e:	4b07      	ldr	r3, [pc, #28]	; (42c <sercom_set_gclk_generator+0x48>)
     410:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     412:	4b04      	ldr	r3, [pc, #16]	; (424 <sercom_set_gclk_generator+0x40>)
     414:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     416:	2201      	movs	r2, #1
     418:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     41a:	2000      	movs	r0, #0
}
     41c:	b002      	add	sp, #8
     41e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     420:	2000      	movs	r0, #0
     422:	e7fb      	b.n	41c <sercom_set_gclk_generator+0x38>
     424:	20000068 	.word	0x20000068
     428:	00001535 	.word	0x00001535
     42c:	000014a9 	.word	0x000014a9

00000430 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     430:	4b40      	ldr	r3, [pc, #256]	; (534 <_sercom_get_default_pad+0x104>)
     432:	4298      	cmp	r0, r3
     434:	d031      	beq.n	49a <_sercom_get_default_pad+0x6a>
     436:	d90a      	bls.n	44e <_sercom_get_default_pad+0x1e>
     438:	4b3f      	ldr	r3, [pc, #252]	; (538 <_sercom_get_default_pad+0x108>)
     43a:	4298      	cmp	r0, r3
     43c:	d04d      	beq.n	4da <_sercom_get_default_pad+0xaa>
     43e:	4b3f      	ldr	r3, [pc, #252]	; (53c <_sercom_get_default_pad+0x10c>)
     440:	4298      	cmp	r0, r3
     442:	d05a      	beq.n	4fa <_sercom_get_default_pad+0xca>
     444:	4b3e      	ldr	r3, [pc, #248]	; (540 <_sercom_get_default_pad+0x110>)
     446:	4298      	cmp	r0, r3
     448:	d037      	beq.n	4ba <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     44a:	2000      	movs	r0, #0
}
     44c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     44e:	4b3d      	ldr	r3, [pc, #244]	; (544 <_sercom_get_default_pad+0x114>)
     450:	4298      	cmp	r0, r3
     452:	d00c      	beq.n	46e <_sercom_get_default_pad+0x3e>
     454:	4b3c      	ldr	r3, [pc, #240]	; (548 <_sercom_get_default_pad+0x118>)
     456:	4298      	cmp	r0, r3
     458:	d1f7      	bne.n	44a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     45a:	2901      	cmp	r1, #1
     45c:	d017      	beq.n	48e <_sercom_get_default_pad+0x5e>
     45e:	2900      	cmp	r1, #0
     460:	d05d      	beq.n	51e <_sercom_get_default_pad+0xee>
     462:	2902      	cmp	r1, #2
     464:	d015      	beq.n	492 <_sercom_get_default_pad+0x62>
     466:	2903      	cmp	r1, #3
     468:	d015      	beq.n	496 <_sercom_get_default_pad+0x66>
	return 0;
     46a:	2000      	movs	r0, #0
     46c:	e7ee      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     46e:	2901      	cmp	r1, #1
     470:	d007      	beq.n	482 <_sercom_get_default_pad+0x52>
     472:	2900      	cmp	r1, #0
     474:	d051      	beq.n	51a <_sercom_get_default_pad+0xea>
     476:	2902      	cmp	r1, #2
     478:	d005      	beq.n	486 <_sercom_get_default_pad+0x56>
     47a:	2903      	cmp	r1, #3
     47c:	d005      	beq.n	48a <_sercom_get_default_pad+0x5a>
	return 0;
     47e:	2000      	movs	r0, #0
     480:	e7e4      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     482:	4832      	ldr	r0, [pc, #200]	; (54c <_sercom_get_default_pad+0x11c>)
     484:	e7e2      	b.n	44c <_sercom_get_default_pad+0x1c>
     486:	4832      	ldr	r0, [pc, #200]	; (550 <_sercom_get_default_pad+0x120>)
     488:	e7e0      	b.n	44c <_sercom_get_default_pad+0x1c>
     48a:	4832      	ldr	r0, [pc, #200]	; (554 <_sercom_get_default_pad+0x124>)
     48c:	e7de      	b.n	44c <_sercom_get_default_pad+0x1c>
     48e:	4832      	ldr	r0, [pc, #200]	; (558 <_sercom_get_default_pad+0x128>)
     490:	e7dc      	b.n	44c <_sercom_get_default_pad+0x1c>
     492:	4832      	ldr	r0, [pc, #200]	; (55c <_sercom_get_default_pad+0x12c>)
     494:	e7da      	b.n	44c <_sercom_get_default_pad+0x1c>
     496:	4832      	ldr	r0, [pc, #200]	; (560 <_sercom_get_default_pad+0x130>)
     498:	e7d8      	b.n	44c <_sercom_get_default_pad+0x1c>
     49a:	2901      	cmp	r1, #1
     49c:	d007      	beq.n	4ae <_sercom_get_default_pad+0x7e>
     49e:	2900      	cmp	r1, #0
     4a0:	d03f      	beq.n	522 <_sercom_get_default_pad+0xf2>
     4a2:	2902      	cmp	r1, #2
     4a4:	d005      	beq.n	4b2 <_sercom_get_default_pad+0x82>
     4a6:	2903      	cmp	r1, #3
     4a8:	d005      	beq.n	4b6 <_sercom_get_default_pad+0x86>
	return 0;
     4aa:	2000      	movs	r0, #0
     4ac:	e7ce      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ae:	482d      	ldr	r0, [pc, #180]	; (564 <_sercom_get_default_pad+0x134>)
     4b0:	e7cc      	b.n	44c <_sercom_get_default_pad+0x1c>
     4b2:	482d      	ldr	r0, [pc, #180]	; (568 <_sercom_get_default_pad+0x138>)
     4b4:	e7ca      	b.n	44c <_sercom_get_default_pad+0x1c>
     4b6:	482d      	ldr	r0, [pc, #180]	; (56c <_sercom_get_default_pad+0x13c>)
     4b8:	e7c8      	b.n	44c <_sercom_get_default_pad+0x1c>
     4ba:	2901      	cmp	r1, #1
     4bc:	d007      	beq.n	4ce <_sercom_get_default_pad+0x9e>
     4be:	2900      	cmp	r1, #0
     4c0:	d031      	beq.n	526 <_sercom_get_default_pad+0xf6>
     4c2:	2902      	cmp	r1, #2
     4c4:	d005      	beq.n	4d2 <_sercom_get_default_pad+0xa2>
     4c6:	2903      	cmp	r1, #3
     4c8:	d005      	beq.n	4d6 <_sercom_get_default_pad+0xa6>
	return 0;
     4ca:	2000      	movs	r0, #0
     4cc:	e7be      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ce:	4828      	ldr	r0, [pc, #160]	; (570 <_sercom_get_default_pad+0x140>)
     4d0:	e7bc      	b.n	44c <_sercom_get_default_pad+0x1c>
     4d2:	4828      	ldr	r0, [pc, #160]	; (574 <_sercom_get_default_pad+0x144>)
     4d4:	e7ba      	b.n	44c <_sercom_get_default_pad+0x1c>
     4d6:	4828      	ldr	r0, [pc, #160]	; (578 <_sercom_get_default_pad+0x148>)
     4d8:	e7b8      	b.n	44c <_sercom_get_default_pad+0x1c>
     4da:	2901      	cmp	r1, #1
     4dc:	d007      	beq.n	4ee <_sercom_get_default_pad+0xbe>
     4de:	2900      	cmp	r1, #0
     4e0:	d023      	beq.n	52a <_sercom_get_default_pad+0xfa>
     4e2:	2902      	cmp	r1, #2
     4e4:	d005      	beq.n	4f2 <_sercom_get_default_pad+0xc2>
     4e6:	2903      	cmp	r1, #3
     4e8:	d005      	beq.n	4f6 <_sercom_get_default_pad+0xc6>
	return 0;
     4ea:	2000      	movs	r0, #0
     4ec:	e7ae      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ee:	4823      	ldr	r0, [pc, #140]	; (57c <_sercom_get_default_pad+0x14c>)
     4f0:	e7ac      	b.n	44c <_sercom_get_default_pad+0x1c>
     4f2:	4823      	ldr	r0, [pc, #140]	; (580 <_sercom_get_default_pad+0x150>)
     4f4:	e7aa      	b.n	44c <_sercom_get_default_pad+0x1c>
     4f6:	4823      	ldr	r0, [pc, #140]	; (584 <_sercom_get_default_pad+0x154>)
     4f8:	e7a8      	b.n	44c <_sercom_get_default_pad+0x1c>
     4fa:	2901      	cmp	r1, #1
     4fc:	d007      	beq.n	50e <_sercom_get_default_pad+0xde>
     4fe:	2900      	cmp	r1, #0
     500:	d015      	beq.n	52e <_sercom_get_default_pad+0xfe>
     502:	2902      	cmp	r1, #2
     504:	d005      	beq.n	512 <_sercom_get_default_pad+0xe2>
     506:	2903      	cmp	r1, #3
     508:	d005      	beq.n	516 <_sercom_get_default_pad+0xe6>
	return 0;
     50a:	2000      	movs	r0, #0
     50c:	e79e      	b.n	44c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     50e:	481e      	ldr	r0, [pc, #120]	; (588 <_sercom_get_default_pad+0x158>)
     510:	e79c      	b.n	44c <_sercom_get_default_pad+0x1c>
     512:	481e      	ldr	r0, [pc, #120]	; (58c <_sercom_get_default_pad+0x15c>)
     514:	e79a      	b.n	44c <_sercom_get_default_pad+0x1c>
     516:	481e      	ldr	r0, [pc, #120]	; (590 <_sercom_get_default_pad+0x160>)
     518:	e798      	b.n	44c <_sercom_get_default_pad+0x1c>
     51a:	481e      	ldr	r0, [pc, #120]	; (594 <_sercom_get_default_pad+0x164>)
     51c:	e796      	b.n	44c <_sercom_get_default_pad+0x1c>
     51e:	2003      	movs	r0, #3
     520:	e794      	b.n	44c <_sercom_get_default_pad+0x1c>
     522:	481d      	ldr	r0, [pc, #116]	; (598 <_sercom_get_default_pad+0x168>)
     524:	e792      	b.n	44c <_sercom_get_default_pad+0x1c>
     526:	481d      	ldr	r0, [pc, #116]	; (59c <_sercom_get_default_pad+0x16c>)
     528:	e790      	b.n	44c <_sercom_get_default_pad+0x1c>
     52a:	481d      	ldr	r0, [pc, #116]	; (5a0 <_sercom_get_default_pad+0x170>)
     52c:	e78e      	b.n	44c <_sercom_get_default_pad+0x1c>
     52e:	481d      	ldr	r0, [pc, #116]	; (5a4 <_sercom_get_default_pad+0x174>)
     530:	e78c      	b.n	44c <_sercom_get_default_pad+0x1c>
     532:	46c0      	nop			; (mov r8, r8)
     534:	42001000 	.word	0x42001000
     538:	42001800 	.word	0x42001800
     53c:	42001c00 	.word	0x42001c00
     540:	42001400 	.word	0x42001400
     544:	42000800 	.word	0x42000800
     548:	42000c00 	.word	0x42000c00
     54c:	00050003 	.word	0x00050003
     550:	00060003 	.word	0x00060003
     554:	00070003 	.word	0x00070003
     558:	00010003 	.word	0x00010003
     55c:	001e0003 	.word	0x001e0003
     560:	001f0003 	.word	0x001f0003
     564:	00090003 	.word	0x00090003
     568:	000a0003 	.word	0x000a0003
     56c:	000b0003 	.word	0x000b0003
     570:	00110003 	.word	0x00110003
     574:	00120003 	.word	0x00120003
     578:	00130003 	.word	0x00130003
     57c:	000d0003 	.word	0x000d0003
     580:	000e0003 	.word	0x000e0003
     584:	000f0003 	.word	0x000f0003
     588:	00170003 	.word	0x00170003
     58c:	00180003 	.word	0x00180003
     590:	00190003 	.word	0x00190003
     594:	00040003 	.word	0x00040003
     598:	00080003 	.word	0x00080003
     59c:	00100003 	.word	0x00100003
     5a0:	000c0003 	.word	0x000c0003
     5a4:	00160003 	.word	0x00160003

000005a8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     5a8:	b530      	push	{r4, r5, lr}
     5aa:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     5ac:	4b0b      	ldr	r3, [pc, #44]	; (5dc <_sercom_get_sercom_inst_index+0x34>)
     5ae:	466a      	mov	r2, sp
     5b0:	cb32      	ldmia	r3!, {r1, r4, r5}
     5b2:	c232      	stmia	r2!, {r1, r4, r5}
     5b4:	cb32      	ldmia	r3!, {r1, r4, r5}
     5b6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     5b8:	9b00      	ldr	r3, [sp, #0]
     5ba:	4283      	cmp	r3, r0
     5bc:	d00b      	beq.n	5d6 <_sercom_get_sercom_inst_index+0x2e>
     5be:	2301      	movs	r3, #1
     5c0:	009a      	lsls	r2, r3, #2
     5c2:	4669      	mov	r1, sp
     5c4:	5852      	ldr	r2, [r2, r1]
     5c6:	4282      	cmp	r2, r0
     5c8:	d006      	beq.n	5d8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5ca:	3301      	adds	r3, #1
     5cc:	2b06      	cmp	r3, #6
     5ce:	d1f7      	bne.n	5c0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     5d0:	2000      	movs	r0, #0
}
     5d2:	b007      	add	sp, #28
     5d4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5d6:	2300      	movs	r3, #0
			return i;
     5d8:	b2d8      	uxtb	r0, r3
     5da:	e7fa      	b.n	5d2 <_sercom_get_sercom_inst_index+0x2a>
     5dc:	00002148 	.word	0x00002148

000005e0 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     5e0:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     5e2:	0080      	lsls	r0, r0, #2
     5e4:	4b16      	ldr	r3, [pc, #88]	; (640 <_tc_interrupt_handler+0x60>)
     5e6:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     5e8:	6823      	ldr	r3, [r4, #0]
     5ea:	7b9d      	ldrb	r5, [r3, #14]
     5ec:	7e22      	ldrb	r2, [r4, #24]
     5ee:	7e63      	ldrb	r3, [r4, #25]
     5f0:	4013      	ands	r3, r2
     5f2:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     5f4:	07eb      	lsls	r3, r5, #31
     5f6:	d406      	bmi.n	606 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     5f8:	07ab      	lsls	r3, r5, #30
     5fa:	d40b      	bmi.n	614 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     5fc:	06eb      	lsls	r3, r5, #27
     5fe:	d410      	bmi.n	622 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     600:	06ab      	lsls	r3, r5, #26
     602:	d415      	bmi.n	630 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
     604:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     606:	0020      	movs	r0, r4
     608:	68a3      	ldr	r3, [r4, #8]
     60a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     60c:	2301      	movs	r3, #1
     60e:	6822      	ldr	r2, [r4, #0]
     610:	7393      	strb	r3, [r2, #14]
     612:	e7f1      	b.n	5f8 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
     614:	0020      	movs	r0, r4
     616:	68e3      	ldr	r3, [r4, #12]
     618:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     61a:	2302      	movs	r3, #2
     61c:	6822      	ldr	r2, [r4, #0]
     61e:	7393      	strb	r3, [r2, #14]
     620:	e7ec      	b.n	5fc <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     622:	0020      	movs	r0, r4
     624:	6923      	ldr	r3, [r4, #16]
     626:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     628:	2310      	movs	r3, #16
     62a:	6822      	ldr	r2, [r4, #0]
     62c:	7393      	strb	r3, [r2, #14]
     62e:	e7e7      	b.n	600 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     630:	0020      	movs	r0, r4
     632:	6963      	ldr	r3, [r4, #20]
     634:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     636:	6823      	ldr	r3, [r4, #0]
     638:	2220      	movs	r2, #32
     63a:	739a      	strb	r2, [r3, #14]
}
     63c:	e7e2      	b.n	604 <_tc_interrupt_handler+0x24>
     63e:	46c0      	nop			; (mov r8, r8)
     640:	200000e8 	.word	0x200000e8

00000644 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     644:	b510      	push	{r4, lr}
     646:	2000      	movs	r0, #0
     648:	4b01      	ldr	r3, [pc, #4]	; (650 <TC0_Handler+0xc>)
     64a:	4798      	blx	r3
     64c:	bd10      	pop	{r4, pc}
     64e:	46c0      	nop			; (mov r8, r8)
     650:	000005e1 	.word	0x000005e1

00000654 <TC1_Handler>:
     654:	b510      	push	{r4, lr}
     656:	2001      	movs	r0, #1
     658:	4b01      	ldr	r3, [pc, #4]	; (660 <TC1_Handler+0xc>)
     65a:	4798      	blx	r3
     65c:	bd10      	pop	{r4, pc}
     65e:	46c0      	nop			; (mov r8, r8)
     660:	000005e1 	.word	0x000005e1

00000664 <TC2_Handler>:
     664:	b510      	push	{r4, lr}
     666:	2002      	movs	r0, #2
     668:	4b01      	ldr	r3, [pc, #4]	; (670 <TC2_Handler+0xc>)
     66a:	4798      	blx	r3
     66c:	bd10      	pop	{r4, pc}
     66e:	46c0      	nop			; (mov r8, r8)
     670:	000005e1 	.word	0x000005e1

00000674 <TC3_Handler>:
     674:	b510      	push	{r4, lr}
     676:	2003      	movs	r0, #3
     678:	4b01      	ldr	r3, [pc, #4]	; (680 <TC3_Handler+0xc>)
     67a:	4798      	blx	r3
     67c:	bd10      	pop	{r4, pc}
     67e:	46c0      	nop			; (mov r8, r8)
     680:	000005e1 	.word	0x000005e1

00000684 <TC4_Handler>:
     684:	b510      	push	{r4, lr}
     686:	2004      	movs	r0, #4
     688:	4b01      	ldr	r3, [pc, #4]	; (690 <TC4_Handler+0xc>)
     68a:	4798      	blx	r3
     68c:	bd10      	pop	{r4, pc}
     68e:	46c0      	nop			; (mov r8, r8)
     690:	000005e1 	.word	0x000005e1

00000694 <TC5_Handler>:
     694:	b510      	push	{r4, lr}
     696:	2005      	movs	r0, #5
     698:	4b01      	ldr	r3, [pc, #4]	; (6a0 <TC5_Handler+0xc>)
     69a:	4798      	blx	r3
     69c:	bd10      	pop	{r4, pc}
     69e:	46c0      	nop			; (mov r8, r8)
     6a0:	000005e1 	.word	0x000005e1

000006a4 <TC6_Handler>:
     6a4:	b510      	push	{r4, lr}
     6a6:	2006      	movs	r0, #6
     6a8:	4b01      	ldr	r3, [pc, #4]	; (6b0 <TC6_Handler+0xc>)
     6aa:	4798      	blx	r3
     6ac:	bd10      	pop	{r4, pc}
     6ae:	46c0      	nop			; (mov r8, r8)
     6b0:	000005e1 	.word	0x000005e1

000006b4 <TC7_Handler>:
     6b4:	b510      	push	{r4, lr}
     6b6:	2007      	movs	r0, #7
     6b8:	4b01      	ldr	r3, [pc, #4]	; (6c0 <TC7_Handler+0xc>)
     6ba:	4798      	blx	r3
     6bc:	bd10      	pop	{r4, pc}
     6be:	46c0      	nop			; (mov r8, r8)
     6c0:	000005e1 	.word	0x000005e1

000006c4 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
     6c4:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
     6c6:	2201      	movs	r2, #1
     6c8:	4b03      	ldr	r3, [pc, #12]	; (6d8 <WDT_Handler+0x14>)
     6ca:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
     6cc:	4b03      	ldr	r3, [pc, #12]	; (6dc <WDT_Handler+0x18>)
     6ce:	681b      	ldr	r3, [r3, #0]
     6d0:	2b00      	cmp	r3, #0
     6d2:	d000      	beq.n	6d6 <WDT_Handler+0x12>
		wdt_early_warning_callback();
     6d4:	4798      	blx	r3
	}
}
     6d6:	bd10      	pop	{r4, pc}
     6d8:	40001000 	.word	0x40001000
     6dc:	20000108 	.word	0x20000108

000006e0 <LedInit>:
#include <asf.h>

uint8_t Motor_status = 0;

void LedInit(void)
{
     6e0:	b500      	push	{lr}
     6e2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     6e4:	a901      	add	r1, sp, #4
     6e6:	2301      	movs	r3, #1
     6e8:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
     6ea:	2200      	movs	r2, #0
     6ec:	708a      	strb	r2, [r1, #2]
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
     6ee:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_PIN,&pin_config);
     6f0:	202b      	movs	r0, #43	; 0x2b
     6f2:	4b04      	ldr	r3, [pc, #16]	; (704 <LedInit+0x24>)
     6f4:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     6f6:	2280      	movs	r2, #128	; 0x80
     6f8:	0112      	lsls	r2, r2, #4
     6fa:	4b03      	ldr	r3, [pc, #12]	; (708 <LedInit+0x28>)
     6fc:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(LED_PIN,false);
}
     6fe:	b003      	add	sp, #12
     700:	bd00      	pop	{pc}
     702:	46c0      	nop			; (mov r8, r8)
     704:	0000106d 	.word	0x0000106d
     708:	41004480 	.word	0x41004480

0000070c <Motor_coast>:
	Motor_coast();
}

void Motor_coast(void)
{
	Motor_status = MotorStatus_coast;
     70c:	2200      	movs	r2, #0
     70e:	4b05      	ldr	r3, [pc, #20]	; (724 <Motor_coast+0x18>)
     710:	701a      	strb	r2, [r3, #0]
     712:	4b05      	ldr	r3, [pc, #20]	; (728 <Motor_coast+0x1c>)
     714:	2280      	movs	r2, #128	; 0x80
     716:	01d2      	lsls	r2, r2, #7
     718:	615a      	str	r2, [r3, #20]
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	0212      	lsls	r2, r2, #8
     71e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MOTOR_IN1_PIN,false);
	port_pin_set_output_level(MOTOR_IN2_PIN,false);
}
     720:	4770      	bx	lr
     722:	46c0      	nop			; (mov r8, r8)
     724:	2000006a 	.word	0x2000006a
     728:	41004400 	.word	0x41004400

0000072c <MotorInit>:
{
     72c:	b570      	push	{r4, r5, r6, lr}
     72e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     730:	ac01      	add	r4, sp, #4
     732:	2300      	movs	r3, #0
     734:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     736:	2601      	movs	r6, #1
     738:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     73a:	70a3      	strb	r3, [r4, #2]
	port_pin_set_config(DOORSENSOR_PIN,&pin_config);
     73c:	0021      	movs	r1, r4
     73e:	200c      	movs	r0, #12
     740:	4d0c      	ldr	r5, [pc, #48]	; (774 <MotorInit+0x48>)
     742:	47a8      	blx	r5
	port_pin_set_config(LOCK_PIN,&pin_config);
     744:	0021      	movs	r1, r4
     746:	200f      	movs	r0, #15
     748:	47a8      	blx	r5
	port_pin_set_config(KEY_PIN,&pin_config);
     74a:	0021      	movs	r1, r4
     74c:	200e      	movs	r0, #14
     74e:	47a8      	blx	r5
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
     750:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(MOTOR_nSLEEP_PIN,&pin_config);
     752:	0021      	movs	r1, r4
     754:	200d      	movs	r0, #13
     756:	47a8      	blx	r5
	port_pin_set_config(MOTOR_IN1_PIN,&pin_config);
     758:	0021      	movs	r1, r4
     75a:	200e      	movs	r0, #14
     75c:	47a8      	blx	r5
	port_pin_set_config(MOTOR_IN2_PIN,&pin_config);
     75e:	0021      	movs	r1, r4
     760:	200f      	movs	r0, #15
     762:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     764:	2280      	movs	r2, #128	; 0x80
     766:	0192      	lsls	r2, r2, #6
     768:	4b03      	ldr	r3, [pc, #12]	; (778 <MotorInit+0x4c>)
     76a:	619a      	str	r2, [r3, #24]
	Motor_coast();
     76c:	4b03      	ldr	r3, [pc, #12]	; (77c <MotorInit+0x50>)
     76e:	4798      	blx	r3
}
     770:	b002      	add	sp, #8
     772:	bd70      	pop	{r4, r5, r6, pc}
     774:	0000106d 	.word	0x0000106d
     778:	41004400 	.word	0x41004400
     77c:	0000070d 	.word	0x0000070d

00000780 <Motor_rotate>:
	port_pin_set_output_level(MOTOR_IN2_PIN,false);
}

void Motor_rotate(void)
{
	Motor_status = MotorStatus_rotate;
     780:	2201      	movs	r2, #1
     782:	4b05      	ldr	r3, [pc, #20]	; (798 <Motor_rotate+0x18>)
     784:	701a      	strb	r2, [r3, #0]
		port_base->OUTCLR.reg = pin_mask;
     786:	4b05      	ldr	r3, [pc, #20]	; (79c <Motor_rotate+0x1c>)
     788:	2280      	movs	r2, #128	; 0x80
     78a:	01d2      	lsls	r2, r2, #7
     78c:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     78e:	2280      	movs	r2, #128	; 0x80
     790:	0212      	lsls	r2, r2, #8
     792:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MOTOR_IN1_PIN,false);
	port_pin_set_output_level(MOTOR_IN2_PIN,true);
}
     794:	4770      	bx	lr
     796:	46c0      	nop			; (mov r8, r8)
     798:	2000006a 	.word	0x2000006a
     79c:	41004400 	.word	0x41004400

000007a0 <wifi_power>:
	wifi_reset(mode);
	delay_ms(220);	
}
void wifi_power(bool mode)
{
	if (mode)
     7a0:	2800      	cmp	r0, #0
     7a2:	d104      	bne.n	7ae <wifi_power+0xe>
		port_base->OUTCLR.reg = pin_mask;
     7a4:	2280      	movs	r2, #128	; 0x80
     7a6:	00d2      	lsls	r2, r2, #3
     7a8:	4b03      	ldr	r3, [pc, #12]	; (7b8 <wifi_power+0x18>)
     7aa:	615a      	str	r2, [r3, #20]
		port_pin_set_output_level(WIFI_VDD_PIN, true);
	else
		port_pin_set_output_level(WIFI_VDD_PIN, false);
}
     7ac:	4770      	bx	lr
		port_base->OUTSET.reg = pin_mask;
     7ae:	2280      	movs	r2, #128	; 0x80
     7b0:	00d2      	lsls	r2, r2, #3
     7b2:	4b01      	ldr	r3, [pc, #4]	; (7b8 <wifi_power+0x18>)
     7b4:	619a      	str	r2, [r3, #24]
     7b6:	e7f9      	b.n	7ac <wifi_power+0xc>
     7b8:	41004480 	.word	0x41004480

000007bc <wifi_sleepout>:

void wifi_sleepout(bool mode)
{
	if (mode)
     7bc:	2800      	cmp	r0, #0
     7be:	d104      	bne.n	7ca <wifi_sleepout+0xe>
		port_base->OUTCLR.reg = pin_mask;
     7c0:	2280      	movs	r2, #128	; 0x80
     7c2:	0112      	lsls	r2, r2, #4
     7c4:	4b03      	ldr	r3, [pc, #12]	; (7d4 <wifi_sleepout+0x18>)
     7c6:	615a      	str	r2, [r3, #20]
		port_pin_set_output_level(WIFI_SLEEPOUT_PIN, true);
	else
		port_pin_set_output_level(WIFI_SLEEPOUT_PIN, false);
}
     7c8:	4770      	bx	lr
		port_base->OUTSET.reg = pin_mask;
     7ca:	2280      	movs	r2, #128	; 0x80
     7cc:	0112      	lsls	r2, r2, #4
     7ce:	4b01      	ldr	r3, [pc, #4]	; (7d4 <wifi_sleepout+0x18>)
     7d0:	619a      	str	r2, [r3, #24]
     7d2:	e7f9      	b.n	7c8 <wifi_sleepout+0xc>
     7d4:	41004400 	.word	0x41004400

000007d8 <wifi_reset>:
/**/
void wifi_reset(bool mode)
{
	if(mode)
     7d8:	2800      	cmp	r0, #0
     7da:	d104      	bne.n	7e6 <wifi_reset+0xe>
		port_base->OUTCLR.reg = pin_mask;
     7dc:	2280      	movs	r2, #128	; 0x80
     7de:	00d2      	lsls	r2, r2, #3
     7e0:	4b03      	ldr	r3, [pc, #12]	; (7f0 <wifi_reset+0x18>)
     7e2:	615a      	str	r2, [r3, #20]
		port_pin_set_output_level(WIFI_RST_PIN, true);
	else
		port_pin_set_output_level(WIFI_RST_PIN, false);
}
     7e4:	4770      	bx	lr
		port_base->OUTSET.reg = pin_mask;
     7e6:	2280      	movs	r2, #128	; 0x80
     7e8:	00d2      	lsls	r2, r2, #3
     7ea:	4b01      	ldr	r3, [pc, #4]	; (7f0 <wifi_reset+0x18>)
     7ec:	619a      	str	r2, [r3, #24]
     7ee:	e7f9      	b.n	7e4 <wifi_reset+0xc>
     7f0:	41004400 	.word	0x41004400

000007f4 <WiFi_StartWorking>:
{
     7f4:	b510      	push	{r4, lr}
     7f6:	0004      	movs	r4, r0
	wifi_power(mode);
     7f8:	4b05      	ldr	r3, [pc, #20]	; (810 <WiFi_StartWorking+0x1c>)
     7fa:	4798      	blx	r3
	wifi_sleepout(mode);
     7fc:	0020      	movs	r0, r4
     7fe:	4b05      	ldr	r3, [pc, #20]	; (814 <WiFi_StartWorking+0x20>)
     800:	4798      	blx	r3
	wifi_reset(mode);
     802:	0020      	movs	r0, r4
     804:	4b04      	ldr	r3, [pc, #16]	; (818 <WiFi_StartWorking+0x24>)
     806:	4798      	blx	r3
	delay_ms(220);	
     808:	20dc      	movs	r0, #220	; 0xdc
     80a:	4b04      	ldr	r3, [pc, #16]	; (81c <WiFi_StartWorking+0x28>)
     80c:	4798      	blx	r3
}
     80e:	bd10      	pop	{r4, pc}
     810:	000007a1 	.word	0x000007a1
     814:	000007bd 	.word	0x000007bd
     818:	000007d9 	.word	0x000007d9
     81c:	00001041 	.word	0x00001041

00000820 <configure_wifi_usart>:
{
     820:	b570      	push	{r4, r5, r6, lr}
     822:	b0a4      	sub	sp, #144	; 0x90
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     824:	ab18      	add	r3, sp, #96	; 0x60
     826:	2280      	movs	r2, #128	; 0x80
     828:	05d2      	lsls	r2, r2, #23
     82a:	9218      	str	r2, [sp, #96]	; 0x60
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     82c:	2200      	movs	r2, #0
     82e:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     830:	21ff      	movs	r1, #255	; 0xff
     832:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     834:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     836:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     838:	39fe      	subs	r1, #254	; 0xfe
     83a:	7519      	strb	r1, [r3, #20]
	config->transmitter_enable = true;
     83c:	7559      	strb	r1, [r3, #21]
	config->clock_polarity_inverted = false;
     83e:	759a      	strb	r2, [r3, #22]
	config->use_external_clock = false;
     840:	75da      	strb	r2, [r3, #23]
	config->ext_clock_freq   = 0;
     842:	619a      	str	r2, [r3, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     844:	771a      	strb	r2, [r3, #28]
	config->generator_source = GCLK_GENERATOR_0;
     846:	775a      	strb	r2, [r3, #29]
	wifi_configure_usart.baudrate    = 115200;
     848:	22e1      	movs	r2, #225	; 0xe1
     84a:	0252      	lsls	r2, r2, #9
     84c:	611a      	str	r2, [r3, #16]
	wifi_configure_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
     84e:	2280      	movs	r2, #128	; 0x80
     850:	0352      	lsls	r2, r2, #13
     852:	60da      	str	r2, [r3, #12]
	wifi_configure_usart.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
     854:	4a2f      	ldr	r2, [pc, #188]	; (914 <configure_wifi_usart+0xf4>)
     856:	621a      	str	r2, [r3, #32]
	wifi_configure_usart.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
     858:	4a2f      	ldr	r2, [pc, #188]	; (918 <configure_wifi_usart+0xf8>)
     85a:	625a      	str	r2, [r3, #36]	; 0x24
	wifi_configure_usart.pinmux_pad2 = PINMUX_UNUSED;
     85c:	2201      	movs	r2, #1
     85e:	4252      	negs	r2, r2
     860:	629a      	str	r2, [r3, #40]	; 0x28
	wifi_configure_usart.pinmux_pad3 = PINMUX_UNUSED;
     862:	62da      	str	r2, [r3, #44]	; 0x2c
	while (usart_init(&usart_wifi_instance,SERCOM0, &wifi_configure_usart) != STATUS_OK) {
     864:	4d2d      	ldr	r5, [pc, #180]	; (91c <configure_wifi_usart+0xfc>)
     866:	4c2e      	ldr	r4, [pc, #184]	; (920 <configure_wifi_usart+0x100>)
     868:	aa18      	add	r2, sp, #96	; 0x60
     86a:	492e      	ldr	r1, [pc, #184]	; (924 <configure_wifi_usart+0x104>)
     86c:	0028      	movs	r0, r5
     86e:	47a0      	blx	r4
     870:	2800      	cmp	r0, #0
     872:	d1f9      	bne.n	868 <configure_wifi_usart+0x48>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     874:	4d29      	ldr	r5, [pc, #164]	; (91c <configure_wifi_usart+0xfc>)
     876:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     878:	0020      	movs	r0, r4
     87a:	4b2b      	ldr	r3, [pc, #172]	; (928 <configure_wifi_usart+0x108>)
     87c:	4798      	blx	r3
     87e:	231f      	movs	r3, #31
     880:	4018      	ands	r0, r3
     882:	3b1e      	subs	r3, #30
     884:	4083      	lsls	r3, r0
     886:	4a29      	ldr	r2, [pc, #164]	; (92c <configure_wifi_usart+0x10c>)
     888:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     88a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     88c:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     88e:	b21b      	sxth	r3, r3
     890:	2b00      	cmp	r3, #0
     892:	dbfb      	blt.n	88c <configure_wifi_usart+0x6c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     894:	6823      	ldr	r3, [r4, #0]
     896:	2202      	movs	r2, #2
     898:	4313      	orrs	r3, r2
     89a:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     89c:	ac17      	add	r4, sp, #92	; 0x5c
     89e:	2301      	movs	r3, #1
     8a0:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     8a2:	2200      	movs	r2, #0
     8a4:	70a2      	strb	r2, [r4, #2]
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
     8a6:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(WIFI_VDD_PIN,&pin_config);
     8a8:	0021      	movs	r1, r4
     8aa:	202a      	movs	r0, #42	; 0x2a
     8ac:	4d20      	ldr	r5, [pc, #128]	; (930 <configure_wifi_usart+0x110>)
     8ae:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     8b0:	2280      	movs	r2, #128	; 0x80
     8b2:	00d2      	lsls	r2, r2, #3
     8b4:	4b1f      	ldr	r3, [pc, #124]	; (934 <configure_wifi_usart+0x114>)
     8b6:	619a      	str	r2, [r3, #24]
	port_pin_set_config(WIFI_SLEEPOUT_PIN,&pin_config);
     8b8:	0021      	movs	r1, r4
     8ba:	200b      	movs	r0, #11
     8bc:	47a8      	blx	r5
	port_pin_set_config(WIFI_RST_PIN,&pin_config);
     8be:	0021      	movs	r1, r4
     8c0:	200a      	movs	r0, #10
     8c2:	47a8      	blx	r5
	WiFi_StartWorking(true);		
     8c4:	2001      	movs	r0, #1
     8c6:	4b1c      	ldr	r3, [pc, #112]	; (938 <configure_wifi_usart+0x118>)
     8c8:	4798      	blx	r3
	uint8_t config_ssid[] = "AT+CWJAP_DEF=\"TESTSSID\",\"12341234\"\n";
     8ca:	a90e      	add	r1, sp, #56	; 0x38
     8cc:	4b1b      	ldr	r3, [pc, #108]	; (93c <configure_wifi_usart+0x11c>)
     8ce:	000a      	movs	r2, r1
     8d0:	cb31      	ldmia	r3!, {r0, r4, r5}
     8d2:	c231      	stmia	r2!, {r0, r4, r5}
     8d4:	cb31      	ldmia	r3!, {r0, r4, r5}
     8d6:	c231      	stmia	r2!, {r0, r4, r5}
     8d8:	cb31      	ldmia	r3!, {r0, r4, r5}
     8da:	c231      	stmia	r2!, {r0, r4, r5}
	usart_write_buffer_wait(&usart_finger_instance, config_ssid , sizeof(config_ssid));
     8dc:	4e18      	ldr	r6, [pc, #96]	; (940 <configure_wifi_usart+0x120>)
     8de:	2224      	movs	r2, #36	; 0x24
     8e0:	0030      	movs	r0, r6
     8e2:	4d18      	ldr	r5, [pc, #96]	; (944 <configure_wifi_usart+0x124>)
     8e4:	47a8      	blx	r5
	delay_ms(10);
     8e6:	200a      	movs	r0, #10
     8e8:	4c17      	ldr	r4, [pc, #92]	; (948 <configure_wifi_usart+0x128>)
     8ea:	47a0      	blx	r4
	uint8_t config_conm[] = "AT+SAVETRANSLINK=1,\"192.168.1.20\",1001,\"TCP\",10\n";
     8ec:	2231      	movs	r2, #49	; 0x31
     8ee:	4917      	ldr	r1, [pc, #92]	; (94c <configure_wifi_usart+0x12c>)
     8f0:	a801      	add	r0, sp, #4
     8f2:	4b17      	ldr	r3, [pc, #92]	; (950 <configure_wifi_usart+0x130>)
     8f4:	4798      	blx	r3
	usart_write_buffer_wait(&usart_finger_instance, config_conm, sizeof(config_conm));
     8f6:	2231      	movs	r2, #49	; 0x31
     8f8:	a901      	add	r1, sp, #4
     8fa:	0030      	movs	r0, r6
     8fc:	47a8      	blx	r5
	delay_ms(10);
     8fe:	200a      	movs	r0, #10
     900:	47a0      	blx	r4
	usart_write_buffer_wait(&usart_finger_instance, config_conm, sizeof(config_rst));
     902:	2208      	movs	r2, #8
     904:	a901      	add	r1, sp, #4
     906:	0030      	movs	r0, r6
     908:	47a8      	blx	r5
	delay_ms(220);
     90a:	20dc      	movs	r0, #220	; 0xdc
     90c:	47a0      	blx	r4
}
     90e:	b024      	add	sp, #144	; 0x90
     910:	bd70      	pop	{r4, r5, r6, pc}
     912:	46c0      	nop			; (mov r8, r8)
     914:	00080002 	.word	0x00080002
     918:	00090002 	.word	0x00090002
     91c:	2000013c 	.word	0x2000013c
     920:	00000955 	.word	0x00000955
     924:	42000800 	.word	0x42000800
     928:	00000ed1 	.word	0x00000ed1
     92c:	e000e100 	.word	0xe000e100
     930:	0000106d 	.word	0x0000106d
     934:	41004480 	.word	0x41004480
     938:	000007f5 	.word	0x000007f5
     93c:	00002160 	.word	0x00002160
     940:	20000160 	.word	0x20000160
     944:	00000bd9 	.word	0x00000bd9
     948:	00001041 	.word	0x00001041
     94c:	00002184 	.word	0x00002184
     950:	00002135 	.word	0x00002135

00000954 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     954:	b5f0      	push	{r4, r5, r6, r7, lr}
     956:	46de      	mov	lr, fp
     958:	4657      	mov	r7, sl
     95a:	464e      	mov	r6, r9
     95c:	4645      	mov	r5, r8
     95e:	b5e0      	push	{r5, r6, r7, lr}
     960:	b08d      	sub	sp, #52	; 0x34
     962:	0005      	movs	r5, r0
     964:	000c      	movs	r4, r1
     966:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     968:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     96a:	0008      	movs	r0, r1
     96c:	4b80      	ldr	r3, [pc, #512]	; (b70 <usart_init+0x21c>)
     96e:	4798      	blx	r3
     970:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     972:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     974:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     976:	07db      	lsls	r3, r3, #31
     978:	d506      	bpl.n	988 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     97a:	b00d      	add	sp, #52	; 0x34
     97c:	bc3c      	pop	{r2, r3, r4, r5}
     97e:	4690      	mov	r8, r2
     980:	4699      	mov	r9, r3
     982:	46a2      	mov	sl, r4
     984:	46ab      	mov	fp, r5
     986:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     988:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     98a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     98c:	079b      	lsls	r3, r3, #30
     98e:	d4f4      	bmi.n	97a <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     990:	4978      	ldr	r1, [pc, #480]	; (b74 <usart_init+0x220>)
     992:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     994:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     996:	2301      	movs	r3, #1
     998:	40bb      	lsls	r3, r7
     99a:	4303      	orrs	r3, r0
     99c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     99e:	a90b      	add	r1, sp, #44	; 0x2c
     9a0:	7f73      	ldrb	r3, [r6, #29]
     9a2:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     9a4:	320d      	adds	r2, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9a6:	b2d7      	uxtb	r7, r2
     9a8:	0038      	movs	r0, r7
     9aa:	4b73      	ldr	r3, [pc, #460]	; (b78 <usart_init+0x224>)
     9ac:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     9ae:	0038      	movs	r0, r7
     9b0:	4b72      	ldr	r3, [pc, #456]	; (b7c <usart_init+0x228>)
     9b2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     9b4:	7f70      	ldrb	r0, [r6, #29]
     9b6:	2100      	movs	r1, #0
     9b8:	4b71      	ldr	r3, [pc, #452]	; (b80 <usart_init+0x22c>)
     9ba:	4798      	blx	r3
	module->character_size = config->character_size;
     9bc:	7af3      	ldrb	r3, [r6, #11]
     9be:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     9c0:	7d33      	ldrb	r3, [r6, #20]
     9c2:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     9c4:	7d73      	ldrb	r3, [r6, #21]
     9c6:	71eb      	strb	r3, [r5, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
     9c8:	682b      	ldr	r3, [r5, #0]
     9ca:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     9cc:	0018      	movs	r0, r3
     9ce:	4b68      	ldr	r3, [pc, #416]	; (b70 <usart_init+0x21c>)
     9d0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     9d2:	300d      	adds	r0, #13
	uint16_t baud  = 0;
     9d4:	2200      	movs	r2, #0
     9d6:	230e      	movs	r3, #14
     9d8:	a902      	add	r1, sp, #8
     9da:	468c      	mov	ip, r1
     9dc:	4463      	add	r3, ip
     9de:	801a      	strh	r2, [r3, #0]
	ctrla = (uint32_t)config->data_order |
     9e0:	6833      	ldr	r3, [r6, #0]
     9e2:	9303      	str	r3, [sp, #12]
		(uint32_t)config->mux_setting |
     9e4:	68f3      	ldr	r3, [r6, #12]
     9e6:	469a      	mov	sl, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     9e8:	7db3      	ldrb	r3, [r6, #22]
     9ea:	469b      	mov	fp, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     9ec:	6873      	ldr	r3, [r6, #4]
     9ee:	4699      	mov	r9, r3
	switch (transfer_mode)
     9f0:	2b00      	cmp	r3, #0
     9f2:	d014      	beq.n	a1e <usart_init+0xca>
     9f4:	2380      	movs	r3, #128	; 0x80
     9f6:	055b      	lsls	r3, r3, #21
     9f8:	4599      	cmp	r9, r3
     9fa:	d130      	bne.n	a5e <usart_init+0x10a>
			if (!config->use_external_clock) {
     9fc:	7df3      	ldrb	r3, [r6, #23]
     9fe:	2b00      	cmp	r3, #0
     a00:	d131      	bne.n	a66 <usart_init+0x112>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     a02:	6933      	ldr	r3, [r6, #16]
     a04:	001f      	movs	r7, r3
     a06:	b2c0      	uxtb	r0, r0
     a08:	4b5e      	ldr	r3, [pc, #376]	; (b84 <usart_init+0x230>)
     a0a:	4798      	blx	r3
     a0c:	0001      	movs	r1, r0
     a0e:	220e      	movs	r2, #14
     a10:	ab02      	add	r3, sp, #8
     a12:	469c      	mov	ip, r3
     a14:	4462      	add	r2, ip
     a16:	0038      	movs	r0, r7
     a18:	4b5b      	ldr	r3, [pc, #364]	; (b88 <usart_init+0x234>)
     a1a:	4798      	blx	r3
     a1c:	e020      	b.n	a60 <usart_init+0x10c>
			if (config->use_external_clock) {
     a1e:	7df3      	ldrb	r3, [r6, #23]
     a20:	2b00      	cmp	r3, #0
     a22:	d00b      	beq.n	a3c <usart_init+0xe8>
				status_code =
     a24:	2310      	movs	r3, #16
     a26:	9300      	str	r3, [sp, #0]
     a28:	2300      	movs	r3, #0
     a2a:	220e      	movs	r2, #14
     a2c:	a902      	add	r1, sp, #8
     a2e:	468c      	mov	ip, r1
     a30:	4462      	add	r2, ip
     a32:	69b1      	ldr	r1, [r6, #24]
     a34:	6930      	ldr	r0, [r6, #16]
     a36:	4f55      	ldr	r7, [pc, #340]	; (b8c <usart_init+0x238>)
     a38:	47b8      	blx	r7
     a3a:	e011      	b.n	a60 <usart_init+0x10c>
						_sercom_get_async_baud_val(config->baudrate,
     a3c:	6933      	ldr	r3, [r6, #16]
     a3e:	001f      	movs	r7, r3
     a40:	b2c0      	uxtb	r0, r0
     a42:	4b50      	ldr	r3, [pc, #320]	; (b84 <usart_init+0x230>)
     a44:	4798      	blx	r3
     a46:	0001      	movs	r1, r0
				status_code =
     a48:	2310      	movs	r3, #16
     a4a:	9300      	str	r3, [sp, #0]
     a4c:	2300      	movs	r3, #0
     a4e:	220e      	movs	r2, #14
     a50:	a802      	add	r0, sp, #8
     a52:	4684      	mov	ip, r0
     a54:	4462      	add	r2, ip
     a56:	0038      	movs	r0, r7
     a58:	4f4c      	ldr	r7, [pc, #304]	; (b8c <usart_init+0x238>)
     a5a:	47b8      	blx	r7
     a5c:	e000      	b.n	a60 <usart_init+0x10c>
	enum status_code status_code = STATUS_OK;
     a5e:	2000      	movs	r0, #0
	if (status_code != STATUS_OK) {
     a60:	2800      	cmp	r0, #0
     a62:	d000      	beq.n	a66 <usart_init+0x112>
     a64:	e789      	b.n	97a <usart_init+0x26>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a66:	682a      	ldr	r2, [r5, #0]
     a68:	9f03      	ldr	r7, [sp, #12]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     a6a:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     a6c:	b21b      	sxth	r3, r3
     a6e:	2b00      	cmp	r3, #0
     a70:	dbfb      	blt.n	a6a <usart_init+0x116>
	usart_hw->BAUD.reg = baud;
     a72:	230e      	movs	r3, #14
     a74:	aa02      	add	r2, sp, #8
     a76:	4694      	mov	ip, r2
     a78:	4463      	add	r3, ip
     a7a:	881b      	ldrh	r3, [r3, #0]
     a7c:	4642      	mov	r2, r8
     a7e:	8153      	strh	r3, [r2, #10]
	ctrla |= transfer_mode;
     a80:	4653      	mov	r3, sl
     a82:	431f      	orrs	r7, r3
     a84:	464b      	mov	r3, r9
     a86:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     a88:	465b      	mov	r3, fp
     a8a:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     a8c:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     a8e:	7df3      	ldrb	r3, [r6, #23]
     a90:	2b00      	cmp	r3, #0
     a92:	d101      	bne.n	a98 <usart_init+0x144>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     a94:	3304      	adds	r3, #4
     a96:	431f      	orrs	r7, r3
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     a98:	7d31      	ldrb	r1, [r6, #20]
     a9a:	0449      	lsls	r1, r1, #17
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     a9c:	7d73      	ldrb	r3, [r6, #21]
     a9e:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     aa0:	430b      	orrs	r3, r1
	ctrlb |= (uint32_t)config->character_size;
     aa2:	7ab1      	ldrb	r1, [r6, #10]
     aa4:	7af2      	ldrb	r2, [r6, #11]
     aa6:	4311      	orrs	r1, r2
     aa8:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     aaa:	8933      	ldrh	r3, [r6, #8]
     aac:	2bff      	cmp	r3, #255	; 0xff
     aae:	d003      	beq.n	ab8 <usart_init+0x164>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     ab0:	2280      	movs	r2, #128	; 0x80
     ab2:	0452      	lsls	r2, r2, #17
     ab4:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     ab6:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     ab8:	7f33      	ldrb	r3, [r6, #28]
     aba:	2b00      	cmp	r3, #0
     abc:	d103      	bne.n	ac6 <usart_init+0x172>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     abe:	4b34      	ldr	r3, [pc, #208]	; (b90 <usart_init+0x23c>)
     ac0:	789b      	ldrb	r3, [r3, #2]
     ac2:	079b      	lsls	r3, r3, #30
     ac4:	d501      	bpl.n	aca <usart_init+0x176>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     ac6:	2380      	movs	r3, #128	; 0x80
     ac8:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     aca:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     acc:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     ace:	b21b      	sxth	r3, r3
     ad0:	2b00      	cmp	r3, #0
     ad2:	dbfb      	blt.n	acc <usart_init+0x178>
	usart_hw->CTRLB.reg = ctrlb;
     ad4:	4643      	mov	r3, r8
     ad6:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ad8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     ada:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     adc:	b21b      	sxth	r3, r3
     ade:	2b00      	cmp	r3, #0
     ae0:	dbfb      	blt.n	ada <usart_init+0x186>
	usart_hw->CTRLA.reg = ctrla;
     ae2:	4643      	mov	r3, r8
     ae4:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ae6:	ab0a      	add	r3, sp, #40	; 0x28
     ae8:	2280      	movs	r2, #128	; 0x80
     aea:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     aec:	2200      	movs	r2, #0
     aee:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     af0:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     af2:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     af4:	6a33      	ldr	r3, [r6, #32]
     af6:	9306      	str	r3, [sp, #24]
     af8:	6a73      	ldr	r3, [r6, #36]	; 0x24
     afa:	9307      	str	r3, [sp, #28]
     afc:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     afe:	9308      	str	r3, [sp, #32]
     b00:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     b02:	9303      	str	r3, [sp, #12]
     b04:	9309      	str	r3, [sp, #36]	; 0x24
     b06:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b08:	ae06      	add	r6, sp, #24
     b0a:	e006      	b.n	b1a <usart_init+0x1c6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b0c:	0020      	movs	r0, r4
     b0e:	4b21      	ldr	r3, [pc, #132]	; (b94 <usart_init+0x240>)
     b10:	4798      	blx	r3
     b12:	e007      	b.n	b24 <usart_init+0x1d0>
     b14:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     b16:	2f04      	cmp	r7, #4
     b18:	d00d      	beq.n	b36 <usart_init+0x1e2>
     b1a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b1c:	00bb      	lsls	r3, r7, #2
     b1e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     b20:	2800      	cmp	r0, #0
     b22:	d0f3      	beq.n	b0c <usart_init+0x1b8>
		if (current_pinmux != PINMUX_UNUSED) {
     b24:	1c43      	adds	r3, r0, #1
     b26:	d0f5      	beq.n	b14 <usart_init+0x1c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b28:	a90a      	add	r1, sp, #40	; 0x28
     b2a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b2c:	0c00      	lsrs	r0, r0, #16
     b2e:	b2c0      	uxtb	r0, r0
     b30:	4b19      	ldr	r3, [pc, #100]	; (b98 <usart_init+0x244>)
     b32:	4798      	blx	r3
     b34:	e7ee      	b.n	b14 <usart_init+0x1c0>
		module->callback[i]            = NULL;
     b36:	2300      	movs	r3, #0
     b38:	60ab      	str	r3, [r5, #8]
     b3a:	60eb      	str	r3, [r5, #12]
     b3c:	612b      	str	r3, [r5, #16]
	module->tx_buffer_ptr              = NULL;
     b3e:	61ab      	str	r3, [r5, #24]
	module->rx_buffer_ptr              = NULL;
     b40:	616b      	str	r3, [r5, #20]
	module->remaining_tx_buffer_length = 0x0000;
     b42:	2200      	movs	r2, #0
     b44:	83eb      	strh	r3, [r5, #30]
	module->remaining_rx_buffer_length = 0x0000;
     b46:	83ab      	strh	r3, [r5, #28]
	module->callback_reg_mask          = 0x00;
     b48:	3320      	adds	r3, #32
     b4a:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     b4c:	3301      	adds	r3, #1
     b4e:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     b50:	3301      	adds	r3, #1
     b52:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     b54:	3301      	adds	r3, #1
     b56:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     b58:	6828      	ldr	r0, [r5, #0]
     b5a:	4b05      	ldr	r3, [pc, #20]	; (b70 <usart_init+0x21c>)
     b5c:	4798      	blx	r3
     b5e:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     b60:	490e      	ldr	r1, [pc, #56]	; (b9c <usart_init+0x248>)
     b62:	4b0f      	ldr	r3, [pc, #60]	; (ba0 <usart_init+0x24c>)
     b64:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     b66:	00a4      	lsls	r4, r4, #2
     b68:	4b0e      	ldr	r3, [pc, #56]	; (ba4 <usart_init+0x250>)
     b6a:	50e5      	str	r5, [r4, r3]
	return status_code;
     b6c:	2000      	movs	r0, #0
     b6e:	e704      	b.n	97a <usart_init+0x26>
     b70:	000005a9 	.word	0x000005a9
     b74:	40000400 	.word	0x40000400
     b78:	00001535 	.word	0x00001535
     b7c:	000014a9 	.word	0x000014a9
     b80:	000003e5 	.word	0x000003e5
     b84:	00001551 	.word	0x00001551
     b88:	00000327 	.word	0x00000327
     b8c:	00000351 	.word	0x00000351
     b90:	41002000 	.word	0x41002000
     b94:	00000431 	.word	0x00000431
     b98:	0000162d 	.word	0x0000162d
     b9c:	00000d6d 	.word	0x00000d6d
     ba0:	00000e95 	.word	0x00000e95
     ba4:	200001dc 	.word	0x200001dc

00000ba8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     ba8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     baa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     bac:	2a00      	cmp	r2, #0
     bae:	d101      	bne.n	bb4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     bb0:	0018      	movs	r0, r3
     bb2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     bb4:	8bc2      	ldrh	r2, [r0, #30]
     bb6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     bb8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     bba:	2a00      	cmp	r2, #0
     bbc:	d1f8      	bne.n	bb0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     bbe:	6802      	ldr	r2, [r0, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     bc0:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
     bc2:	b21b      	sxth	r3, r3
     bc4:	2b00      	cmp	r3, #0
     bc6:	dbfb      	blt.n	bc0 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
     bc8:	8311      	strh	r1, [r2, #24]
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     bca:	2102      	movs	r1, #2
     bcc:	7b93      	ldrb	r3, [r2, #14]
     bce:	420b      	tst	r3, r1
     bd0:	d0fc      	beq.n	bcc <usart_write_wait+0x24>
	return STATUS_OK;
     bd2:	2300      	movs	r3, #0
     bd4:	e7ec      	b.n	bb0 <usart_write_wait+0x8>
	...

00000bd8 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
     bda:	46ce      	mov	lr, r9
     bdc:	4647      	mov	r7, r8
     bde:	b580      	push	{r7, lr}
     be0:	b083      	sub	sp, #12
     be2:	0005      	movs	r5, r0
     be4:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     be6:	2017      	movs	r0, #23
	if (length == 0) {
     be8:	2a00      	cmp	r2, #0
     bea:	d104      	bne.n	bf6 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
     bec:	b003      	add	sp, #12
     bee:	bc0c      	pop	{r2, r3}
     bf0:	4690      	mov	r8, r2
     bf2:	4699      	mov	r9, r3
     bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
     bf6:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
     bf8:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
     bfa:	2b00      	cmp	r3, #0
     bfc:	d0f6      	beq.n	bec <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
     bfe:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     c00:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
     c02:	b21b      	sxth	r3, r3
     c04:	2b00      	cmp	r3, #0
     c06:	dbfb      	blt.n	c00 <usart_write_buffer_wait+0x28>
	while (length--) {
     c08:	3a01      	subs	r2, #1
     c0a:	b293      	uxth	r3, r2
     c0c:	4699      	mov	r9, r3
     c0e:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     c10:	2701      	movs	r7, #1
	while (length--) {
     c12:	4b20      	ldr	r3, [pc, #128]	; (c94 <usart_write_buffer_wait+0xbc>)
     c14:	4698      	mov	r8, r3
     c16:	e011      	b.n	c3c <usart_write_buffer_wait+0x64>
		uint16_t data_to_send = tx_data[tx_pos++];
     c18:	1c73      	adds	r3, r6, #1
     c1a:	b29b      	uxth	r3, r3
     c1c:	9a01      	ldr	r2, [sp, #4]
     c1e:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     c20:	796a      	ldrb	r2, [r5, #5]
     c22:	2a01      	cmp	r2, #1
     c24:	d017      	beq.n	c56 <usart_write_buffer_wait+0x7e>
		uint16_t data_to_send = tx_data[tx_pos++];
     c26:	b289      	uxth	r1, r1
     c28:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
     c2a:	0028      	movs	r0, r5
     c2c:	4b1a      	ldr	r3, [pc, #104]	; (c98 <usart_write_buffer_wait+0xc0>)
     c2e:	4798      	blx	r3
	while (length--) {
     c30:	464b      	mov	r3, r9
     c32:	3b01      	subs	r3, #1
     c34:	b29b      	uxth	r3, r3
     c36:	4699      	mov	r9, r3
     c38:	4543      	cmp	r3, r8
     c3a:	d013      	beq.n	c64 <usart_write_buffer_wait+0x8c>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     c3c:	7ba3      	ldrb	r3, [r4, #14]
     c3e:	423b      	tst	r3, r7
     c40:	d1ea      	bne.n	c18 <usart_write_buffer_wait+0x40>
     c42:	4b14      	ldr	r3, [pc, #80]	; (c94 <usart_write_buffer_wait+0xbc>)
     c44:	7ba2      	ldrb	r2, [r4, #14]
     c46:	423a      	tst	r2, r7
     c48:	d1e6      	bne.n	c18 <usart_write_buffer_wait+0x40>
			} else if (i == USART_TIMEOUT) {
     c4a:	2b01      	cmp	r3, #1
     c4c:	d019      	beq.n	c82 <usart_write_buffer_wait+0xaa>
     c4e:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     c50:	2b00      	cmp	r3, #0
     c52:	d1f7      	bne.n	c44 <usart_write_buffer_wait+0x6c>
     c54:	e7e0      	b.n	c18 <usart_write_buffer_wait+0x40>
			data_to_send |= (tx_data[tx_pos++] << 8);
     c56:	3602      	adds	r6, #2
     c58:	b2b6      	uxth	r6, r6
     c5a:	9a01      	ldr	r2, [sp, #4]
     c5c:	5cd3      	ldrb	r3, [r2, r3]
     c5e:	021b      	lsls	r3, r3, #8
     c60:	4319      	orrs	r1, r3
     c62:	e7e2      	b.n	c2a <usart_write_buffer_wait+0x52>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     c64:	7ba3      	ldrb	r3, [r4, #14]
     c66:	079b      	lsls	r3, r3, #30
     c68:	d40d      	bmi.n	c86 <usart_write_buffer_wait+0xae>
     c6a:	4b0a      	ldr	r3, [pc, #40]	; (c94 <usart_write_buffer_wait+0xbc>)
     c6c:	2102      	movs	r1, #2
     c6e:	7ba2      	ldrb	r2, [r4, #14]
     c70:	420a      	tst	r2, r1
     c72:	d10a      	bne.n	c8a <usart_write_buffer_wait+0xb2>
		} else if (i == USART_TIMEOUT) {
     c74:	2b01      	cmp	r3, #1
     c76:	d00a      	beq.n	c8e <usart_write_buffer_wait+0xb6>
     c78:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     c7a:	2b00      	cmp	r3, #0
     c7c:	d1f7      	bne.n	c6e <usart_write_buffer_wait+0x96>
	return STATUS_OK;
     c7e:	2000      	movs	r0, #0
     c80:	e7b4      	b.n	bec <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
     c82:	2012      	movs	r0, #18
     c84:	e7b2      	b.n	bec <usart_write_buffer_wait+0x14>
	return STATUS_OK;
     c86:	2000      	movs	r0, #0
     c88:	e7b0      	b.n	bec <usart_write_buffer_wait+0x14>
     c8a:	2000      	movs	r0, #0
     c8c:	e7ae      	b.n	bec <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
     c8e:	2012      	movs	r0, #18
     c90:	e7ac      	b.n	bec <usart_write_buffer_wait+0x14>
     c92:	46c0      	nop			; (mov r8, r8)
     c94:	0000ffff 	.word	0x0000ffff
     c98:	00000ba9 	.word	0x00000ba9

00000c9c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c9e:	0006      	movs	r6, r0
     ca0:	000c      	movs	r4, r1
     ca2:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ca4:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     ca6:	4b0a      	ldr	r3, [pc, #40]	; (cd0 <_usart_write_buffer+0x34>)
     ca8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     caa:	8bf3      	ldrh	r3, [r6, #30]
     cac:	b29b      	uxth	r3, r3
     cae:	2b00      	cmp	r3, #0
     cb0:	d003      	beq.n	cba <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
     cb2:	4b08      	ldr	r3, [pc, #32]	; (cd4 <_usart_write_buffer+0x38>)
     cb4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     cb6:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
     cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
     cba:	83f5      	strh	r5, [r6, #30]
     cbc:	4b05      	ldr	r3, [pc, #20]	; (cd4 <_usart_write_buffer+0x38>)
     cbe:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
     cc0:	61b4      	str	r4, [r6, #24]
	module->tx_status                  = STATUS_BUSY;
     cc2:	2205      	movs	r2, #5
     cc4:	2323      	movs	r3, #35	; 0x23
     cc6:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     cc8:	3b22      	subs	r3, #34	; 0x22
     cca:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
     ccc:	2000      	movs	r0, #0
     cce:	e7f3      	b.n	cb8 <_usart_write_buffer+0x1c>
     cd0:	00001095 	.word	0x00001095
     cd4:	000010d5 	.word	0x000010d5

00000cd8 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cda:	0006      	movs	r6, r0
     cdc:	000c      	movs	r4, r1
     cde:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ce0:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     ce2:	4b0a      	ldr	r3, [pc, #40]	; (d0c <_usart_read_buffer+0x34>)
     ce4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     ce6:	8bb3      	ldrh	r3, [r6, #28]
     ce8:	b29b      	uxth	r3, r3
     cea:	2b00      	cmp	r3, #0
     cec:	d003      	beq.n	cf6 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
     cee:	4b08      	ldr	r3, [pc, #32]	; (d10 <_usart_read_buffer+0x38>)
     cf0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     cf2:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
     cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
     cf6:	83b5      	strh	r5, [r6, #28]
     cf8:	4b05      	ldr	r3, [pc, #20]	; (d10 <_usart_read_buffer+0x38>)
     cfa:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
     cfc:	6174      	str	r4, [r6, #20]
	module->rx_status                  = STATUS_BUSY;
     cfe:	2205      	movs	r2, #5
     d00:	2322      	movs	r3, #34	; 0x22
     d02:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     d04:	3b1e      	subs	r3, #30
     d06:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
     d08:	2000      	movs	r0, #0
     d0a:	e7f3      	b.n	cf4 <_usart_read_buffer+0x1c>
     d0c:	00001095 	.word	0x00001095
     d10:	000010d5 	.word	0x000010d5

00000d14 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     d14:	1c93      	adds	r3, r2, #2
     d16:	009b      	lsls	r3, r3, #2
     d18:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     d1a:	2120      	movs	r1, #32
     d1c:	2301      	movs	r3, #1
     d1e:	4093      	lsls	r3, r2
     d20:	001a      	movs	r2, r3
     d22:	5c43      	ldrb	r3, [r0, r1]
     d24:	4313      	orrs	r3, r2
     d26:	5443      	strb	r3, [r0, r1]
}
     d28:	4770      	bx	lr
	...

00000d2c <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     d2c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     d2e:	2317      	movs	r3, #23
	if (length == 0) {
     d30:	2a00      	cmp	r2, #0
     d32:	d101      	bne.n	d38 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
     d34:	0018      	movs	r0, r3
     d36:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
     d38:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     d3a:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
     d3c:	2c00      	cmp	r4, #0
     d3e:	d0f9      	beq.n	d34 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
     d40:	4b01      	ldr	r3, [pc, #4]	; (d48 <usart_write_buffer_job+0x1c>)
     d42:	4798      	blx	r3
     d44:	0003      	movs	r3, r0
     d46:	e7f5      	b.n	d34 <usart_write_buffer_job+0x8>
     d48:	00000c9d 	.word	0x00000c9d

00000d4c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     d4c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     d4e:	2317      	movs	r3, #23
	if (length == 0) {
     d50:	2a00      	cmp	r2, #0
     d52:	d101      	bne.n	d58 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
     d54:	0018      	movs	r0, r3
     d56:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
     d58:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     d5a:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
     d5c:	2c00      	cmp	r4, #0
     d5e:	d0f9      	beq.n	d54 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
     d60:	4b01      	ldr	r3, [pc, #4]	; (d68 <usart_read_buffer_job+0x1c>)
     d62:	4798      	blx	r3
     d64:	0003      	movs	r3, r0
     d66:	e7f5      	b.n	d54 <usart_read_buffer_job+0x8>
     d68:	00000cd9 	.word	0x00000cd9

00000d6c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     d6e:	0080      	lsls	r0, r0, #2
     d70:	4b46      	ldr	r3, [pc, #280]	; (e8c <_usart_interrupt_handler+0x120>)
     d72:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     d74:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     d76:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
     d78:	b21b      	sxth	r3, r3
     d7a:	2b00      	cmp	r3, #0
     d7c:	dbfb      	blt.n	d76 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     d7e:	7ba3      	ldrb	r3, [r4, #14]
	interrupt_status &= usart_hw->INTENSET.reg;
     d80:	7b66      	ldrb	r6, [r4, #13]
     d82:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     d84:	2320      	movs	r3, #32
     d86:	5ceb      	ldrb	r3, [r5, r3]
     d88:	2221      	movs	r2, #33	; 0x21
     d8a:	5caf      	ldrb	r7, [r5, r2]
     d8c:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     d8e:	07f3      	lsls	r3, r6, #31
     d90:	d522      	bpl.n	dd8 <_usart_interrupt_handler+0x6c>
		if (module->remaining_tx_buffer_length) {
     d92:	8beb      	ldrh	r3, [r5, #30]
     d94:	b29b      	uxth	r3, r3
     d96:	2b00      	cmp	r3, #0
     d98:	d01c      	beq.n	dd4 <_usart_interrupt_handler+0x68>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     d9a:	69aa      	ldr	r2, [r5, #24]
     d9c:	7813      	ldrb	r3, [r2, #0]
     d9e:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     da0:	1c51      	adds	r1, r2, #1
     da2:	61a9      	str	r1, [r5, #24]

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     da4:	7969      	ldrb	r1, [r5, #5]
     da6:	2901      	cmp	r1, #1
     da8:	d00e      	beq.n	dc8 <_usart_interrupt_handler+0x5c>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     daa:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     dac:	05db      	lsls	r3, r3, #23
     dae:	0ddb      	lsrs	r3, r3, #23
     db0:	8323      	strh	r3, [r4, #24]

			if (--(module->remaining_tx_buffer_length) == 0) {
     db2:	8beb      	ldrh	r3, [r5, #30]
     db4:	3b01      	subs	r3, #1
     db6:	b29b      	uxth	r3, r3
     db8:	83eb      	strh	r3, [r5, #30]
     dba:	2b00      	cmp	r3, #0
     dbc:	d10c      	bne.n	dd8 <_usart_interrupt_handler+0x6c>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     dbe:	3301      	adds	r3, #1
     dc0:	7323      	strb	r3, [r4, #12]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     dc2:	3301      	adds	r3, #1
     dc4:	7363      	strb	r3, [r4, #13]
     dc6:	e007      	b.n	dd8 <_usart_interrupt_handler+0x6c>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     dc8:	7851      	ldrb	r1, [r2, #1]
     dca:	0209      	lsls	r1, r1, #8
     dcc:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     dce:	3202      	adds	r2, #2
     dd0:	61aa      	str	r2, [r5, #24]
     dd2:	e7eb      	b.n	dac <_usart_interrupt_handler+0x40>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     dd4:	2301      	movs	r3, #1
     dd6:	7323      	strb	r3, [r4, #12]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     dd8:	07b3      	lsls	r3, r6, #30
     dda:	d506      	bpl.n	dea <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     ddc:	2302      	movs	r3, #2
     dde:	7323      	strb	r3, [r4, #12]
		module->tx_status = STATUS_OK;
     de0:	2200      	movs	r2, #0
     de2:	3321      	adds	r3, #33	; 0x21
     de4:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     de6:	07fb      	lsls	r3, r7, #31
     de8:	d416      	bmi.n	e18 <_usart_interrupt_handler+0xac>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     dea:	0773      	lsls	r3, r6, #29
     dec:	d54d      	bpl.n	e8a <_usart_interrupt_handler+0x11e>

		if (module->remaining_rx_buffer_length) {
     dee:	8bab      	ldrh	r3, [r5, #28]
     df0:	b29b      	uxth	r3, r3
     df2:	2b00      	cmp	r3, #0
     df4:	d047      	beq.n	e86 <_usart_interrupt_handler+0x11a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     df6:	8a23      	ldrh	r3, [r4, #16]
     df8:	b2db      	uxtb	r3, r3
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     dfa:	075a      	lsls	r2, r3, #29
     dfc:	d020      	beq.n	e40 <_usart_interrupt_handler+0xd4>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     dfe:	079a      	lsls	r2, r3, #30
     e00:	d50e      	bpl.n	e20 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     e02:	221a      	movs	r2, #26
     e04:	2322      	movs	r3, #34	; 0x22
     e06:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     e08:	3b20      	subs	r3, #32
     e0a:	8223      	strh	r3, [r4, #16]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     e0c:	077b      	lsls	r3, r7, #29
     e0e:	d53c      	bpl.n	e8a <_usart_interrupt_handler+0x11e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     e10:	692b      	ldr	r3, [r5, #16]
     e12:	0028      	movs	r0, r5
     e14:	4798      	blx	r3
     e16:	e038      	b.n	e8a <_usart_interrupt_handler+0x11e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     e18:	0028      	movs	r0, r5
     e1a:	68ab      	ldr	r3, [r5, #8]
     e1c:	4798      	blx	r3
     e1e:	e7e4      	b.n	dea <_usart_interrupt_handler+0x7e>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     e20:	075a      	lsls	r2, r3, #29
     e22:	d505      	bpl.n	e30 <_usart_interrupt_handler+0xc4>
					module->rx_status = STATUS_ERR_OVERFLOW;
     e24:	221e      	movs	r2, #30
     e26:	2322      	movs	r3, #34	; 0x22
     e28:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     e2a:	3b1e      	subs	r3, #30
     e2c:	8223      	strh	r3, [r4, #16]
     e2e:	e7ed      	b.n	e0c <_usart_interrupt_handler+0xa0>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     e30:	07db      	lsls	r3, r3, #31
     e32:	d5eb      	bpl.n	e0c <_usart_interrupt_handler+0xa0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     e34:	2213      	movs	r2, #19
     e36:	2322      	movs	r3, #34	; 0x22
     e38:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     e3a:	3b21      	subs	r3, #33	; 0x21
     e3c:	8223      	strh	r3, [r4, #16]
     e3e:	e7e5      	b.n	e0c <_usart_interrupt_handler+0xa0>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     e40:	8b23      	ldrh	r3, [r4, #24]
     e42:	05db      	lsls	r3, r3, #23
     e44:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     e46:	b2da      	uxtb	r2, r3
     e48:	6969      	ldr	r1, [r5, #20]
     e4a:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     e4c:	696a      	ldr	r2, [r5, #20]
     e4e:	1c51      	adds	r1, r2, #1
     e50:	6169      	str	r1, [r5, #20]

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     e52:	7969      	ldrb	r1, [r5, #5]
     e54:	2901      	cmp	r1, #1
     e56:	d010      	beq.n	e7a <_usart_interrupt_handler+0x10e>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     e58:	8bab      	ldrh	r3, [r5, #28]
     e5a:	3b01      	subs	r3, #1
     e5c:	b29b      	uxth	r3, r3
     e5e:	83ab      	strh	r3, [r5, #28]
     e60:	2b00      	cmp	r3, #0
     e62:	d112      	bne.n	e8a <_usart_interrupt_handler+0x11e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     e64:	3304      	adds	r3, #4
     e66:	7323      	strb	r3, [r4, #12]
					module->rx_status = STATUS_OK;
     e68:	2200      	movs	r2, #0
     e6a:	331e      	adds	r3, #30
     e6c:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     e6e:	07bb      	lsls	r3, r7, #30
     e70:	d50b      	bpl.n	e8a <_usart_interrupt_handler+0x11e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     e72:	68eb      	ldr	r3, [r5, #12]
     e74:	0028      	movs	r0, r5
     e76:	4798      	blx	r3
     e78:	e007      	b.n	e8a <_usart_interrupt_handler+0x11e>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     e7a:	0a1b      	lsrs	r3, r3, #8
     e7c:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     e7e:	696b      	ldr	r3, [r5, #20]
     e80:	3301      	adds	r3, #1
     e82:	616b      	str	r3, [r5, #20]
     e84:	e7e8      	b.n	e58 <_usart_interrupt_handler+0xec>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     e86:	2304      	movs	r3, #4
     e88:	7323      	strb	r3, [r4, #12]
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e8c:	200001dc 	.word	0x200001dc

00000e90 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     e90:	4770      	bx	lr
	...

00000e94 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     e94:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     e96:	4b0a      	ldr	r3, [pc, #40]	; (ec0 <_sercom_set_handler+0x2c>)
     e98:	781b      	ldrb	r3, [r3, #0]
     e9a:	2b00      	cmp	r3, #0
     e9c:	d10c      	bne.n	eb8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     e9e:	4f09      	ldr	r7, [pc, #36]	; (ec4 <_sercom_set_handler+0x30>)
     ea0:	4e09      	ldr	r6, [pc, #36]	; (ec8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     ea2:	4d0a      	ldr	r5, [pc, #40]	; (ecc <_sercom_set_handler+0x38>)
     ea4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     ea6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     ea8:	195a      	adds	r2, r3, r5
     eaa:	6014      	str	r4, [r2, #0]
     eac:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     eae:	2b18      	cmp	r3, #24
     eb0:	d1f9      	bne.n	ea6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     eb2:	2201      	movs	r2, #1
     eb4:	4b02      	ldr	r3, [pc, #8]	; (ec0 <_sercom_set_handler+0x2c>)
     eb6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     eb8:	0080      	lsls	r0, r0, #2
     eba:	4b02      	ldr	r3, [pc, #8]	; (ec4 <_sercom_set_handler+0x30>)
     ebc:	50c1      	str	r1, [r0, r3]
}
     ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ec0:	2000006b 	.word	0x2000006b
     ec4:	2000006c 	.word	0x2000006c
     ec8:	00000e91 	.word	0x00000e91
     ecc:	200001dc 	.word	0x200001dc

00000ed0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     ed0:	b500      	push	{lr}
     ed2:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     ed4:	2307      	movs	r3, #7
     ed6:	466a      	mov	r2, sp
     ed8:	7013      	strb	r3, [r2, #0]
     eda:	3301      	adds	r3, #1
     edc:	7053      	strb	r3, [r2, #1]
     ede:	3301      	adds	r3, #1
     ee0:	7093      	strb	r3, [r2, #2]
     ee2:	3301      	adds	r3, #1
     ee4:	70d3      	strb	r3, [r2, #3]
     ee6:	3301      	adds	r3, #1
     ee8:	7113      	strb	r3, [r2, #4]
     eea:	3301      	adds	r3, #1
     eec:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     eee:	4b03      	ldr	r3, [pc, #12]	; (efc <_sercom_get_interrupt_vector+0x2c>)
     ef0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     ef2:	466b      	mov	r3, sp
     ef4:	5618      	ldrsb	r0, [r3, r0]
}
     ef6:	b003      	add	sp, #12
     ef8:	bd00      	pop	{pc}
     efa:	46c0      	nop			; (mov r8, r8)
     efc:	000005a9 	.word	0x000005a9

00000f00 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     f00:	b510      	push	{r4, lr}
     f02:	4b02      	ldr	r3, [pc, #8]	; (f0c <SERCOM0_Handler+0xc>)
     f04:	681b      	ldr	r3, [r3, #0]
     f06:	2000      	movs	r0, #0
     f08:	4798      	blx	r3
     f0a:	bd10      	pop	{r4, pc}
     f0c:	2000006c 	.word	0x2000006c

00000f10 <SERCOM1_Handler>:
     f10:	b510      	push	{r4, lr}
     f12:	4b02      	ldr	r3, [pc, #8]	; (f1c <SERCOM1_Handler+0xc>)
     f14:	685b      	ldr	r3, [r3, #4]
     f16:	2001      	movs	r0, #1
     f18:	4798      	blx	r3
     f1a:	bd10      	pop	{r4, pc}
     f1c:	2000006c 	.word	0x2000006c

00000f20 <SERCOM2_Handler>:
     f20:	b510      	push	{r4, lr}
     f22:	4b02      	ldr	r3, [pc, #8]	; (f2c <SERCOM2_Handler+0xc>)
     f24:	689b      	ldr	r3, [r3, #8]
     f26:	2002      	movs	r0, #2
     f28:	4798      	blx	r3
     f2a:	bd10      	pop	{r4, pc}
     f2c:	2000006c 	.word	0x2000006c

00000f30 <SERCOM3_Handler>:
     f30:	b510      	push	{r4, lr}
     f32:	4b02      	ldr	r3, [pc, #8]	; (f3c <SERCOM3_Handler+0xc>)
     f34:	68db      	ldr	r3, [r3, #12]
     f36:	2003      	movs	r0, #3
     f38:	4798      	blx	r3
     f3a:	bd10      	pop	{r4, pc}
     f3c:	2000006c 	.word	0x2000006c

00000f40 <SERCOM4_Handler>:
     f40:	b510      	push	{r4, lr}
     f42:	4b02      	ldr	r3, [pc, #8]	; (f4c <SERCOM4_Handler+0xc>)
     f44:	691b      	ldr	r3, [r3, #16]
     f46:	2004      	movs	r0, #4
     f48:	4798      	blx	r3
     f4a:	bd10      	pop	{r4, pc}
     f4c:	2000006c 	.word	0x2000006c

00000f50 <SERCOM5_Handler>:
     f50:	b510      	push	{r4, lr}
     f52:	4b02      	ldr	r3, [pc, #8]	; (f5c <SERCOM5_Handler+0xc>)
     f54:	695b      	ldr	r3, [r3, #20]
     f56:	2005      	movs	r0, #5
     f58:	4798      	blx	r3
     f5a:	bd10      	pop	{r4, pc}
     f5c:	2000006c 	.word	0x2000006c

00000f60 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f60:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     f62:	2a00      	cmp	r2, #0
     f64:	d001      	beq.n	f6a <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     f66:	0018      	movs	r0, r3
     f68:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     f6a:	008b      	lsls	r3, r1, #2
     f6c:	4a06      	ldr	r2, [pc, #24]	; (f88 <extint_register_callback+0x28>)
     f6e:	589b      	ldr	r3, [r3, r2]
     f70:	2b00      	cmp	r3, #0
     f72:	d003      	beq.n	f7c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     f74:	4283      	cmp	r3, r0
     f76:	d005      	beq.n	f84 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     f78:	231d      	movs	r3, #29
     f7a:	e7f4      	b.n	f66 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     f7c:	0089      	lsls	r1, r1, #2
     f7e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     f80:	2300      	movs	r3, #0
     f82:	e7f0      	b.n	f66 <extint_register_callback+0x6>
		return STATUS_OK;
     f84:	2300      	movs	r3, #0
     f86:	e7ee      	b.n	f66 <extint_register_callback+0x6>
     f88:	200000a4 	.word	0x200000a4

00000f8c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f8c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f8e:	2900      	cmp	r1, #0
     f90:	d001      	beq.n	f96 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     f92:	0018      	movs	r0, r3
     f94:	4770      	bx	lr
		return NULL;
     f96:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     f98:	281f      	cmp	r0, #31
     f9a:	d800      	bhi.n	f9e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     f9c:	4a02      	ldr	r2, [pc, #8]	; (fa8 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     f9e:	2301      	movs	r3, #1
     fa0:	4083      	lsls	r3, r0
     fa2:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     fa4:	2300      	movs	r3, #0
     fa6:	e7f4      	b.n	f92 <extint_chan_enable_callback+0x6>
     fa8:	40001800 	.word	0x40001800

00000fac <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     fac:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fae:	2200      	movs	r2, #0
     fb0:	4b10      	ldr	r3, [pc, #64]	; (ff4 <EIC_Handler+0x48>)
     fb2:	701a      	strb	r2, [r3, #0]
     fb4:	2300      	movs	r3, #0
     fb6:	4910      	ldr	r1, [pc, #64]	; (ff8 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     fb8:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     fba:	4e10      	ldr	r6, [pc, #64]	; (ffc <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fbc:	4c0d      	ldr	r4, [pc, #52]	; (ff4 <EIC_Handler+0x48>)
     fbe:	e00a      	b.n	fd6 <EIC_Handler+0x2a>
		return eics[eic_index];
     fc0:	490d      	ldr	r1, [pc, #52]	; (ff8 <EIC_Handler+0x4c>)
     fc2:	e008      	b.n	fd6 <EIC_Handler+0x2a>
     fc4:	7823      	ldrb	r3, [r4, #0]
     fc6:	3301      	adds	r3, #1
     fc8:	b2db      	uxtb	r3, r3
     fca:	7023      	strb	r3, [r4, #0]
     fcc:	2b0f      	cmp	r3, #15
     fce:	d810      	bhi.n	ff2 <EIC_Handler+0x46>
		return NULL;
     fd0:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     fd2:	2b1f      	cmp	r3, #31
     fd4:	d9f4      	bls.n	fc0 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     fd6:	0028      	movs	r0, r5
     fd8:	4018      	ands	r0, r3
     fda:	2201      	movs	r2, #1
     fdc:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     fde:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     fe0:	4210      	tst	r0, r2
     fe2:	d0ef      	beq.n	fc4 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     fe4:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     fe6:	009b      	lsls	r3, r3, #2
     fe8:	599b      	ldr	r3, [r3, r6]
     fea:	2b00      	cmp	r3, #0
     fec:	d0ea      	beq.n	fc4 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     fee:	4798      	blx	r3
     ff0:	e7e8      	b.n	fc4 <EIC_Handler+0x18>
			}
		}
	}
}
     ff2:	bd70      	pop	{r4, r5, r6, pc}
     ff4:	200001f4 	.word	0x200001f4
     ff8:	40001800 	.word	0x40001800
     ffc:	200000a4 	.word	0x200000a4

00001000 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1000:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1002:	2000      	movs	r0, #0
    1004:	4b08      	ldr	r3, [pc, #32]	; (1028 <delay_init+0x28>)
    1006:	4798      	blx	r3
    1008:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    100a:	4c08      	ldr	r4, [pc, #32]	; (102c <delay_init+0x2c>)
    100c:	21fa      	movs	r1, #250	; 0xfa
    100e:	0089      	lsls	r1, r1, #2
    1010:	47a0      	blx	r4
    1012:	4b07      	ldr	r3, [pc, #28]	; (1030 <delay_init+0x30>)
    1014:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1016:	4907      	ldr	r1, [pc, #28]	; (1034 <delay_init+0x34>)
    1018:	0028      	movs	r0, r5
    101a:	47a0      	blx	r4
    101c:	4b06      	ldr	r3, [pc, #24]	; (1038 <delay_init+0x38>)
    101e:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1020:	2205      	movs	r2, #5
    1022:	4b06      	ldr	r3, [pc, #24]	; (103c <delay_init+0x3c>)
    1024:	601a      	str	r2, [r3, #0]
}
    1026:	bd70      	pop	{r4, r5, r6, pc}
    1028:	0000141d 	.word	0x0000141d
    102c:	00001f81 	.word	0x00001f81
    1030:	20000000 	.word	0x20000000
    1034:	000f4240 	.word	0x000f4240
    1038:	20000004 	.word	0x20000004
    103c:	e000e010 	.word	0xe000e010

00001040 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1040:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1042:	4b08      	ldr	r3, [pc, #32]	; (1064 <delay_cycles_ms+0x24>)
    1044:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1046:	4a08      	ldr	r2, [pc, #32]	; (1068 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1048:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    104a:	2180      	movs	r1, #128	; 0x80
    104c:	0249      	lsls	r1, r1, #9
	while (n--) {
    104e:	3801      	subs	r0, #1
    1050:	d307      	bcc.n	1062 <delay_cycles_ms+0x22>
	if (n > 0) {
    1052:	2c00      	cmp	r4, #0
    1054:	d0fb      	beq.n	104e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    1056:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1058:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    105a:	6813      	ldr	r3, [r2, #0]
    105c:	420b      	tst	r3, r1
    105e:	d0fc      	beq.n	105a <delay_cycles_ms+0x1a>
    1060:	e7f5      	b.n	104e <delay_cycles_ms+0xe>
	}
}
    1062:	bd30      	pop	{r4, r5, pc}
    1064:	20000000 	.word	0x20000000
    1068:	e000e010 	.word	0xe000e010

0000106c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    106c:	b500      	push	{lr}
    106e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1070:	ab01      	add	r3, sp, #4
    1072:	2280      	movs	r2, #128	; 0x80
    1074:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1076:	780a      	ldrb	r2, [r1, #0]
    1078:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    107a:	784a      	ldrb	r2, [r1, #1]
    107c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    107e:	788a      	ldrb	r2, [r1, #2]
    1080:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1082:	0019      	movs	r1, r3
    1084:	4b01      	ldr	r3, [pc, #4]	; (108c <port_pin_set_config+0x20>)
    1086:	4798      	blx	r3
}
    1088:	b003      	add	sp, #12
    108a:	bd00      	pop	{pc}
    108c:	0000162d 	.word	0x0000162d

00001090 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1090:	4770      	bx	lr
	...

00001094 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1094:	4b0c      	ldr	r3, [pc, #48]	; (10c8 <cpu_irq_enter_critical+0x34>)
    1096:	681b      	ldr	r3, [r3, #0]
    1098:	2b00      	cmp	r3, #0
    109a:	d106      	bne.n	10aa <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    109c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    10a0:	2b00      	cmp	r3, #0
    10a2:	d007      	beq.n	10b4 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    10a4:	2200      	movs	r2, #0
    10a6:	4b09      	ldr	r3, [pc, #36]	; (10cc <cpu_irq_enter_critical+0x38>)
    10a8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    10aa:	4a07      	ldr	r2, [pc, #28]	; (10c8 <cpu_irq_enter_critical+0x34>)
    10ac:	6813      	ldr	r3, [r2, #0]
    10ae:	3301      	adds	r3, #1
    10b0:	6013      	str	r3, [r2, #0]
}
    10b2:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    10b4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    10b6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    10ba:	2200      	movs	r2, #0
    10bc:	4b04      	ldr	r3, [pc, #16]	; (10d0 <cpu_irq_enter_critical+0x3c>)
    10be:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    10c0:	3201      	adds	r2, #1
    10c2:	4b02      	ldr	r3, [pc, #8]	; (10cc <cpu_irq_enter_critical+0x38>)
    10c4:	701a      	strb	r2, [r3, #0]
    10c6:	e7f0      	b.n	10aa <cpu_irq_enter_critical+0x16>
    10c8:	20000084 	.word	0x20000084
    10cc:	20000088 	.word	0x20000088
    10d0:	20000008 	.word	0x20000008

000010d4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    10d4:	4b08      	ldr	r3, [pc, #32]	; (10f8 <cpu_irq_leave_critical+0x24>)
    10d6:	681a      	ldr	r2, [r3, #0]
    10d8:	3a01      	subs	r2, #1
    10da:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    10dc:	681b      	ldr	r3, [r3, #0]
    10de:	2b00      	cmp	r3, #0
    10e0:	d109      	bne.n	10f6 <cpu_irq_leave_critical+0x22>
    10e2:	4b06      	ldr	r3, [pc, #24]	; (10fc <cpu_irq_leave_critical+0x28>)
    10e4:	781b      	ldrb	r3, [r3, #0]
    10e6:	2b00      	cmp	r3, #0
    10e8:	d005      	beq.n	10f6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    10ea:	2201      	movs	r2, #1
    10ec:	4b04      	ldr	r3, [pc, #16]	; (1100 <cpu_irq_leave_critical+0x2c>)
    10ee:	701a      	strb	r2, [r3, #0]
    10f0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    10f4:	b662      	cpsie	i
	}
}
    10f6:	4770      	bx	lr
    10f8:	20000084 	.word	0x20000084
    10fc:	20000088 	.word	0x20000088
    1100:	20000008 	.word	0x20000008

00001104 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1104:	b510      	push	{r4, lr}
	switch (clock_source) {
    1106:	2807      	cmp	r0, #7
    1108:	d803      	bhi.n	1112 <system_clock_source_get_hz+0xe>
    110a:	0080      	lsls	r0, r0, #2
    110c:	4b16      	ldr	r3, [pc, #88]	; (1168 <system_clock_source_get_hz+0x64>)
    110e:	581b      	ldr	r3, [r3, r0]
    1110:	469f      	mov	pc, r3
		}

		return 48000000UL;

	default:
		return 0;
    1112:	2000      	movs	r0, #0
    1114:	e027      	b.n	1166 <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc.frequency;
    1116:	4b15      	ldr	r3, [pc, #84]	; (116c <system_clock_source_get_hz+0x68>)
    1118:	68d8      	ldr	r0, [r3, #12]
    111a:	e024      	b.n	1166 <system_clock_source_get_hz+0x62>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    111c:	4b14      	ldr	r3, [pc, #80]	; (1170 <system_clock_source_get_hz+0x6c>)
    111e:	6a1b      	ldr	r3, [r3, #32]
    1120:	059b      	lsls	r3, r3, #22
    1122:	0f9b      	lsrs	r3, r3, #30
    1124:	4813      	ldr	r0, [pc, #76]	; (1174 <system_clock_source_get_hz+0x70>)
    1126:	40d8      	lsrs	r0, r3
    1128:	e01d      	b.n	1166 <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc32k.frequency;
    112a:	4b10      	ldr	r3, [pc, #64]	; (116c <system_clock_source_get_hz+0x68>)
    112c:	6918      	ldr	r0, [r3, #16]
    112e:	e01a      	b.n	1166 <system_clock_source_get_hz+0x62>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1130:	4b0e      	ldr	r3, [pc, #56]	; (116c <system_clock_source_get_hz+0x68>)
    1132:	681b      	ldr	r3, [r3, #0]
			return 0;
    1134:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1136:	079b      	lsls	r3, r3, #30
    1138:	d515      	bpl.n	1166 <system_clock_source_get_hz+0x62>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    113a:	490d      	ldr	r1, [pc, #52]	; (1170 <system_clock_source_get_hz+0x6c>)
    113c:	2210      	movs	r2, #16
    113e:	68cb      	ldr	r3, [r1, #12]
    1140:	421a      	tst	r2, r3
    1142:	d0fc      	beq.n	113e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1144:	4b09      	ldr	r3, [pc, #36]	; (116c <system_clock_source_get_hz+0x68>)
    1146:	681b      	ldr	r3, [r3, #0]
    1148:	075b      	lsls	r3, r3, #29
    114a:	d401      	bmi.n	1150 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    114c:	480a      	ldr	r0, [pc, #40]	; (1178 <system_clock_source_get_hz+0x74>)
    114e:	e00a      	b.n	1166 <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1150:	2000      	movs	r0, #0
    1152:	4b0a      	ldr	r3, [pc, #40]	; (117c <system_clock_source_get_hz+0x78>)
    1154:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1156:	4b05      	ldr	r3, [pc, #20]	; (116c <system_clock_source_get_hz+0x68>)
    1158:	689b      	ldr	r3, [r3, #8]
    115a:	041b      	lsls	r3, r3, #16
    115c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    115e:	4358      	muls	r0, r3
    1160:	e001      	b.n	1166 <system_clock_source_get_hz+0x62>
		return 32768UL;
    1162:	2080      	movs	r0, #128	; 0x80
    1164:	0200      	lsls	r0, r0, #8
	}
}
    1166:	bd10      	pop	{r4, pc}
    1168:	000021b8 	.word	0x000021b8
    116c:	2000008c 	.word	0x2000008c
    1170:	40000800 	.word	0x40000800
    1174:	007a1200 	.word	0x007a1200
    1178:	02dc6c00 	.word	0x02dc6c00
    117c:	00001551 	.word	0x00001551

00001180 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1180:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1182:	490c      	ldr	r1, [pc, #48]	; (11b4 <system_clock_source_osc8m_set_config+0x34>)
    1184:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1186:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1188:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    118a:	7840      	ldrb	r0, [r0, #1]
    118c:	2201      	movs	r2, #1
    118e:	4010      	ands	r0, r2
    1190:	0180      	lsls	r0, r0, #6
    1192:	2640      	movs	r6, #64	; 0x40
    1194:	43b3      	bics	r3, r6
    1196:	4303      	orrs	r3, r0
    1198:	402a      	ands	r2, r5
    119a:	01d2      	lsls	r2, r2, #7
    119c:	2080      	movs	r0, #128	; 0x80
    119e:	4383      	bics	r3, r0
    11a0:	4313      	orrs	r3, r2
    11a2:	2203      	movs	r2, #3
    11a4:	4022      	ands	r2, r4
    11a6:	0212      	lsls	r2, r2, #8
    11a8:	4803      	ldr	r0, [pc, #12]	; (11b8 <system_clock_source_osc8m_set_config+0x38>)
    11aa:	4003      	ands	r3, r0
    11ac:	4313      	orrs	r3, r2
    11ae:	620b      	str	r3, [r1, #32]
}
    11b0:	bd70      	pop	{r4, r5, r6, pc}
    11b2:	46c0      	nop			; (mov r8, r8)
    11b4:	40000800 	.word	0x40000800
    11b8:	fffffcff 	.word	0xfffffcff

000011bc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    11bc:	2807      	cmp	r0, #7
    11be:	d803      	bhi.n	11c8 <system_clock_source_enable+0xc>
    11c0:	0080      	lsls	r0, r0, #2
    11c2:	4b1e      	ldr	r3, [pc, #120]	; (123c <system_clock_source_enable+0x80>)
    11c4:	581b      	ldr	r3, [r3, r0]
    11c6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    11c8:	2017      	movs	r0, #23
    11ca:	e036      	b.n	123a <system_clock_source_enable+0x7e>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    11cc:	4a1c      	ldr	r2, [pc, #112]	; (1240 <system_clock_source_enable+0x84>)
    11ce:	6a13      	ldr	r3, [r2, #32]
    11d0:	2102      	movs	r1, #2
    11d2:	430b      	orrs	r3, r1
    11d4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    11d6:	2000      	movs	r0, #0
    11d8:	e02f      	b.n	123a <system_clock_source_enable+0x7e>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    11da:	4a19      	ldr	r2, [pc, #100]	; (1240 <system_clock_source_enable+0x84>)
    11dc:	6993      	ldr	r3, [r2, #24]
    11de:	2102      	movs	r1, #2
    11e0:	430b      	orrs	r3, r1
    11e2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    11e4:	2000      	movs	r0, #0
		break;
    11e6:	e028      	b.n	123a <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    11e8:	4a15      	ldr	r2, [pc, #84]	; (1240 <system_clock_source_enable+0x84>)
    11ea:	8a13      	ldrh	r3, [r2, #16]
    11ec:	2102      	movs	r1, #2
    11ee:	430b      	orrs	r3, r1
    11f0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    11f2:	2000      	movs	r0, #0
		break;
    11f4:	e021      	b.n	123a <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    11f6:	4a12      	ldr	r2, [pc, #72]	; (1240 <system_clock_source_enable+0x84>)
    11f8:	8a93      	ldrh	r3, [r2, #20]
    11fa:	2102      	movs	r1, #2
    11fc:	430b      	orrs	r3, r1
    11fe:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1200:	2000      	movs	r0, #0
		break;
    1202:	e01a      	b.n	123a <system_clock_source_enable+0x7e>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1204:	4b0f      	ldr	r3, [pc, #60]	; (1244 <system_clock_source_enable+0x88>)
    1206:	681a      	ldr	r2, [r3, #0]
    1208:	2102      	movs	r1, #2
    120a:	430a      	orrs	r2, r1
    120c:	601a      	str	r2, [r3, #0]
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    120e:	681b      	ldr	r3, [r3, #0]
    1210:	4a0d      	ldr	r2, [pc, #52]	; (1248 <system_clock_source_enable+0x8c>)
    1212:	4013      	ands	r3, r2
    1214:	4a0a      	ldr	r2, [pc, #40]	; (1240 <system_clock_source_enable+0x84>)
    1216:	8493      	strh	r3, [r2, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1218:	0011      	movs	r1, r2
    121a:	2210      	movs	r2, #16
    121c:	68cb      	ldr	r3, [r1, #12]
    121e:	421a      	tst	r2, r3
    1220:	d0fc      	beq.n	121c <system_clock_source_enable+0x60>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1222:	4a08      	ldr	r2, [pc, #32]	; (1244 <system_clock_source_enable+0x88>)
    1224:	6891      	ldr	r1, [r2, #8]
    1226:	4b06      	ldr	r3, [pc, #24]	; (1240 <system_clock_source_enable+0x84>)
    1228:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    122a:	6851      	ldr	r1, [r2, #4]
    122c:	6299      	str	r1, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    122e:	6812      	ldr	r2, [r2, #0]
    1230:	b292      	uxth	r2, r2
    1232:	849a      	strh	r2, [r3, #36]	; 0x24
	return STATUS_OK;
    1234:	2000      	movs	r0, #0
    1236:	e000      	b.n	123a <system_clock_source_enable+0x7e>
		return STATUS_OK;
    1238:	2000      	movs	r0, #0
}
    123a:	4770      	bx	lr
    123c:	000021d8 	.word	0x000021d8
    1240:	40000800 	.word	0x40000800
    1244:	2000008c 	.word	0x2000008c
    1248:	0000ff7f 	.word	0x0000ff7f

0000124c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    124c:	b5f0      	push	{r4, r5, r6, r7, lr}
    124e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1250:	22c2      	movs	r2, #194	; 0xc2
    1252:	00d2      	lsls	r2, r2, #3
    1254:	4b20      	ldr	r3, [pc, #128]	; (12d8 <system_clock_init+0x8c>)
    1256:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1258:	4a20      	ldr	r2, [pc, #128]	; (12dc <system_clock_init+0x90>)
    125a:	6853      	ldr	r3, [r2, #4]
    125c:	211e      	movs	r1, #30
    125e:	438b      	bics	r3, r1
    1260:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    1262:	2302      	movs	r3, #2
    1264:	466a      	mov	r2, sp
    1266:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1268:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    126a:	4d1d      	ldr	r5, [pc, #116]	; (12e0 <system_clock_init+0x94>)
    126c:	b2e0      	uxtb	r0, r4
    126e:	4669      	mov	r1, sp
    1270:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1272:	3401      	adds	r4, #1
    1274:	2c1c      	cmp	r4, #28
    1276:	d1f9      	bne.n	126c <system_clock_init+0x20>
	config->run_in_standby  = false;
    1278:	a803      	add	r0, sp, #12
    127a:	2400      	movs	r4, #0
    127c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    127e:	2501      	movs	r5, #1
    1280:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1282:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1284:	4b17      	ldr	r3, [pc, #92]	; (12e4 <system_clock_init+0x98>)
    1286:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1288:	2006      	movs	r0, #6
    128a:	4b17      	ldr	r3, [pc, #92]	; (12e8 <system_clock_init+0x9c>)
    128c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    128e:	4b17      	ldr	r3, [pc, #92]	; (12ec <system_clock_init+0xa0>)
    1290:	4798      	blx	r3
	config->division_factor    = 1;
    1292:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1294:	466b      	mov	r3, sp
    1296:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    1298:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    129a:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    129c:	2305      	movs	r3, #5
    129e:	466a      	mov	r2, sp
    12a0:	7013      	strb	r3, [r2, #0]
    12a2:	4669      	mov	r1, sp
    12a4:	2001      	movs	r0, #1
    12a6:	4f12      	ldr	r7, [pc, #72]	; (12f0 <system_clock_init+0xa4>)
    12a8:	47b8      	blx	r7
    12aa:	2001      	movs	r0, #1
    12ac:	4e11      	ldr	r6, [pc, #68]	; (12f4 <system_clock_init+0xa8>)
    12ae:	47b0      	blx	r6
	PM->CPUSEL.reg = (uint32_t)divider;
    12b0:	4b11      	ldr	r3, [pc, #68]	; (12f8 <system_clock_init+0xac>)
    12b2:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    12b4:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    12b6:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    12b8:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    12ba:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    12bc:	466b      	mov	r3, sp
    12be:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    12c0:	2306      	movs	r3, #6
    12c2:	466a      	mov	r2, sp
    12c4:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    12c6:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    12c8:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    12ca:	4669      	mov	r1, sp
    12cc:	2000      	movs	r0, #0
    12ce:	47b8      	blx	r7
    12d0:	2000      	movs	r0, #0
    12d2:	47b0      	blx	r6
#endif
}
    12d4:	b005      	add	sp, #20
    12d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12d8:	40000800 	.word	0x40000800
    12dc:	41004000 	.word	0x41004000
    12e0:	00001535 	.word	0x00001535
    12e4:	00001181 	.word	0x00001181
    12e8:	000011bd 	.word	0x000011bd
    12ec:	000012fd 	.word	0x000012fd
    12f0:	00001321 	.word	0x00001321
    12f4:	000013d9 	.word	0x000013d9
    12f8:	40000400 	.word	0x40000400

000012fc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    12fc:	4a06      	ldr	r2, [pc, #24]	; (1318 <system_gclk_init+0x1c>)
    12fe:	6993      	ldr	r3, [r2, #24]
    1300:	2108      	movs	r1, #8
    1302:	430b      	orrs	r3, r1
    1304:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1306:	2201      	movs	r2, #1
    1308:	4b04      	ldr	r3, [pc, #16]	; (131c <system_gclk_init+0x20>)
    130a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    130c:	0019      	movs	r1, r3
    130e:	780b      	ldrb	r3, [r1, #0]
    1310:	4213      	tst	r3, r2
    1312:	d1fc      	bne.n	130e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1314:	4770      	bx	lr
    1316:	46c0      	nop			; (mov r8, r8)
    1318:	40000400 	.word	0x40000400
    131c:	40000c00 	.word	0x40000c00

00001320 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1320:	b570      	push	{r4, r5, r6, lr}
    1322:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1324:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1326:	780d      	ldrb	r5, [r1, #0]
    1328:	022d      	lsls	r5, r5, #8
    132a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    132c:	784b      	ldrb	r3, [r1, #1]
    132e:	2b00      	cmp	r3, #0
    1330:	d002      	beq.n	1338 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1332:	2380      	movs	r3, #128	; 0x80
    1334:	02db      	lsls	r3, r3, #11
    1336:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1338:	7a4b      	ldrb	r3, [r1, #9]
    133a:	2b00      	cmp	r3, #0
    133c:	d002      	beq.n	1344 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    133e:	2380      	movs	r3, #128	; 0x80
    1340:	031b      	lsls	r3, r3, #12
    1342:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1344:	6848      	ldr	r0, [r1, #4]
    1346:	2801      	cmp	r0, #1
    1348:	d910      	bls.n	136c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    134a:	1e43      	subs	r3, r0, #1
    134c:	4218      	tst	r0, r3
    134e:	d134      	bne.n	13ba <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1350:	2802      	cmp	r0, #2
    1352:	d930      	bls.n	13b6 <system_gclk_gen_set_config+0x96>
    1354:	2302      	movs	r3, #2
    1356:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1358:	3201      	adds	r2, #1
						mask <<= 1) {
    135a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    135c:	4298      	cmp	r0, r3
    135e:	d8fb      	bhi.n	1358 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1360:	0212      	lsls	r2, r2, #8
    1362:	4332      	orrs	r2, r6
    1364:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1366:	2380      	movs	r3, #128	; 0x80
    1368:	035b      	lsls	r3, r3, #13
    136a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    136c:	7a0b      	ldrb	r3, [r1, #8]
    136e:	2b00      	cmp	r3, #0
    1370:	d002      	beq.n	1378 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1372:	2380      	movs	r3, #128	; 0x80
    1374:	039b      	lsls	r3, r3, #14
    1376:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1378:	4a13      	ldr	r2, [pc, #76]	; (13c8 <system_gclk_gen_set_config+0xa8>)
    137a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    137c:	b25b      	sxtb	r3, r3
    137e:	2b00      	cmp	r3, #0
    1380:	dbfb      	blt.n	137a <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1382:	4b12      	ldr	r3, [pc, #72]	; (13cc <system_gclk_gen_set_config+0xac>)
    1384:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1386:	4b12      	ldr	r3, [pc, #72]	; (13d0 <system_gclk_gen_set_config+0xb0>)
    1388:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    138a:	4a0f      	ldr	r2, [pc, #60]	; (13c8 <system_gclk_gen_set_config+0xa8>)
    138c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    138e:	b25b      	sxtb	r3, r3
    1390:	2b00      	cmp	r3, #0
    1392:	dbfb      	blt.n	138c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1394:	4b0c      	ldr	r3, [pc, #48]	; (13c8 <system_gclk_gen_set_config+0xa8>)
    1396:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1398:	001a      	movs	r2, r3
    139a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    139c:	b25b      	sxtb	r3, r3
    139e:	2b00      	cmp	r3, #0
    13a0:	dbfb      	blt.n	139a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    13a2:	4a09      	ldr	r2, [pc, #36]	; (13c8 <system_gclk_gen_set_config+0xa8>)
    13a4:	6853      	ldr	r3, [r2, #4]
    13a6:	2180      	movs	r1, #128	; 0x80
    13a8:	0249      	lsls	r1, r1, #9
    13aa:	400b      	ands	r3, r1
    13ac:	431d      	orrs	r5, r3
    13ae:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    13b0:	4b08      	ldr	r3, [pc, #32]	; (13d4 <system_gclk_gen_set_config+0xb4>)
    13b2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    13b4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    13b6:	2200      	movs	r2, #0
    13b8:	e7d2      	b.n	1360 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    13ba:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    13bc:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    13be:	2380      	movs	r3, #128	; 0x80
    13c0:	029b      	lsls	r3, r3, #10
    13c2:	431d      	orrs	r5, r3
    13c4:	e7d2      	b.n	136c <system_gclk_gen_set_config+0x4c>
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	40000c00 	.word	0x40000c00
    13cc:	00001095 	.word	0x00001095
    13d0:	40000c08 	.word	0x40000c08
    13d4:	000010d5 	.word	0x000010d5

000013d8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    13d8:	b510      	push	{r4, lr}
    13da:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13dc:	4a0b      	ldr	r2, [pc, #44]	; (140c <system_gclk_gen_enable+0x34>)
    13de:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    13e0:	b25b      	sxtb	r3, r3
    13e2:	2b00      	cmp	r3, #0
    13e4:	dbfb      	blt.n	13de <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    13e6:	4b0a      	ldr	r3, [pc, #40]	; (1410 <system_gclk_gen_enable+0x38>)
    13e8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    13ea:	4b0a      	ldr	r3, [pc, #40]	; (1414 <system_gclk_gen_enable+0x3c>)
    13ec:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    13ee:	4a07      	ldr	r2, [pc, #28]	; (140c <system_gclk_gen_enable+0x34>)
    13f0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    13f2:	b25b      	sxtb	r3, r3
    13f4:	2b00      	cmp	r3, #0
    13f6:	dbfb      	blt.n	13f0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    13f8:	4a04      	ldr	r2, [pc, #16]	; (140c <system_gclk_gen_enable+0x34>)
    13fa:	6851      	ldr	r1, [r2, #4]
    13fc:	2380      	movs	r3, #128	; 0x80
    13fe:	025b      	lsls	r3, r3, #9
    1400:	430b      	orrs	r3, r1
    1402:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1404:	4b04      	ldr	r3, [pc, #16]	; (1418 <system_gclk_gen_enable+0x40>)
    1406:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1408:	bd10      	pop	{r4, pc}
    140a:	46c0      	nop			; (mov r8, r8)
    140c:	40000c00 	.word	0x40000c00
    1410:	00001095 	.word	0x00001095
    1414:	40000c04 	.word	0x40000c04
    1418:	000010d5 	.word	0x000010d5

0000141c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    141c:	b570      	push	{r4, r5, r6, lr}
    141e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1420:	4a1a      	ldr	r2, [pc, #104]	; (148c <system_gclk_gen_get_hz+0x70>)
    1422:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1424:	b25b      	sxtb	r3, r3
    1426:	2b00      	cmp	r3, #0
    1428:	dbfb      	blt.n	1422 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    142a:	4b19      	ldr	r3, [pc, #100]	; (1490 <system_gclk_gen_get_hz+0x74>)
    142c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    142e:	4b19      	ldr	r3, [pc, #100]	; (1494 <system_gclk_gen_get_hz+0x78>)
    1430:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1432:	4a16      	ldr	r2, [pc, #88]	; (148c <system_gclk_gen_get_hz+0x70>)
    1434:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1436:	b25b      	sxtb	r3, r3
    1438:	2b00      	cmp	r3, #0
    143a:	dbfb      	blt.n	1434 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    143c:	4e13      	ldr	r6, [pc, #76]	; (148c <system_gclk_gen_get_hz+0x70>)
    143e:	6870      	ldr	r0, [r6, #4]
    1440:	04c0      	lsls	r0, r0, #19
    1442:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1444:	4b14      	ldr	r3, [pc, #80]	; (1498 <system_gclk_gen_get_hz+0x7c>)
    1446:	4798      	blx	r3
    1448:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    144a:	4b12      	ldr	r3, [pc, #72]	; (1494 <system_gclk_gen_get_hz+0x78>)
    144c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    144e:	6876      	ldr	r6, [r6, #4]
    1450:	02f6      	lsls	r6, r6, #11
    1452:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1454:	4b11      	ldr	r3, [pc, #68]	; (149c <system_gclk_gen_get_hz+0x80>)
    1456:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1458:	4a0c      	ldr	r2, [pc, #48]	; (148c <system_gclk_gen_get_hz+0x70>)
    145a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    145c:	b25b      	sxtb	r3, r3
    145e:	2b00      	cmp	r3, #0
    1460:	dbfb      	blt.n	145a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1462:	4b0a      	ldr	r3, [pc, #40]	; (148c <system_gclk_gen_get_hz+0x70>)
    1464:	689c      	ldr	r4, [r3, #8]
    1466:	0224      	lsls	r4, r4, #8
    1468:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    146a:	4b0d      	ldr	r3, [pc, #52]	; (14a0 <system_gclk_gen_get_hz+0x84>)
    146c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    146e:	2e00      	cmp	r6, #0
    1470:	d107      	bne.n	1482 <system_gclk_gen_get_hz+0x66>
    1472:	2c01      	cmp	r4, #1
    1474:	d907      	bls.n	1486 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1476:	0021      	movs	r1, r4
    1478:	0028      	movs	r0, r5
    147a:	4b0a      	ldr	r3, [pc, #40]	; (14a4 <system_gclk_gen_get_hz+0x88>)
    147c:	4798      	blx	r3
    147e:	0005      	movs	r5, r0
    1480:	e001      	b.n	1486 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1482:	3401      	adds	r4, #1
    1484:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1486:	0028      	movs	r0, r5
    1488:	bd70      	pop	{r4, r5, r6, pc}
    148a:	46c0      	nop			; (mov r8, r8)
    148c:	40000c00 	.word	0x40000c00
    1490:	00001095 	.word	0x00001095
    1494:	40000c04 	.word	0x40000c04
    1498:	00001105 	.word	0x00001105
    149c:	40000c08 	.word	0x40000c08
    14a0:	000010d5 	.word	0x000010d5
    14a4:	00001f81 	.word	0x00001f81

000014a8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    14a8:	b510      	push	{r4, lr}
    14aa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    14ac:	4b06      	ldr	r3, [pc, #24]	; (14c8 <system_gclk_chan_enable+0x20>)
    14ae:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    14b0:	4b06      	ldr	r3, [pc, #24]	; (14cc <system_gclk_chan_enable+0x24>)
    14b2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    14b4:	4a06      	ldr	r2, [pc, #24]	; (14d0 <system_gclk_chan_enable+0x28>)
    14b6:	8853      	ldrh	r3, [r2, #2]
    14b8:	2180      	movs	r1, #128	; 0x80
    14ba:	01c9      	lsls	r1, r1, #7
    14bc:	430b      	orrs	r3, r1
    14be:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    14c0:	4b04      	ldr	r3, [pc, #16]	; (14d4 <system_gclk_chan_enable+0x2c>)
    14c2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    14c4:	bd10      	pop	{r4, pc}
    14c6:	46c0      	nop			; (mov r8, r8)
    14c8:	00001095 	.word	0x00001095
    14cc:	40000c02 	.word	0x40000c02
    14d0:	40000c00 	.word	0x40000c00
    14d4:	000010d5 	.word	0x000010d5

000014d8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    14d8:	b510      	push	{r4, lr}
    14da:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    14dc:	4b0f      	ldr	r3, [pc, #60]	; (151c <system_gclk_chan_disable+0x44>)
    14de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    14e0:	4b0f      	ldr	r3, [pc, #60]	; (1520 <system_gclk_chan_disable+0x48>)
    14e2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    14e4:	4a0f      	ldr	r2, [pc, #60]	; (1524 <system_gclk_chan_disable+0x4c>)
    14e6:	8853      	ldrh	r3, [r2, #2]
    14e8:	051b      	lsls	r3, r3, #20
    14ea:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    14ec:	8853      	ldrh	r3, [r2, #2]
    14ee:	490e      	ldr	r1, [pc, #56]	; (1528 <system_gclk_chan_disable+0x50>)
    14f0:	400b      	ands	r3, r1
    14f2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    14f4:	8853      	ldrh	r3, [r2, #2]
    14f6:	490d      	ldr	r1, [pc, #52]	; (152c <system_gclk_chan_disable+0x54>)
    14f8:	400b      	ands	r3, r1
    14fa:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    14fc:	0011      	movs	r1, r2
    14fe:	2280      	movs	r2, #128	; 0x80
    1500:	01d2      	lsls	r2, r2, #7
    1502:	884b      	ldrh	r3, [r1, #2]
    1504:	4213      	tst	r3, r2
    1506:	d1fc      	bne.n	1502 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1508:	4906      	ldr	r1, [pc, #24]	; (1524 <system_gclk_chan_disable+0x4c>)
    150a:	884a      	ldrh	r2, [r1, #2]
    150c:	0203      	lsls	r3, r0, #8
    150e:	4806      	ldr	r0, [pc, #24]	; (1528 <system_gclk_chan_disable+0x50>)
    1510:	4002      	ands	r2, r0
    1512:	4313      	orrs	r3, r2
    1514:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1516:	4b06      	ldr	r3, [pc, #24]	; (1530 <system_gclk_chan_disable+0x58>)
    1518:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    151a:	bd10      	pop	{r4, pc}
    151c:	00001095 	.word	0x00001095
    1520:	40000c02 	.word	0x40000c02
    1524:	40000c00 	.word	0x40000c00
    1528:	fffff0ff 	.word	0xfffff0ff
    152c:	ffffbfff 	.word	0xffffbfff
    1530:	000010d5 	.word	0x000010d5

00001534 <system_gclk_chan_set_config>:
{
    1534:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1536:	780c      	ldrb	r4, [r1, #0]
    1538:	0224      	lsls	r4, r4, #8
    153a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    153c:	4b02      	ldr	r3, [pc, #8]	; (1548 <system_gclk_chan_set_config+0x14>)
    153e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1540:	b2a4      	uxth	r4, r4
    1542:	4b02      	ldr	r3, [pc, #8]	; (154c <system_gclk_chan_set_config+0x18>)
    1544:	805c      	strh	r4, [r3, #2]
}
    1546:	bd10      	pop	{r4, pc}
    1548:	000014d9 	.word	0x000014d9
    154c:	40000c00 	.word	0x40000c00

00001550 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1550:	b510      	push	{r4, lr}
    1552:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1554:	4b06      	ldr	r3, [pc, #24]	; (1570 <system_gclk_chan_get_hz+0x20>)
    1556:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1558:	4b06      	ldr	r3, [pc, #24]	; (1574 <system_gclk_chan_get_hz+0x24>)
    155a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    155c:	4b06      	ldr	r3, [pc, #24]	; (1578 <system_gclk_chan_get_hz+0x28>)
    155e:	885c      	ldrh	r4, [r3, #2]
    1560:	0524      	lsls	r4, r4, #20
    1562:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1564:	4b05      	ldr	r3, [pc, #20]	; (157c <system_gclk_chan_get_hz+0x2c>)
    1566:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1568:	0020      	movs	r0, r4
    156a:	4b05      	ldr	r3, [pc, #20]	; (1580 <system_gclk_chan_get_hz+0x30>)
    156c:	4798      	blx	r3
}
    156e:	bd10      	pop	{r4, pc}
    1570:	00001095 	.word	0x00001095
    1574:	40000c02 	.word	0x40000c02
    1578:	40000c00 	.word	0x40000c00
    157c:	000010d5 	.word	0x000010d5
    1580:	0000141d 	.word	0x0000141d

00001584 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1584:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1586:	78d3      	ldrb	r3, [r2, #3]
    1588:	2b00      	cmp	r3, #0
    158a:	d135      	bne.n	15f8 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    158c:	7813      	ldrb	r3, [r2, #0]
    158e:	2b80      	cmp	r3, #128	; 0x80
    1590:	d029      	beq.n	15e6 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1592:	061b      	lsls	r3, r3, #24
    1594:	2480      	movs	r4, #128	; 0x80
    1596:	0264      	lsls	r4, r4, #9
    1598:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    159a:	7854      	ldrb	r4, [r2, #1]
    159c:	2502      	movs	r5, #2
    159e:	43ac      	bics	r4, r5
    15a0:	d106      	bne.n	15b0 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    15a2:	7894      	ldrb	r4, [r2, #2]
    15a4:	2c00      	cmp	r4, #0
    15a6:	d120      	bne.n	15ea <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    15a8:	2480      	movs	r4, #128	; 0x80
    15aa:	02a4      	lsls	r4, r4, #10
    15ac:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    15ae:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    15b0:	7854      	ldrb	r4, [r2, #1]
    15b2:	3c01      	subs	r4, #1
    15b4:	2c01      	cmp	r4, #1
    15b6:	d91c      	bls.n	15f2 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    15b8:	040d      	lsls	r5, r1, #16
    15ba:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    15bc:	24a0      	movs	r4, #160	; 0xa0
    15be:	05e4      	lsls	r4, r4, #23
    15c0:	432c      	orrs	r4, r5
    15c2:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15c4:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    15c6:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    15c8:	24d0      	movs	r4, #208	; 0xd0
    15ca:	0624      	lsls	r4, r4, #24
    15cc:	432c      	orrs	r4, r5
    15ce:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    15d0:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    15d2:	78d4      	ldrb	r4, [r2, #3]
    15d4:	2c00      	cmp	r4, #0
    15d6:	d122      	bne.n	161e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    15d8:	035b      	lsls	r3, r3, #13
    15da:	d51c      	bpl.n	1616 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    15dc:	7893      	ldrb	r3, [r2, #2]
    15de:	2b01      	cmp	r3, #1
    15e0:	d01e      	beq.n	1620 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    15e2:	6141      	str	r1, [r0, #20]
    15e4:	e017      	b.n	1616 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    15e6:	2300      	movs	r3, #0
    15e8:	e7d7      	b.n	159a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    15ea:	24c0      	movs	r4, #192	; 0xc0
    15ec:	02e4      	lsls	r4, r4, #11
    15ee:	4323      	orrs	r3, r4
    15f0:	e7dd      	b.n	15ae <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    15f2:	4c0d      	ldr	r4, [pc, #52]	; (1628 <_system_pinmux_config+0xa4>)
    15f4:	4023      	ands	r3, r4
    15f6:	e7df      	b.n	15b8 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    15f8:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    15fa:	040c      	lsls	r4, r1, #16
    15fc:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    15fe:	23a0      	movs	r3, #160	; 0xa0
    1600:	05db      	lsls	r3, r3, #23
    1602:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1604:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1606:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1608:	23d0      	movs	r3, #208	; 0xd0
    160a:	061b      	lsls	r3, r3, #24
    160c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    160e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1610:	78d3      	ldrb	r3, [r2, #3]
    1612:	2b00      	cmp	r3, #0
    1614:	d103      	bne.n	161e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1616:	7853      	ldrb	r3, [r2, #1]
    1618:	3b01      	subs	r3, #1
    161a:	2b01      	cmp	r3, #1
    161c:	d902      	bls.n	1624 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    161e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1620:	6181      	str	r1, [r0, #24]
    1622:	e7f8      	b.n	1616 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1624:	6081      	str	r1, [r0, #8]
}
    1626:	e7fa      	b.n	161e <_system_pinmux_config+0x9a>
    1628:	fffbffff 	.word	0xfffbffff

0000162c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    162c:	b510      	push	{r4, lr}
    162e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1630:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1632:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1634:	2900      	cmp	r1, #0
    1636:	d104      	bne.n	1642 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1638:	0943      	lsrs	r3, r0, #5
    163a:	01db      	lsls	r3, r3, #7
    163c:	4905      	ldr	r1, [pc, #20]	; (1654 <system_pinmux_pin_set_config+0x28>)
    163e:	468c      	mov	ip, r1
    1640:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1642:	241f      	movs	r4, #31
    1644:	4020      	ands	r0, r4
    1646:	2101      	movs	r1, #1
    1648:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    164a:	0018      	movs	r0, r3
    164c:	4b02      	ldr	r3, [pc, #8]	; (1658 <system_pinmux_pin_set_config+0x2c>)
    164e:	4798      	blx	r3
}
    1650:	bd10      	pop	{r4, pc}
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	41004400 	.word	0x41004400
    1658:	00001585 	.word	0x00001585

0000165c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    165c:	4770      	bx	lr
	...

00001660 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1660:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1662:	4b05      	ldr	r3, [pc, #20]	; (1678 <system_init+0x18>)
    1664:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1666:	4b05      	ldr	r3, [pc, #20]	; (167c <system_init+0x1c>)
    1668:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    166a:	4b05      	ldr	r3, [pc, #20]	; (1680 <system_init+0x20>)
    166c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    166e:	4b05      	ldr	r3, [pc, #20]	; (1684 <system_init+0x24>)
    1670:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1672:	4b05      	ldr	r3, [pc, #20]	; (1688 <system_init+0x28>)
    1674:	4798      	blx	r3
}
    1676:	bd10      	pop	{r4, pc}
    1678:	0000124d 	.word	0x0000124d
    167c:	00001091 	.word	0x00001091
    1680:	0000165d 	.word	0x0000165d
    1684:	0000011d 	.word	0x0000011d
    1688:	0000165d 	.word	0x0000165d

0000168c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    168c:	e7fe      	b.n	168c <Dummy_Handler>
	...

00001690 <Reset_Handler>:
{
    1690:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    1692:	4a1a      	ldr	r2, [pc, #104]	; (16fc <Reset_Handler+0x6c>)
    1694:	4b1a      	ldr	r3, [pc, #104]	; (1700 <Reset_Handler+0x70>)
    1696:	429a      	cmp	r2, r3
    1698:	d011      	beq.n	16be <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    169a:	001a      	movs	r2, r3
    169c:	4b19      	ldr	r3, [pc, #100]	; (1704 <Reset_Handler+0x74>)
    169e:	429a      	cmp	r2, r3
    16a0:	d20d      	bcs.n	16be <Reset_Handler+0x2e>
    16a2:	4a19      	ldr	r2, [pc, #100]	; (1708 <Reset_Handler+0x78>)
    16a4:	3303      	adds	r3, #3
    16a6:	1a9b      	subs	r3, r3, r2
    16a8:	089b      	lsrs	r3, r3, #2
    16aa:	3301      	adds	r3, #1
    16ac:	009b      	lsls	r3, r3, #2
    16ae:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    16b0:	4813      	ldr	r0, [pc, #76]	; (1700 <Reset_Handler+0x70>)
    16b2:	4912      	ldr	r1, [pc, #72]	; (16fc <Reset_Handler+0x6c>)
    16b4:	588c      	ldr	r4, [r1, r2]
    16b6:	5084      	str	r4, [r0, r2]
    16b8:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    16ba:	429a      	cmp	r2, r3
    16bc:	d1fa      	bne.n	16b4 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    16be:	4a13      	ldr	r2, [pc, #76]	; (170c <Reset_Handler+0x7c>)
    16c0:	4b13      	ldr	r3, [pc, #76]	; (1710 <Reset_Handler+0x80>)
    16c2:	429a      	cmp	r2, r3
    16c4:	d20a      	bcs.n	16dc <Reset_Handler+0x4c>
    16c6:	43d3      	mvns	r3, r2
    16c8:	4911      	ldr	r1, [pc, #68]	; (1710 <Reset_Handler+0x80>)
    16ca:	185b      	adds	r3, r3, r1
    16cc:	2103      	movs	r1, #3
    16ce:	438b      	bics	r3, r1
    16d0:	3304      	adds	r3, #4
    16d2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    16d4:	2100      	movs	r1, #0
    16d6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    16d8:	4293      	cmp	r3, r2
    16da:	d1fc      	bne.n	16d6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    16dc:	4a0d      	ldr	r2, [pc, #52]	; (1714 <Reset_Handler+0x84>)
    16de:	21ff      	movs	r1, #255	; 0xff
    16e0:	4b0d      	ldr	r3, [pc, #52]	; (1718 <Reset_Handler+0x88>)
    16e2:	438b      	bics	r3, r1
    16e4:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    16e6:	4a0d      	ldr	r2, [pc, #52]	; (171c <Reset_Handler+0x8c>)
    16e8:	6853      	ldr	r3, [r2, #4]
    16ea:	397f      	subs	r1, #127	; 0x7f
    16ec:	430b      	orrs	r3, r1
    16ee:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    16f0:	4b0b      	ldr	r3, [pc, #44]	; (1720 <Reset_Handler+0x90>)
    16f2:	4798      	blx	r3
        main();
    16f4:	4b0b      	ldr	r3, [pc, #44]	; (1724 <Reset_Handler+0x94>)
    16f6:	4798      	blx	r3
    16f8:	e7fe      	b.n	16f8 <Reset_Handler+0x68>
    16fa:	46c0      	nop			; (mov r8, r8)
    16fc:	000022b4 	.word	0x000022b4
    1700:	20000000 	.word	0x20000000
    1704:	2000004c 	.word	0x2000004c
    1708:	20000004 	.word	0x20000004
    170c:	2000004c 	.word	0x2000004c
    1710:	200001f8 	.word	0x200001f8
    1714:	e000ed00 	.word	0xe000ed00
    1718:	00000000 	.word	0x00000000
    171c:	41004000 	.word	0x41004000
    1720:	000020ed 	.word	0x000020ed
    1724:	00001f31 	.word	0x00001f31

00001728 <usart_write_callback>:

static void usart_write_callback(struct usart_module *const usart_module)
{
	//port_pin_toggle_output_level(LED_PIN);
	//port_pin_set_output_level(LED_PIN, false);
}
    1728:	4770      	bx	lr
	...

0000172c <usart_read_callback>:
{
    172c:	b510      	push	{r4, lr}
	BLE_ID_list CommandId = ble_rx_buffer[3];
    172e:	4b17      	ldr	r3, [pc, #92]	; (178c <usart_read_callback+0x60>)
    1730:	78db      	ldrb	r3, [r3, #3]
    1732:	b2db      	uxtb	r3, r3
	switch(CommandId)
    1734:	2b51      	cmp	r3, #81	; 0x51
    1736:	d016      	beq.n	1766 <usart_read_callback+0x3a>
    1738:	d90b      	bls.n	1752 <usart_read_callback+0x26>
    173a:	2b81      	cmp	r3, #129	; 0x81
    173c:	d01b      	beq.n	1776 <usart_read_callback+0x4a>
    173e:	2bc1      	cmp	r3, #193	; 0xc1
    1740:	d110      	bne.n	1764 <usart_read_callback+0x38>
				ble_transmitbuff[3] = 0xC1;
    1742:	4913      	ldr	r1, [pc, #76]	; (1790 <usart_read_callback+0x64>)
    1744:	23c1      	movs	r3, #193	; 0xc1
    1746:	70cb      	strb	r3, [r1, #3]
				usart_write_buffer_job(&usart_ble_instance, (uint8_t *)ble_transmitbuff, 20);
    1748:	2214      	movs	r2, #20
    174a:	4812      	ldr	r0, [pc, #72]	; (1794 <usart_read_callback+0x68>)
    174c:	4b12      	ldr	r3, [pc, #72]	; (1798 <usart_read_callback+0x6c>)
    174e:	4798      	blx	r3
    1750:	e008      	b.n	1764 <usart_read_callback+0x38>
	switch(CommandId)
    1752:	2b10      	cmp	r3, #16
    1754:	d106      	bne.n	1764 <usart_read_callback+0x38>
				ble_transmitbuff[3] = 0x10;
    1756:	490e      	ldr	r1, [pc, #56]	; (1790 <usart_read_callback+0x64>)
    1758:	2310      	movs	r3, #16
    175a:	70cb      	strb	r3, [r1, #3]
				usart_write_buffer_job(&usart_ble_instance, (uint8_t *)ble_transmitbuff, 20);
    175c:	2214      	movs	r2, #20
    175e:	480d      	ldr	r0, [pc, #52]	; (1794 <usart_read_callback+0x68>)
    1760:	4b0d      	ldr	r3, [pc, #52]	; (1798 <usart_read_callback+0x6c>)
    1762:	4798      	blx	r3
}
    1764:	bd10      	pop	{r4, pc}
				ble_transmitbuff[3] = 0x51;
    1766:	490a      	ldr	r1, [pc, #40]	; (1790 <usart_read_callback+0x64>)
    1768:	2351      	movs	r3, #81	; 0x51
    176a:	70cb      	strb	r3, [r1, #3]
				usart_write_buffer_job(&usart_ble_instance, (uint8_t *)ble_transmitbuff, 20);
    176c:	2214      	movs	r2, #20
    176e:	4809      	ldr	r0, [pc, #36]	; (1794 <usart_read_callback+0x68>)
    1770:	4b09      	ldr	r3, [pc, #36]	; (1798 <usart_read_callback+0x6c>)
    1772:	4798      	blx	r3
    1774:	e7f6      	b.n	1764 <usart_read_callback+0x38>
				ble_transmitbuff[3] = 0x81;
    1776:	4906      	ldr	r1, [pc, #24]	; (1790 <usart_read_callback+0x64>)
    1778:	2381      	movs	r3, #129	; 0x81
    177a:	70cb      	strb	r3, [r1, #3]
				usart_write_buffer_job(&usart_ble_instance, (uint8_t *)ble_transmitbuff, 20);
    177c:	2214      	movs	r2, #20
    177e:	4805      	ldr	r0, [pc, #20]	; (1794 <usart_read_callback+0x68>)
    1780:	4b05      	ldr	r3, [pc, #20]	; (1798 <usart_read_callback+0x6c>)
    1782:	4798      	blx	r3
				Motor_rotate();
    1784:	4b05      	ldr	r3, [pc, #20]	; (179c <usart_read_callback+0x70>)
    1786:	4798      	blx	r3
}
    1788:	e7ec      	b.n	1764 <usart_read_callback+0x38>
    178a:	46c0      	nop			; (mov r8, r8)
    178c:	200001a8 	.word	0x200001a8
    1790:	2000000c 	.word	0x2000000c
    1794:	20000184 	.word	0x20000184
    1798:	00000d2d 	.word	0x00000d2d
    179c:	00000781 	.word	0x00000781

000017a0 <configureBLE_usart>:
//! [callback_funcs]


void configureBLE_usart(void)
{
    17a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17a2:	46c6      	mov	lr, r8
    17a4:	b500      	push	{lr}
    17a6:	b08e      	sub	sp, #56	; 0x38
	config->data_order       = USART_DATAORDER_LSB;
    17a8:	ab02      	add	r3, sp, #8
    17aa:	2280      	movs	r2, #128	; 0x80
    17ac:	05d2      	lsls	r2, r2, #23
    17ae:	9202      	str	r2, [sp, #8]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    17b0:	2200      	movs	r2, #0
    17b2:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    17b4:	21ff      	movs	r1, #255	; 0xff
    17b6:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    17b8:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    17ba:	72da      	strb	r2, [r3, #11]
	config->receiver_enable  = true;
    17bc:	39fe      	subs	r1, #254	; 0xfe
    17be:	7519      	strb	r1, [r3, #20]
	config->transmitter_enable = true;
    17c0:	7559      	strb	r1, [r3, #21]
	config->clock_polarity_inverted = false;
    17c2:	759a      	strb	r2, [r3, #22]
	config->use_external_clock = false;
    17c4:	75da      	strb	r2, [r3, #23]
	config->ext_clock_freq   = 0;
    17c6:	619a      	str	r2, [r3, #24]
	config->run_in_standby   = false;
    17c8:	771a      	strb	r2, [r3, #28]
	config->generator_source = GCLK_GENERATOR_0;
    17ca:	775a      	strb	r2, [r3, #29]
	struct usart_config ble_configure_usart;
	usart_get_config_defaults(&ble_configure_usart);
	
	ble_configure_usart.baudrate    = 19200;
    17cc:	2296      	movs	r2, #150	; 0x96
    17ce:	01d2      	lsls	r2, r2, #7
    17d0:	611a      	str	r2, [r3, #16]
	ble_configure_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    17d2:	22c4      	movs	r2, #196	; 0xc4
    17d4:	0392      	lsls	r2, r2, #14
    17d6:	60da      	str	r2, [r3, #12]
	ble_configure_usart.pinmux_pad0 = PINMUX_UNUSED;
    17d8:	2201      	movs	r2, #1
    17da:	4252      	negs	r2, r2
    17dc:	621a      	str	r2, [r3, #32]
	ble_configure_usart.pinmux_pad1 = PINMUX_UNUSED;
    17de:	625a      	str	r2, [r3, #36]	; 0x24
	ble_configure_usart.pinmux_pad2 = PINMUX_PA24C_SERCOM3_PAD2;
    17e0:	4a2e      	ldr	r2, [pc, #184]	; (189c <configureBLE_usart+0xfc>)
    17e2:	629a      	str	r2, [r3, #40]	; 0x28
	ble_configure_usart.pinmux_pad3 = PINMUX_PA25C_SERCOM3_PAD3;
    17e4:	4a2e      	ldr	r2, [pc, #184]	; (18a0 <configureBLE_usart+0x100>)
    17e6:	62da      	str	r2, [r3, #44]	; 0x2c

	while (usart_init(&usart_ble_instance,SERCOM3, &ble_configure_usart) != STATUS_OK) {}
    17e8:	4d2e      	ldr	r5, [pc, #184]	; (18a4 <configureBLE_usart+0x104>)
    17ea:	4c2f      	ldr	r4, [pc, #188]	; (18a8 <configureBLE_usart+0x108>)
    17ec:	aa02      	add	r2, sp, #8
    17ee:	492f      	ldr	r1, [pc, #188]	; (18ac <configureBLE_usart+0x10c>)
    17f0:	0028      	movs	r0, r5
    17f2:	47a0      	blx	r4
    17f4:	2800      	cmp	r0, #0
    17f6:	d1f9      	bne.n	17ec <configureBLE_usart+0x4c>
	SercomUsart *const usart_hw = &(module->hw->USART);
    17f8:	4d2a      	ldr	r5, [pc, #168]	; (18a4 <configureBLE_usart+0x104>)
    17fa:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    17fc:	0020      	movs	r0, r4
    17fe:	4b2c      	ldr	r3, [pc, #176]	; (18b0 <configureBLE_usart+0x110>)
    1800:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1802:	231f      	movs	r3, #31
    1804:	4018      	ands	r0, r3
    1806:	3b1e      	subs	r3, #30
    1808:	4083      	lsls	r3, r0
    180a:	4a2a      	ldr	r2, [pc, #168]	; (18b4 <configureBLE_usart+0x114>)
    180c:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    180e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1810:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1812:	b21b      	sxth	r3, r3
    1814:	2b00      	cmp	r3, #0
    1816:	dbfb      	blt.n	1810 <configureBLE_usart+0x70>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1818:	6823      	ldr	r3, [r4, #0]
    181a:	2202      	movs	r2, #2
    181c:	4313      	orrs	r3, r2
    181e:	6023      	str	r3, [r4, #0]

	usart_enable(&usart_ble_instance);
	
	//! [setup_register_callbacks]
	usart_register_callback(&usart_ble_instance,usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1820:	4c20      	ldr	r4, [pc, #128]	; (18a4 <configureBLE_usart+0x104>)
    1822:	2200      	movs	r2, #0
    1824:	4924      	ldr	r1, [pc, #144]	; (18b8 <configureBLE_usart+0x118>)
    1826:	0020      	movs	r0, r4
    1828:	4d24      	ldr	r5, [pc, #144]	; (18bc <configureBLE_usart+0x11c>)
    182a:	47a8      	blx	r5
	usart_register_callback(&usart_ble_instance,usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    182c:	2201      	movs	r2, #1
    182e:	4924      	ldr	r1, [pc, #144]	; (18c0 <configureBLE_usart+0x120>)
    1830:	0020      	movs	r0, r4
    1832:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1834:	2221      	movs	r2, #33	; 0x21
    1836:	5ca3      	ldrb	r3, [r4, r2]
    1838:	2103      	movs	r1, #3
    183a:	430b      	orrs	r3, r1
    183c:	54a3      	strb	r3, [r4, r2]
	config->input_pull = PORT_PIN_PULL_UP;
    183e:	ac01      	add	r4, sp, #4
    1840:	2301      	movs	r3, #1
    1842:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    1844:	2600      	movs	r6, #0
    1846:	70a6      	strb	r6, [r4, #2]
	
	//!other_pin_init
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
    1848:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(BLE_VDD_PIN,&pin_config);
    184a:	0021      	movs	r1, r4
    184c:	2036      	movs	r0, #54	; 0x36
    184e:	4d1d      	ldr	r5, [pc, #116]	; (18c4 <configureBLE_usart+0x124>)
    1850:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    1852:	4b1d      	ldr	r3, [pc, #116]	; (18c8 <configureBLE_usart+0x128>)
    1854:	4698      	mov	r8, r3
    1856:	2380      	movs	r3, #128	; 0x80
    1858:	03db      	lsls	r3, r3, #15
    185a:	4642      	mov	r2, r8
    185c:	6193      	str	r3, [r2, #24]
	ble_power(true);
	delay_ms(200);
    185e:	20c8      	movs	r0, #200	; 0xc8
    1860:	4f1a      	ldr	r7, [pc, #104]	; (18cc <configureBLE_usart+0x12c>)
    1862:	47b8      	blx	r7
	port_pin_set_config(BLE_SLEEP_PIN,&pin_config);
    1864:	0021      	movs	r1, r4
    1866:	2037      	movs	r0, #55	; 0x37
    1868:	47a8      	blx	r5
		port_base->OUTCLR.reg = pin_mask;
    186a:	2380      	movs	r3, #128	; 0x80
    186c:	041b      	lsls	r3, r3, #16
    186e:	4642      	mov	r2, r8
    1870:	6153      	str	r3, [r2, #20]
	ble_sleep(false);
	delay_ms(30);
    1872:	201e      	movs	r0, #30
    1874:	47b8      	blx	r7
	port_pin_set_config(BLE_RST_PIN,&pin_config);
    1876:	0021      	movs	r1, r4
    1878:	2015      	movs	r0, #21
    187a:	47a8      	blx	r5
    187c:	2280      	movs	r2, #128	; 0x80
    187e:	0392      	lsls	r2, r2, #14
    1880:	4b13      	ldr	r3, [pc, #76]	; (18d0 <configureBLE_usart+0x130>)
    1882:	615a      	str	r2, [r3, #20]
	ble_reset(false);
		
	pin_config.direction = PORT_PIN_DIR_INPUT;
    1884:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(BLE_DATATI_PIN,&pin_config);
    1886:	0021      	movs	r1, r4
    1888:	2017      	movs	r0, #23
    188a:	47a8      	blx	r5
	port_pin_set_config(BLE_STATUE_PIN,&pin_config);
    188c:	0021      	movs	r1, r4
    188e:	2016      	movs	r0, #22
    1890:	47a8      	blx	r5
	
}
    1892:	b00e      	add	sp, #56	; 0x38
    1894:	bc04      	pop	{r2}
    1896:	4690      	mov	r8, r2
    1898:	bdf0      	pop	{r4, r5, r6, r7, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	00180002 	.word	0x00180002
    18a0:	00190002 	.word	0x00190002
    18a4:	20000184 	.word	0x20000184
    18a8:	00000955 	.word	0x00000955
    18ac:	42001400 	.word	0x42001400
    18b0:	00000ed1 	.word	0x00000ed1
    18b4:	e000e100 	.word	0xe000e100
    18b8:	00001729 	.word	0x00001729
    18bc:	00000d15 	.word	0x00000d15
    18c0:	0000172d 	.word	0x0000172d
    18c4:	0000106d 	.word	0x0000106d
    18c8:	41004480 	.word	0x41004480
    18cc:	00001041 	.word	0x00001041
    18d0:	41004400 	.word	0x41004400

000018d4 <FP_protocol_checksum>:
};
static uint8_t FP_protocol_checksum(uint8_t *data,uint32_t length)
{
	uint32_t i = 0;
	uint8_t sum = 0;
	for(i=0;i<length;i++)
    18d4:	2900      	cmp	r1, #0
    18d6:	d00b      	beq.n	18f0 <FP_protocol_checksum+0x1c>
    18d8:	0002      	movs	r2, r0
    18da:	1841      	adds	r1, r0, r1
    18dc:	2300      	movs	r3, #0
	sum+=data[i];
    18de:	7810      	ldrb	r0, [r2, #0]
    18e0:	181b      	adds	r3, r3, r0
    18e2:	b2db      	uxtb	r3, r3
    18e4:	3201      	adds	r2, #1
	for(i=0;i<length;i++)
    18e6:	428a      	cmp	r2, r1
    18e8:	d1f9      	bne.n	18de <FP_protocol_checksum+0xa>
	return (uint8_t)((~sum)+1);
    18ea:	4258      	negs	r0, r3
    18ec:	b2c0      	uxtb	r0, r0
}
    18ee:	4770      	bx	lr
	uint8_t sum = 0;
    18f0:	2300      	movs	r3, #0
    18f2:	e7fa      	b.n	18ea <FP_protocol_checksum+0x16>

000018f4 <usart_write_callback>:
	
	
}

static void usart_write_callback(struct usart_module *const usart_module)
{
    18f4:	b510      	push	{r4, lr}
	//port_pin_toggle_output_level(LED_PIN);
	switch(FPaction_Flag)
    18f6:	4b1f      	ldr	r3, [pc, #124]	; (1974 <usart_write_callback+0x80>)
    18f8:	781a      	ldrb	r2, [r3, #0]
    18fa:	2a0c      	cmp	r2, #12
    18fc:	d808      	bhi.n	1910 <usart_write_callback+0x1c>
    18fe:	0093      	lsls	r3, r2, #2
    1900:	4a1d      	ldr	r2, [pc, #116]	; (1978 <usart_write_callback+0x84>)
    1902:	58d3      	ldr	r3, [r2, r3]
    1904:	469f      	mov	pc, r3
	{
		delay_ms(2);
		case FPaction_Register:
		{	
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
    1906:	2216      	movs	r2, #22
    1908:	491c      	ldr	r1, [pc, #112]	; (197c <usart_write_callback+0x88>)
    190a:	481d      	ldr	r0, [pc, #116]	; (1980 <usart_write_callback+0x8c>)
    190c:	4b1d      	ldr	r3, [pc, #116]	; (1984 <usart_write_callback+0x90>)
    190e:	4798      	blx	r3
		}
		default:
			break;
	}
	
}
    1910:	bd10      	pop	{r4, pc}
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,21);
    1912:	2215      	movs	r2, #21
    1914:	4919      	ldr	r1, [pc, #100]	; (197c <usart_write_callback+0x88>)
    1916:	481a      	ldr	r0, [pc, #104]	; (1980 <usart_write_callback+0x8c>)
    1918:	4b1a      	ldr	r3, [pc, #104]	; (1984 <usart_write_callback+0x90>)
    191a:	4798      	blx	r3
			break;
    191c:	e7f8      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,18); //
    191e:	2212      	movs	r2, #18
    1920:	4916      	ldr	r1, [pc, #88]	; (197c <usart_write_callback+0x88>)
    1922:	4817      	ldr	r0, [pc, #92]	; (1980 <usart_write_callback+0x8c>)
    1924:	4b17      	ldr	r3, [pc, #92]	; (1984 <usart_write_callback+0x90>)
    1926:	4798      	blx	r3
			break;
    1928:	e7f2      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22); //
    192a:	2216      	movs	r2, #22
    192c:	4913      	ldr	r1, [pc, #76]	; (197c <usart_write_callback+0x88>)
    192e:	4814      	ldr	r0, [pc, #80]	; (1980 <usart_write_callback+0x8c>)
    1930:	4b14      	ldr	r3, [pc, #80]	; (1984 <usart_write_callback+0x90>)
    1932:	4798      	blx	r3
			break;
    1934:	e7ec      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,24);
    1936:	2218      	movs	r2, #24
    1938:	4910      	ldr	r1, [pc, #64]	; (197c <usart_write_callback+0x88>)
    193a:	4811      	ldr	r0, [pc, #68]	; (1980 <usart_write_callback+0x8c>)
    193c:	4b11      	ldr	r3, [pc, #68]	; (1984 <usart_write_callback+0x90>)
    193e:	4798      	blx	r3
			break;
    1940:	e7e6      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
    1942:	2216      	movs	r2, #22
    1944:	490d      	ldr	r1, [pc, #52]	; (197c <usart_write_callback+0x88>)
    1946:	480e      	ldr	r0, [pc, #56]	; (1980 <usart_write_callback+0x8c>)
    1948:	4b0e      	ldr	r3, [pc, #56]	; (1984 <usart_write_callback+0x90>)
    194a:	4798      	blx	r3
			break;
    194c:	e7e0      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,21);
    194e:	2215      	movs	r2, #21
    1950:	490a      	ldr	r1, [pc, #40]	; (197c <usart_write_callback+0x88>)
    1952:	480b      	ldr	r0, [pc, #44]	; (1980 <usart_write_callback+0x8c>)
    1954:	4b0b      	ldr	r3, [pc, #44]	; (1984 <usart_write_callback+0x90>)
    1956:	4798      	blx	r3
			break;
    1958:	e7da      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
    195a:	2216      	movs	r2, #22
    195c:	4907      	ldr	r1, [pc, #28]	; (197c <usart_write_callback+0x88>)
    195e:	4808      	ldr	r0, [pc, #32]	; (1980 <usart_write_callback+0x8c>)
    1960:	4b08      	ldr	r3, [pc, #32]	; (1984 <usart_write_callback+0x90>)
    1962:	4798      	blx	r3
			break;
    1964:	e7d4      	b.n	1910 <usart_write_callback+0x1c>
			usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,22);
    1966:	2216      	movs	r2, #22
    1968:	4904      	ldr	r1, [pc, #16]	; (197c <usart_write_callback+0x88>)
    196a:	4805      	ldr	r0, [pc, #20]	; (1980 <usart_write_callback+0x8c>)
    196c:	4b05      	ldr	r3, [pc, #20]	; (1984 <usart_write_callback+0x90>)
    196e:	4798      	blx	r3
}
    1970:	e7ce      	b.n	1910 <usart_write_callback+0x1c>
    1972:	46c0      	nop			; (mov r8, r8)
    1974:	200000a2 	.word	0x200000a2
    1978:	000021f8 	.word	0x000021f8
    197c:	20000120 	.word	0x20000120
    1980:	20000160 	.word	0x20000160
    1984:	00000d4d 	.word	0x00000d4d

00001988 <FPaction>:
{
    1988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(FPaction_Flag){
    198a:	4b80      	ldr	r3, [pc, #512]	; (1b8c <FPaction+0x204>)
    198c:	781a      	ldrb	r2, [r3, #0]
    198e:	2a0c      	cmp	r2, #12
    1990:	d81f      	bhi.n	19d2 <FPaction+0x4a>
    1992:	0093      	lsls	r3, r2, #2
    1994:	4a7e      	ldr	r2, [pc, #504]	; (1b90 <FPaction+0x208>)
    1996:	58d3      	ldr	r3, [r2, r3]
    1998:	469f      	mov	pc, r3
			finger_transmitbuff[10] = 0x08;
    199a:	4c7e      	ldr	r4, [pc, #504]	; (1b94 <FPaction+0x20c>)
    199c:	2308      	movs	r3, #8
    199e:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    19a0:	1c65      	adds	r5, r4, #1
    19a2:	210a      	movs	r1, #10
    19a4:	0028      	movs	r0, r5
    19a6:	4e7c      	ldr	r6, [pc, #496]	; (1b98 <FPaction+0x210>)
    19a8:	47b0      	blx	r6
    19aa:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    19ac:	2301      	movs	r3, #1
    19ae:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x11;
    19b0:	3310      	adds	r3, #16
    19b2:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FPaction_Register_REG_IDX;
    19b4:	4b79      	ldr	r3, [pc, #484]	; (1b9c <FPaction+0x214>)
    19b6:	781b      	ldrb	r3, [r3, #0]
    19b8:	74a3      	strb	r3, [r4, #18]
			finger_transmitbuff[19] = FP_protocol_checksum(finger_transmitbuff+12,7);
    19ba:	0020      	movs	r0, r4
    19bc:	300c      	adds	r0, #12
    19be:	2107      	movs	r1, #7
    19c0:	47b0      	blx	r6
    19c2:	74e0      	strb	r0, [r4, #19]
			finger_transmitbuff[0] = 19;
    19c4:	2313      	movs	r3, #19
    19c6:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    19c8:	2213      	movs	r2, #19
    19ca:	0029      	movs	r1, r5
    19cc:	4874      	ldr	r0, [pc, #464]	; (1ba0 <FPaction+0x218>)
    19ce:	4b75      	ldr	r3, [pc, #468]	; (1ba4 <FPaction+0x21c>)
    19d0:	4798      	blx	r3
}
    19d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			finger_transmitbuff[10] = 0x07;
    19d4:	4c6f      	ldr	r4, [pc, #444]	; (1b94 <FPaction+0x20c>)
    19d6:	2307      	movs	r3, #7
    19d8:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    19da:	1c65      	adds	r5, r4, #1
    19dc:	210a      	movs	r1, #10
    19de:	0028      	movs	r0, r5
    19e0:	4f6d      	ldr	r7, [pc, #436]	; (1b98 <FPaction+0x210>)
    19e2:	47b8      	blx	r7
    19e4:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    19e6:	2301      	movs	r3, #1
    19e8:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x12;
    19ea:	2612      	movs	r6, #18
    19ec:	7466      	strb	r6, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    19ee:	0020      	movs	r0, r4
    19f0:	300c      	adds	r0, #12
    19f2:	2106      	movs	r1, #6
    19f4:	47b8      	blx	r7
    19f6:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    19f8:	7026      	strb	r6, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    19fa:	2212      	movs	r2, #18
    19fc:	0029      	movs	r1, r5
    19fe:	4868      	ldr	r0, [pc, #416]	; (1ba0 <FPaction+0x218>)
    1a00:	4b68      	ldr	r3, [pc, #416]	; (1ba4 <FPaction+0x21c>)
    1a02:	4798      	blx	r3
			break;
    1a04:	e7e5      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
    1a06:	4c63      	ldr	r4, [pc, #396]	; (1b94 <FPaction+0x20c>)
    1a08:	2307      	movs	r3, #7
    1a0a:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1a0c:	1c65      	adds	r5, r4, #1
    1a0e:	210a      	movs	r1, #10
    1a10:	0028      	movs	r0, r5
    1a12:	4e61      	ldr	r6, [pc, #388]	; (1b98 <FPaction+0x210>)
    1a14:	47b0      	blx	r6
    1a16:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1a18:	2301      	movs	r3, #1
    1a1a:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x15;
    1a1c:	3314      	adds	r3, #20
    1a1e:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1a20:	0020      	movs	r0, r4
    1a22:	300c      	adds	r0, #12
    1a24:	2106      	movs	r1, #6
    1a26:	47b0      	blx	r6
    1a28:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    1a2a:	2312      	movs	r3, #18
    1a2c:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1a2e:	2212      	movs	r2, #18
    1a30:	0029      	movs	r1, r5
    1a32:	485b      	ldr	r0, [pc, #364]	; (1ba0 <FPaction+0x218>)
    1a34:	4b5b      	ldr	r3, [pc, #364]	; (1ba4 <FPaction+0x21c>)
    1a36:	4798      	blx	r3
			break;
    1a38:	e7cb      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x09;
    1a3a:	4c56      	ldr	r4, [pc, #344]	; (1b94 <FPaction+0x20c>)
    1a3c:	2309      	movs	r3, #9
    1a3e:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1a40:	1c65      	adds	r5, r4, #1
    1a42:	210a      	movs	r1, #10
    1a44:	0028      	movs	r0, r5
    1a46:	4e54      	ldr	r6, [pc, #336]	; (1b98 <FPaction+0x210>)
    1a48:	47b0      	blx	r6
    1a4a:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1a4c:	2301      	movs	r3, #1
    1a4e:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x13;
    1a50:	3312      	adds	r3, #18
    1a52:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = (FP_ID >> 8) & 0xFF;
    1a54:	4b54      	ldr	r3, [pc, #336]	; (1ba8 <FPaction+0x220>)
    1a56:	881b      	ldrh	r3, [r3, #0]
    1a58:	0a1a      	lsrs	r2, r3, #8
    1a5a:	74a2      	strb	r2, [r4, #18]
			finger_transmitbuff[19] = FP_ID & 0xFF;
    1a5c:	74e3      	strb	r3, [r4, #19]
			finger_transmitbuff[20] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1a5e:	0020      	movs	r0, r4
    1a60:	300c      	adds	r0, #12
    1a62:	2106      	movs	r1, #6
    1a64:	47b0      	blx	r6
    1a66:	7520      	strb	r0, [r4, #20]
			finger_transmitbuff[0] = 20; //
    1a68:	2314      	movs	r3, #20
    1a6a:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1a6c:	2214      	movs	r2, #20
    1a6e:	0029      	movs	r1, r5
    1a70:	484b      	ldr	r0, [pc, #300]	; (1ba0 <FPaction+0x218>)
    1a72:	4b4c      	ldr	r3, [pc, #304]	; (1ba4 <FPaction+0x21c>)
    1a74:	4798      	blx	r3
			break;
    1a76:	e7ac      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
    1a78:	4c46      	ldr	r4, [pc, #280]	; (1b94 <FPaction+0x20c>)
    1a7a:	2307      	movs	r3, #7
    1a7c:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1a7e:	1c65      	adds	r5, r4, #1
    1a80:	210a      	movs	r1, #10
    1a82:	0028      	movs	r0, r5
    1a84:	4e44      	ldr	r6, [pc, #272]	; (1b98 <FPaction+0x210>)
    1a86:	47b0      	blx	r6
    1a88:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1a8a:	2301      	movs	r3, #1
    1a8c:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x14;
    1a8e:	3313      	adds	r3, #19
    1a90:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1a92:	0020      	movs	r0, r4
    1a94:	300c      	adds	r0, #12
    1a96:	2106      	movs	r1, #6
    1a98:	47b0      	blx	r6
    1a9a:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    1a9c:	2312      	movs	r3, #18
    1a9e:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1aa0:	2212      	movs	r2, #18
    1aa2:	0029      	movs	r1, r5
    1aa4:	483e      	ldr	r0, [pc, #248]	; (1ba0 <FPaction+0x218>)
    1aa6:	4b3f      	ldr	r3, [pc, #252]	; (1ba4 <FPaction+0x21c>)
    1aa8:	4798      	blx	r3
			break;
    1aaa:	e792      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
    1aac:	4c39      	ldr	r4, [pc, #228]	; (1b94 <FPaction+0x20c>)
    1aae:	2307      	movs	r3, #7
    1ab0:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1ab2:	1c65      	adds	r5, r4, #1
    1ab4:	210a      	movs	r1, #10
    1ab6:	0028      	movs	r0, r5
    1ab8:	4e37      	ldr	r6, [pc, #220]	; (1b98 <FPaction+0x210>)
    1aba:	47b0      	blx	r6
    1abc:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1abe:	2301      	movs	r3, #1
    1ac0:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x21;
    1ac2:	3320      	adds	r3, #32
    1ac4:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1ac6:	0020      	movs	r0, r4
    1ac8:	300c      	adds	r0, #12
    1aca:	2106      	movs	r1, #6
    1acc:	47b0      	blx	r6
    1ace:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    1ad0:	2312      	movs	r3, #18
    1ad2:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1ad4:	2212      	movs	r2, #18
    1ad6:	0029      	movs	r1, r5
    1ad8:	4831      	ldr	r0, [pc, #196]	; (1ba0 <FPaction+0x218>)
    1ada:	4b32      	ldr	r3, [pc, #200]	; (1ba4 <FPaction+0x21c>)
    1adc:	4798      	blx	r3
			break;
    1ade:	e778      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
    1ae0:	4c2c      	ldr	r4, [pc, #176]	; (1b94 <FPaction+0x20c>)
    1ae2:	2307      	movs	r3, #7
    1ae4:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1ae6:	1c65      	adds	r5, r4, #1
    1ae8:	210a      	movs	r1, #10
    1aea:	0028      	movs	r0, r5
    1aec:	4e2a      	ldr	r6, [pc, #168]	; (1b98 <FPaction+0x210>)
    1aee:	47b0      	blx	r6
    1af0:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1af2:	2301      	movs	r3, #1
    1af4:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x22;
    1af6:	3321      	adds	r3, #33	; 0x21
    1af8:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1afa:	0020      	movs	r0, r4
    1afc:	300c      	adds	r0, #12
    1afe:	2106      	movs	r1, #6
    1b00:	47b0      	blx	r6
    1b02:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    1b04:	2312      	movs	r3, #18
    1b06:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1b08:	2212      	movs	r2, #18
    1b0a:	0029      	movs	r1, r5
    1b0c:	4824      	ldr	r0, [pc, #144]	; (1ba0 <FPaction+0x218>)
    1b0e:	4b25      	ldr	r3, [pc, #148]	; (1ba4 <FPaction+0x21c>)
    1b10:	4798      	blx	r3
			break;
    1b12:	e75e      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x0A;
    1b14:	4c1f      	ldr	r4, [pc, #124]	; (1b94 <FPaction+0x20c>)
    1b16:	230a      	movs	r3, #10
    1b18:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1b1a:	1c65      	adds	r5, r4, #1
    1b1c:	210a      	movs	r1, #10
    1b1e:	0028      	movs	r0, r5
    1b20:	4e1d      	ldr	r6, [pc, #116]	; (1b98 <FPaction+0x210>)
    1b22:	47b0      	blx	r6
    1b24:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1b26:	2301      	movs	r3, #1
    1b28:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x31;
    1b2a:	3330      	adds	r3, #48	; 0x30
    1b2c:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = 0x00;		//
    1b2e:	2300      	movs	r3, #0
    1b30:	74a3      	strb	r3, [r4, #18]
			finger_transmitbuff[19] = (FP_ID >> 8) & 0xFF;
    1b32:	4b1d      	ldr	r3, [pc, #116]	; (1ba8 <FPaction+0x220>)
    1b34:	881b      	ldrh	r3, [r3, #0]
    1b36:	0a1a      	lsrs	r2, r3, #8
    1b38:	74e2      	strb	r2, [r4, #19]
			finger_transmitbuff[20] = FP_ID & 0xFF;
    1b3a:	7523      	strb	r3, [r4, #20]
			finger_transmitbuff[21] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1b3c:	0020      	movs	r0, r4
    1b3e:	300c      	adds	r0, #12
    1b40:	2106      	movs	r1, #6
    1b42:	47b0      	blx	r6
    1b44:	7560      	strb	r0, [r4, #21]
			finger_transmitbuff[0] = 21;
    1b46:	2315      	movs	r3, #21
    1b48:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1b4a:	2215      	movs	r2, #21
    1b4c:	0029      	movs	r1, r5
    1b4e:	4814      	ldr	r0, [pc, #80]	; (1ba0 <FPaction+0x218>)
    1b50:	4b14      	ldr	r3, [pc, #80]	; (1ba4 <FPaction+0x21c>)
    1b52:	4798      	blx	r3
			break;
    1b54:	e73d      	b.n	19d2 <FPaction+0x4a>
			finger_transmitbuff[10] = 0x07;
    1b56:	4c0f      	ldr	r4, [pc, #60]	; (1b94 <FPaction+0x20c>)
    1b58:	2307      	movs	r3, #7
    1b5a:	72a3      	strb	r3, [r4, #10]
			finger_transmitbuff[11] = FP_protocol_checksum(finger_transmitbuff+1,10);
    1b5c:	1c65      	adds	r5, r4, #1
    1b5e:	210a      	movs	r1, #10
    1b60:	0028      	movs	r0, r5
    1b62:	4e0d      	ldr	r6, [pc, #52]	; (1b98 <FPaction+0x210>)
    1b64:	47b0      	blx	r6
    1b66:	72e0      	strb	r0, [r4, #11]
			finger_transmitbuff[16] = 0x01;
    1b68:	2301      	movs	r3, #1
    1b6a:	7423      	strb	r3, [r4, #16]
			finger_transmitbuff[17] = 0x32;
    1b6c:	3331      	adds	r3, #49	; 0x31
    1b6e:	7463      	strb	r3, [r4, #17]
			finger_transmitbuff[18] = FP_protocol_checksum(finger_transmitbuff+12,6);
    1b70:	0020      	movs	r0, r4
    1b72:	300c      	adds	r0, #12
    1b74:	2106      	movs	r1, #6
    1b76:	47b0      	blx	r6
    1b78:	74a0      	strb	r0, [r4, #18]
			finger_transmitbuff[0] = 18;
    1b7a:	2312      	movs	r3, #18
    1b7c:	7023      	strb	r3, [r4, #0]
			usart_write_buffer_job(&usart_finger_instance, finger_transmitbuff+1, finger_transmitbuff[0]);
    1b7e:	2212      	movs	r2, #18
    1b80:	0029      	movs	r1, r5
    1b82:	4807      	ldr	r0, [pc, #28]	; (1ba0 <FPaction+0x218>)
    1b84:	4b07      	ldr	r3, [pc, #28]	; (1ba4 <FPaction+0x21c>)
    1b86:	4798      	blx	r3
}
    1b88:	e723      	b.n	19d2 <FPaction+0x4a>
    1b8a:	46c0      	nop			; (mov r8, r8)
    1b8c:	200000a2 	.word	0x200000a2
    1b90:	0000222c 	.word	0x0000222c
    1b94:	20000024 	.word	0x20000024
    1b98:	000018d5 	.word	0x000018d5
    1b9c:	20000021 	.word	0x20000021
    1ba0:	20000160 	.word	0x20000160
    1ba4:	00000d2d 	.word	0x00000d2d
    1ba8:	200000a0 	.word	0x200000a0

00001bac <usart_read_callback>:
{
    1bac:	b510      	push	{r4, lr}
	switch(FPaction_Flag)
    1bae:	4b7b      	ldr	r3, [pc, #492]	; (1d9c <usart_read_callback+0x1f0>)
    1bb0:	781a      	ldrb	r2, [r3, #0]
    1bb2:	2a0c      	cmp	r2, #12
    1bb4:	d900      	bls.n	1bb8 <usart_read_callback+0xc>
    1bb6:	e08b      	b.n	1cd0 <usart_read_callback+0x124>
    1bb8:	0093      	lsls	r3, r2, #2
    1bba:	4a79      	ldr	r2, [pc, #484]	; (1da0 <usart_read_callback+0x1f4>)
    1bbc:	58d3      	ldr	r3, [r2, r3]
    1bbe:	469f      	mov	pc, r3
			if ( finger_rx_buffer[20]==0 )
    1bc0:	4b78      	ldr	r3, [pc, #480]	; (1da4 <usart_read_callback+0x1f8>)
    1bc2:	7d1b      	ldrb	r3, [r3, #20]
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d000      	beq.n	1bca <usart_read_callback+0x1e>
    1bc8:	e082      	b.n	1cd0 <usart_read_callback+0x124>
				FPaction_Flag = FPaction_CheckRegister;
    1bca:	2202      	movs	r2, #2
    1bcc:	4b73      	ldr	r3, [pc, #460]	; (1d9c <usart_read_callback+0x1f0>)
    1bce:	701a      	strb	r2, [r3, #0]
				FPaction();
    1bd0:	4b75      	ldr	r3, [pc, #468]	; (1da8 <usart_read_callback+0x1fc>)
    1bd2:	4798      	blx	r3
    1bd4:	e07c      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F )
    1bd6:	4b73      	ldr	r3, [pc, #460]	; (1da4 <usart_read_callback+0x1f8>)
    1bd8:	781b      	ldrb	r3, [r3, #0]
    1bda:	2bf1      	cmp	r3, #241	; 0xf1
    1bdc:	d014      	beq.n	1c08 <usart_read_callback+0x5c>
				if (finger_rx_buffer[1]!=0x1F)
    1bde:	4a71      	ldr	r2, [pc, #452]	; (1da4 <usart_read_callback+0x1f8>)
    1be0:	7852      	ldrb	r2, [r2, #1]
    1be2:	2a1f      	cmp	r2, #31
    1be4:	d074      	beq.n	1cd0 <usart_read_callback+0x124>
					if (finger_rx_buffer[2]>=0x64)
    1be6:	496f      	ldr	r1, [pc, #444]	; (1da4 <usart_read_callback+0x1f8>)
    1be8:	7889      	ldrb	r1, [r1, #2]
    1bea:	2963      	cmp	r1, #99	; 0x63
    1bec:	d830      	bhi.n	1c50 <usart_read_callback+0xa4>
						if (FPaction_Register_REG_IDX == 6)
    1bee:	4b6f      	ldr	r3, [pc, #444]	; (1dac <usart_read_callback+0x200>)
    1bf0:	781b      	ldrb	r3, [r3, #0]
    1bf2:	2b06      	cmp	r3, #6
    1bf4:	d039      	beq.n	1c6a <usart_read_callback+0xbe>
							FPaction_Flag = FPaction_Register;
    1bf6:	2101      	movs	r1, #1
    1bf8:	4a68      	ldr	r2, [pc, #416]	; (1d9c <usart_read_callback+0x1f0>)
    1bfa:	7011      	strb	r1, [r2, #0]
							FPaction_Register_REG_IDX += 1;
    1bfc:	3301      	adds	r3, #1
    1bfe:	4a6b      	ldr	r2, [pc, #428]	; (1dac <usart_read_callback+0x200>)
    1c00:	7013      	strb	r3, [r2, #0]
							FPaction();//
    1c02:	4b69      	ldr	r3, [pc, #420]	; (1da8 <usart_read_callback+0x1fc>)
    1c04:	4798      	blx	r3
    1c06:	e063      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F )
    1c08:	4a66      	ldr	r2, [pc, #408]	; (1da4 <usart_read_callback+0x1f8>)
    1c0a:	7852      	ldrb	r2, [r2, #1]
    1c0c:	2a1f      	cmp	r2, #31
    1c0e:	d1ea      	bne.n	1be6 <usart_read_callback+0x3a>
				if (finger_rx_buffer[20]==0)
    1c10:	4b64      	ldr	r3, [pc, #400]	; (1da4 <usart_read_callback+0x1f8>)
    1c12:	7d1b      	ldrb	r3, [r3, #20]
    1c14:	2b00      	cmp	r3, #0
    1c16:	d007      	beq.n	1c28 <usart_read_callback+0x7c>
				else if(finger_rx_buffer[20]==4) //
    1c18:	2b04      	cmp	r3, #4
    1c1a:	d00b      	beq.n	1c34 <usart_read_callback+0x88>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,1);
    1c1c:	2201      	movs	r2, #1
    1c1e:	4961      	ldr	r1, [pc, #388]	; (1da4 <usart_read_callback+0x1f8>)
    1c20:	4863      	ldr	r0, [pc, #396]	; (1db0 <usart_read_callback+0x204>)
    1c22:	4b64      	ldr	r3, [pc, #400]	; (1db4 <usart_read_callback+0x208>)
    1c24:	4798      	blx	r3
    1c26:	e053      	b.n	1cd0 <usart_read_callback+0x124>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,4);
    1c28:	3a1b      	subs	r2, #27
    1c2a:	495e      	ldr	r1, [pc, #376]	; (1da4 <usart_read_callback+0x1f8>)
    1c2c:	4860      	ldr	r0, [pc, #384]	; (1db0 <usart_read_callback+0x204>)
    1c2e:	4b61      	ldr	r3, [pc, #388]	; (1db4 <usart_read_callback+0x208>)
    1c30:	4798      	blx	r3
    1c32:	e04d      	b.n	1cd0 <usart_read_callback+0x124>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,1);
    1c34:	2201      	movs	r2, #1
    1c36:	495b      	ldr	r1, [pc, #364]	; (1da4 <usart_read_callback+0x1f8>)
    1c38:	485d      	ldr	r0, [pc, #372]	; (1db0 <usart_read_callback+0x204>)
    1c3a:	4b5e      	ldr	r3, [pc, #376]	; (1db4 <usart_read_callback+0x208>)
    1c3c:	4798      	blx	r3
					delay_ms(200);
    1c3e:	20c8      	movs	r0, #200	; 0xc8
    1c40:	4b5d      	ldr	r3, [pc, #372]	; (1db8 <usart_read_callback+0x20c>)
    1c42:	4798      	blx	r3
					FPaction_Flag = FPaction_CheckRegister;
    1c44:	2202      	movs	r2, #2
    1c46:	4b55      	ldr	r3, [pc, #340]	; (1d9c <usart_read_callback+0x1f0>)
    1c48:	701a      	strb	r2, [r3, #0]
					FPaction();
    1c4a:	4b57      	ldr	r3, [pc, #348]	; (1da8 <usart_read_callback+0x1fc>)
    1c4c:	4798      	blx	r3
    1c4e:	e03f      	b.n	1cd0 <usart_read_callback+0x124>
						FPaction_Register_REG_IDX = 1;//
    1c50:	2001      	movs	r0, #1
    1c52:	4956      	ldr	r1, [pc, #344]	; (1dac <usart_read_callback+0x200>)
    1c54:	7008      	strb	r0, [r1, #0]
						FP_ID = (finger_rx_buffer[0] << 8)|(finger_rx_buffer[1] & 0xFF); // 
    1c56:	021b      	lsls	r3, r3, #8
    1c58:	4313      	orrs	r3, r2
    1c5a:	4a58      	ldr	r2, [pc, #352]	; (1dbc <usart_read_callback+0x210>)
    1c5c:	8013      	strh	r3, [r2, #0]
						FPaction_Flag = FPaction_SaveRegister;
    1c5e:	2204      	movs	r2, #4
    1c60:	4b4e      	ldr	r3, [pc, #312]	; (1d9c <usart_read_callback+0x1f0>)
    1c62:	701a      	strb	r2, [r3, #0]
						FPaction();
    1c64:	4b50      	ldr	r3, [pc, #320]	; (1da8 <usart_read_callback+0x1fc>)
    1c66:	4798      	blx	r3
    1c68:	e032      	b.n	1cd0 <usart_read_callback+0x124>
							FPaction_Register_REG_IDX = 1;//
    1c6a:	2201      	movs	r2, #1
    1c6c:	4b4f      	ldr	r3, [pc, #316]	; (1dac <usart_read_callback+0x200>)
    1c6e:	701a      	strb	r2, [r3, #0]
							FPaction_Flag = FPaction_CancelRegister;
    1c70:	3202      	adds	r2, #2
    1c72:	4b4a      	ldr	r3, [pc, #296]	; (1d9c <usart_read_callback+0x1f0>)
    1c74:	701a      	strb	r2, [r3, #0]
							FPaction();
    1c76:	4b4c      	ldr	r3, [pc, #304]	; (1da8 <usart_read_callback+0x1fc>)
    1c78:	4798      	blx	r3
    1c7a:	e029      	b.n	1cd0 <usart_read_callback+0x124>
			if(finger_rx_buffer[20]==0) //
    1c7c:	4b49      	ldr	r3, [pc, #292]	; (1da4 <usart_read_callback+0x1f8>)
    1c7e:	7d1b      	ldrb	r3, [r3, #20]
    1c80:	2b00      	cmp	r3, #0
    1c82:	d125      	bne.n	1cd0 <usart_read_callback+0x124>
				FPaction_Flag = FPaction_CheckSaveRegister;
    1c84:	2205      	movs	r2, #5
    1c86:	4b45      	ldr	r3, [pc, #276]	; (1d9c <usart_read_callback+0x1f0>)
    1c88:	701a      	strb	r2, [r3, #0]
				FPaction();	
    1c8a:	4b47      	ldr	r3, [pc, #284]	; (1da8 <usart_read_callback+0x1fc>)
    1c8c:	4798      	blx	r3
    1c8e:	e01f      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[20]==0)//  2120
    1c90:	4b44      	ldr	r3, [pc, #272]	; (1da4 <usart_read_callback+0x1f8>)
    1c92:	7d1b      	ldrb	r3, [r3, #20]
    1c94:	2b00      	cmp	r3, #0
    1c96:	d00a      	beq.n	1cae <usart_read_callback+0x102>
			else if(finger_rx_buffer[20]==0x0F) //ID
    1c98:	2b0f      	cmp	r3, #15
    1c9a:	d00e      	beq.n	1cba <usart_read_callback+0x10e>
			else if(finger_rx_buffer[20]==0x04) //
    1c9c:	2b04      	cmp	r3, #4
    1c9e:	d117      	bne.n	1cd0 <usart_read_callback+0x124>
				delay_ms(200);
    1ca0:	20c8      	movs	r0, #200	; 0xc8
    1ca2:	4b45      	ldr	r3, [pc, #276]	; (1db8 <usart_read_callback+0x20c>)
    1ca4:	4798      	blx	r3
				FPaction_Flag = FPaction_CheckSaveRegister;
    1ca6:	2205      	movs	r2, #5
    1ca8:	4b3c      	ldr	r3, [pc, #240]	; (1d9c <usart_read_callback+0x1f0>)
    1caa:	701a      	strb	r2, [r3, #0]
    1cac:	e010      	b.n	1cd0 <usart_read_callback+0x124>
				usart_write_buffer_job(&usart_ble_instance, finger_rx_buffer, 24); //
    1cae:	2218      	movs	r2, #24
    1cb0:	493c      	ldr	r1, [pc, #240]	; (1da4 <usart_read_callback+0x1f8>)
    1cb2:	4843      	ldr	r0, [pc, #268]	; (1dc0 <usart_read_callback+0x214>)
    1cb4:	4b43      	ldr	r3, [pc, #268]	; (1dc4 <usart_read_callback+0x218>)
    1cb6:	4798      	blx	r3
    1cb8:	e00a      	b.n	1cd0 <usart_read_callback+0x124>
				usart_write_buffer_job(&usart_ble_instance, finger_rx_buffer, 24); //
    1cba:	2218      	movs	r2, #24
    1cbc:	4939      	ldr	r1, [pc, #228]	; (1da4 <usart_read_callback+0x1f8>)
    1cbe:	4840      	ldr	r0, [pc, #256]	; (1dc0 <usart_read_callback+0x214>)
    1cc0:	4b40      	ldr	r3, [pc, #256]	; (1dc4 <usart_read_callback+0x218>)
    1cc2:	4798      	blx	r3
    1cc4:	e004      	b.n	1cd0 <usart_read_callback+0x124>
			usart_write_buffer_job(&usart_ble_instance,finger_rx_buffer,22);// 
    1cc6:	2216      	movs	r2, #22
    1cc8:	4936      	ldr	r1, [pc, #216]	; (1da4 <usart_read_callback+0x1f8>)
    1cca:	483d      	ldr	r0, [pc, #244]	; (1dc0 <usart_read_callback+0x214>)
    1ccc:	4b3d      	ldr	r3, [pc, #244]	; (1dc4 <usart_read_callback+0x218>)
    1cce:	4798      	blx	r3
}
    1cd0:	bd10      	pop	{r4, pc}
			FPaction_Flag = FPaction_CheckMatchResult;
    1cd2:	220a      	movs	r2, #10
    1cd4:	4b31      	ldr	r3, [pc, #196]	; (1d9c <usart_read_callback+0x1f0>)
    1cd6:	701a      	strb	r2, [r3, #0]
			FPaction();
    1cd8:	4b33      	ldr	r3, [pc, #204]	; (1da8 <usart_read_callback+0x1fc>)
    1cda:	4798      	blx	r3
			break;
    1cdc:	e7f8      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F)
    1cde:	4b31      	ldr	r3, [pc, #196]	; (1da4 <usart_read_callback+0x1f8>)
    1ce0:	781b      	ldrb	r3, [r3, #0]
    1ce2:	2bf1      	cmp	r3, #241	; 0xf1
    1ce4:	d009      	beq.n	1cfa <usart_read_callback+0x14e>
					if(finger_rx_buffer[1])
    1ce6:	4b2f      	ldr	r3, [pc, #188]	; (1da4 <usart_read_callback+0x1f8>)
    1ce8:	785b      	ldrb	r3, [r3, #1]
    1cea:	2b00      	cmp	r3, #0
    1cec:	d0f0      	beq.n	1cd0 <usart_read_callback+0x124>
						usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,7);
    1cee:	2207      	movs	r2, #7
    1cf0:	492c      	ldr	r1, [pc, #176]	; (1da4 <usart_read_callback+0x1f8>)
    1cf2:	482f      	ldr	r0, [pc, #188]	; (1db0 <usart_read_callback+0x204>)
    1cf4:	4b2f      	ldr	r3, [pc, #188]	; (1db4 <usart_read_callback+0x208>)
    1cf6:	4798      	blx	r3
    1cf8:	e7ea      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F)
    1cfa:	4b2a      	ldr	r3, [pc, #168]	; (1da4 <usart_read_callback+0x1f8>)
    1cfc:	785b      	ldrb	r3, [r3, #1]
    1cfe:	2b1f      	cmp	r3, #31
    1d00:	d1e6      	bne.n	1cd0 <usart_read_callback+0x124>
				if(finger_rx_buffer[21]  == 0)
    1d02:	4b28      	ldr	r3, [pc, #160]	; (1da4 <usart_read_callback+0x1f8>)
    1d04:	7d5b      	ldrb	r3, [r3, #21]
    1d06:	2b00      	cmp	r3, #0
    1d08:	d009      	beq.n	1d1e <usart_read_callback+0x172>
				else if(finger_rx_buffer[21]  == 0x0A)
    1d0a:	2b0a      	cmp	r3, #10
    1d0c:	d00d      	beq.n	1d2a <usart_read_callback+0x17e>
				else if(finger_rx_buffer[21]  == 0x04) //
    1d0e:	2b04      	cmp	r3, #4
    1d10:	d011      	beq.n	1d36 <usart_read_callback+0x18a>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,1);
    1d12:	2201      	movs	r2, #1
    1d14:	4923      	ldr	r1, [pc, #140]	; (1da4 <usart_read_callback+0x1f8>)
    1d16:	4826      	ldr	r0, [pc, #152]	; (1db0 <usart_read_callback+0x204>)
    1d18:	4b26      	ldr	r3, [pc, #152]	; (1db4 <usart_read_callback+0x208>)
    1d1a:	4798      	blx	r3
    1d1c:	e7d8      	b.n	1cd0 <usart_read_callback+0x124>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,7);
    1d1e:	2207      	movs	r2, #7
    1d20:	4920      	ldr	r1, [pc, #128]	; (1da4 <usart_read_callback+0x1f8>)
    1d22:	4823      	ldr	r0, [pc, #140]	; (1db0 <usart_read_callback+0x204>)
    1d24:	4b23      	ldr	r3, [pc, #140]	; (1db4 <usart_read_callback+0x208>)
    1d26:	4798      	blx	r3
    1d28:	e7d2      	b.n	1cd0 <usart_read_callback+0x124>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,7);
    1d2a:	2207      	movs	r2, #7
    1d2c:	491d      	ldr	r1, [pc, #116]	; (1da4 <usart_read_callback+0x1f8>)
    1d2e:	4820      	ldr	r0, [pc, #128]	; (1db0 <usart_read_callback+0x204>)
    1d30:	4b20      	ldr	r3, [pc, #128]	; (1db4 <usart_read_callback+0x208>)
    1d32:	4798      	blx	r3
    1d34:	e7cc      	b.n	1cd0 <usart_read_callback+0x124>
					usart_read_buffer_job(&usart_finger_instance,finger_rx_buffer,1);
    1d36:	2201      	movs	r2, #1
    1d38:	491a      	ldr	r1, [pc, #104]	; (1da4 <usart_read_callback+0x1f8>)
    1d3a:	481d      	ldr	r0, [pc, #116]	; (1db0 <usart_read_callback+0x204>)
    1d3c:	4b1d      	ldr	r3, [pc, #116]	; (1db4 <usart_read_callback+0x208>)
    1d3e:	4798      	blx	r3
					delay_ms(200);
    1d40:	20c8      	movs	r0, #200	; 0xc8
    1d42:	4b1d      	ldr	r3, [pc, #116]	; (1db8 <usart_read_callback+0x20c>)
    1d44:	4798      	blx	r3
					FPaction_Flag = FPaction_CheckMatchResult;
    1d46:	220a      	movs	r2, #10
    1d48:	4b14      	ldr	r3, [pc, #80]	; (1d9c <usart_read_callback+0x1f0>)
    1d4a:	701a      	strb	r2, [r3, #0]
					FPaction();
    1d4c:	4b16      	ldr	r3, [pc, #88]	; (1da8 <usart_read_callback+0x1fc>)
    1d4e:	4798      	blx	r3
    1d50:	e7be      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F)
    1d52:	4b14      	ldr	r3, [pc, #80]	; (1da4 <usart_read_callback+0x1f8>)
    1d54:	781b      	ldrb	r3, [r3, #0]
    1d56:	2bf1      	cmp	r3, #241	; 0xf1
    1d58:	d1ba      	bne.n	1cd0 <usart_read_callback+0x124>
    1d5a:	4b12      	ldr	r3, [pc, #72]	; (1da4 <usart_read_callback+0x1f8>)
    1d5c:	785b      	ldrb	r3, [r3, #1]
    1d5e:	2b1f      	cmp	r3, #31
    1d60:	d1b6      	bne.n	1cd0 <usart_read_callback+0x124>
				if(finger_rx_buffer[20] ==0)
    1d62:	4b10      	ldr	r3, [pc, #64]	; (1da4 <usart_read_callback+0x1f8>)
    1d64:	7d1b      	ldrb	r3, [r3, #20]
    1d66:	2b00      	cmp	r3, #0
    1d68:	d1b2      	bne.n	1cd0 <usart_read_callback+0x124>
					FPaction_Flag = FPaction_CheckDelate;
    1d6a:	220c      	movs	r2, #12
    1d6c:	4b0b      	ldr	r3, [pc, #44]	; (1d9c <usart_read_callback+0x1f0>)
    1d6e:	701a      	strb	r2, [r3, #0]
					FPaction();
    1d70:	4b0d      	ldr	r3, [pc, #52]	; (1da8 <usart_read_callback+0x1fc>)
    1d72:	4798      	blx	r3
    1d74:	e7ac      	b.n	1cd0 <usart_read_callback+0x124>
			if (finger_rx_buffer[0]==0xF1 && finger_rx_buffer[1]==0x1F)
    1d76:	4b0b      	ldr	r3, [pc, #44]	; (1da4 <usart_read_callback+0x1f8>)
    1d78:	781b      	ldrb	r3, [r3, #0]
    1d7a:	2bf1      	cmp	r3, #241	; 0xf1
    1d7c:	d1a8      	bne.n	1cd0 <usart_read_callback+0x124>
    1d7e:	4b09      	ldr	r3, [pc, #36]	; (1da4 <usart_read_callback+0x1f8>)
    1d80:	785b      	ldrb	r3, [r3, #1]
    1d82:	2b1f      	cmp	r3, #31
    1d84:	d1a4      	bne.n	1cd0 <usart_read_callback+0x124>
				if(finger_rx_buffer[20] ==0)
    1d86:	4b07      	ldr	r3, [pc, #28]	; (1da4 <usart_read_callback+0x1f8>)
    1d88:	7d1b      	ldrb	r3, [r3, #20]
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	d1a0      	bne.n	1cd0 <usart_read_callback+0x124>
					usart_write_buffer_job(&usart_ble_instance,finger_rx_buffer,22);
    1d8e:	2216      	movs	r2, #22
    1d90:	4904      	ldr	r1, [pc, #16]	; (1da4 <usart_read_callback+0x1f8>)
    1d92:	480b      	ldr	r0, [pc, #44]	; (1dc0 <usart_read_callback+0x214>)
    1d94:	4b0b      	ldr	r3, [pc, #44]	; (1dc4 <usart_read_callback+0x218>)
    1d96:	4798      	blx	r3
}
    1d98:	e79a      	b.n	1cd0 <usart_read_callback+0x124>
    1d9a:	46c0      	nop			; (mov r8, r8)
    1d9c:	200000a2 	.word	0x200000a2
    1da0:	00002260 	.word	0x00002260
    1da4:	20000120 	.word	0x20000120
    1da8:	00001989 	.word	0x00001989
    1dac:	20000021 	.word	0x20000021
    1db0:	20000160 	.word	0x20000160
    1db4:	00000d4d 	.word	0x00000d4d
    1db8:	00001041 	.word	0x00001041
    1dbc:	200000a0 	.word	0x200000a0
    1dc0:	20000184 	.word	0x20000184
    1dc4:	00000d2d 	.word	0x00000d2d

00001dc8 <extint_detection_callback>:
static void extint_detection_callback(void)
{
    1dc8:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    1dca:	2280      	movs	r2, #128	; 0x80
    1dcc:	0112      	lsls	r2, r2, #4
    1dce:	4b09      	ldr	r3, [pc, #36]	; (1df4 <extint_detection_callback+0x2c>)
    1dd0:	61da      	str	r2, [r3, #28]
	port_pin_toggle_output_level(LED_PIN);
	if(FPaction_Register_FLAG)
    1dd2:	4b09      	ldr	r3, [pc, #36]	; (1df8 <extint_detection_callback+0x30>)
    1dd4:	781b      	ldrb	r3, [r3, #0]
    1dd6:	2b00      	cmp	r3, #0
    1dd8:	d105      	bne.n	1de6 <extint_detection_callback+0x1e>
		//(FPaction_Register_REG_IDX > 6)?0:FPaction_Register_REG_IDX;
		FPaction();
	}
	else
	{
		FPaction_Flag = FPaction_CheckMatch;
    1dda:	2209      	movs	r2, #9
    1ddc:	4b07      	ldr	r3, [pc, #28]	; (1dfc <extint_detection_callback+0x34>)
    1dde:	701a      	strb	r2, [r3, #0]
		FPaction();
    1de0:	4b07      	ldr	r3, [pc, #28]	; (1e00 <extint_detection_callback+0x38>)
    1de2:	4798      	blx	r3
	}


	
}
    1de4:	bd10      	pop	{r4, pc}
		FPaction_Flag = FPaction_Register;
    1de6:	2201      	movs	r2, #1
    1de8:	4b04      	ldr	r3, [pc, #16]	; (1dfc <extint_detection_callback+0x34>)
    1dea:	701a      	strb	r2, [r3, #0]
		FPaction();
    1dec:	4b04      	ldr	r3, [pc, #16]	; (1e00 <extint_detection_callback+0x38>)
    1dee:	4798      	blx	r3
    1df0:	e7f8      	b.n	1de4 <extint_detection_callback+0x1c>
    1df2:	46c0      	nop			; (mov r8, r8)
    1df4:	41004480 	.word	0x41004480
    1df8:	200000a3 	.word	0x200000a3
    1dfc:	200000a2 	.word	0x200000a2
    1e00:	00001989 	.word	0x00001989

00001e04 <configure_FP>:

void configure_FP(void)
{
    1e04:	b570      	push	{r4, r5, r6, lr}
    1e06:	b090      	sub	sp, #64	; 0x40
	/**FP model EIC INT init**/
	struct extint_chan_conf config_extint_FPINT;
	extint_chan_get_config_defaults(&config_extint_FPINT);
    1e08:	ad0d      	add	r5, sp, #52	; 0x34
    1e0a:	0028      	movs	r0, r5
    1e0c:	4b37      	ldr	r3, [pc, #220]	; (1eec <configure_FP+0xe8>)
    1e0e:	4798      	blx	r3
	config_extint_FPINT.gpio_pin           = PIN_PA16A_EIC_EXTINT0;
    1e10:	2310      	movs	r3, #16
    1e12:	930d      	str	r3, [sp, #52]	; 0x34
	config_extint_FPINT.gpio_pin_mux       = MUX_PA16A_EIC_EXTINT0;
    1e14:	2400      	movs	r4, #0
    1e16:	606c      	str	r4, [r5, #4]
	config_extint_FPINT.gpio_pin_pull      = EXTINT_PULL_UP;
    1e18:	2601      	movs	r6, #1
    1e1a:	722e      	strb	r6, [r5, #8]
	config_extint_FPINT.detection_criteria = EXTINT_DETECT_FALLING;
    1e1c:	3b0e      	subs	r3, #14
    1e1e:	72eb      	strb	r3, [r5, #11]
	extint_chan_set_config(FP_EIC_LINE, &config_extint_FPINT);
    1e20:	0029      	movs	r1, r5
    1e22:	2000      	movs	r0, #0
    1e24:	4b32      	ldr	r3, [pc, #200]	; (1ef0 <configure_FP+0xec>)
    1e26:	4798      	blx	r3
		
	/**FP model EIC INT callback**/
	extint_register_callback(extint_detection_callback,	FP_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1e28:	2200      	movs	r2, #0
    1e2a:	2100      	movs	r1, #0
    1e2c:	4831      	ldr	r0, [pc, #196]	; (1ef4 <configure_FP+0xf0>)
    1e2e:	4b32      	ldr	r3, [pc, #200]	; (1ef8 <configure_FP+0xf4>)
    1e30:	4798      	blx	r3
	extint_chan_enable_callback(FP_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1e32:	2100      	movs	r1, #0
    1e34:	2000      	movs	r0, #0
    1e36:	4b31      	ldr	r3, [pc, #196]	; (1efc <configure_FP+0xf8>)
    1e38:	4798      	blx	r3
	config->data_order       = USART_DATAORDER_LSB;
    1e3a:	ab01      	add	r3, sp, #4
    1e3c:	2280      	movs	r2, #128	; 0x80
    1e3e:	05d2      	lsls	r2, r2, #23
    1e40:	9201      	str	r2, [sp, #4]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1e42:	605c      	str	r4, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    1e44:	22ff      	movs	r2, #255	; 0xff
    1e46:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    1e48:	729c      	strb	r4, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1e4a:	72dc      	strb	r4, [r3, #11]
	config->receiver_enable  = true;
    1e4c:	751e      	strb	r6, [r3, #20]
	config->transmitter_enable = true;
    1e4e:	755e      	strb	r6, [r3, #21]
	config->clock_polarity_inverted = false;
    1e50:	759c      	strb	r4, [r3, #22]
	config->use_external_clock = false;
    1e52:	75dc      	strb	r4, [r3, #23]
	config->ext_clock_freq   = 0;
    1e54:	619c      	str	r4, [r3, #24]
	config->run_in_standby   = false;
    1e56:	771c      	strb	r4, [r3, #28]
	config->generator_source = GCLK_GENERATOR_0;
    1e58:	775c      	strb	r4, [r3, #29]
		
	/**FP model usart init**/
	struct usart_config finger_configure_usart;
	usart_get_config_defaults(&finger_configure_usart);

	finger_configure_usart.baudrate    = 115200;
    1e5a:	22e1      	movs	r2, #225	; 0xe1
    1e5c:	0252      	lsls	r2, r2, #9
    1e5e:	611a      	str	r2, [r3, #16]
	finger_configure_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    1e60:	22c4      	movs	r2, #196	; 0xc4
    1e62:	0392      	lsls	r2, r2, #14
    1e64:	60da      	str	r2, [r3, #12]
	finger_configure_usart.pinmux_pad0 = PINMUX_UNUSED;
    1e66:	2201      	movs	r2, #1
    1e68:	4252      	negs	r2, r2
    1e6a:	621a      	str	r2, [r3, #32]
	finger_configure_usart.pinmux_pad1 = PINMUX_UNUSED;
    1e6c:	625a      	str	r2, [r3, #36]	; 0x24
	finger_configure_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;//PINMUX_PA18C_SERCOM1_PAD2
    1e6e:	4a24      	ldr	r2, [pc, #144]	; (1f00 <configure_FP+0xfc>)
    1e70:	629a      	str	r2, [r3, #40]	; 0x28
	finger_configure_usart.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;//PINMUX_PA19C_SERCOM1_PAD3
    1e72:	4a24      	ldr	r2, [pc, #144]	; (1f04 <configure_FP+0x100>)
    1e74:	62da      	str	r2, [r3, #44]	; 0x2c

	while (usart_init(&usart_finger_instance,SERCOM1, &finger_configure_usart) != STATUS_OK) {}
    1e76:	4d24      	ldr	r5, [pc, #144]	; (1f08 <configure_FP+0x104>)
    1e78:	4c24      	ldr	r4, [pc, #144]	; (1f0c <configure_FP+0x108>)
    1e7a:	aa01      	add	r2, sp, #4
    1e7c:	4924      	ldr	r1, [pc, #144]	; (1f10 <configure_FP+0x10c>)
    1e7e:	0028      	movs	r0, r5
    1e80:	47a0      	blx	r4
    1e82:	2800      	cmp	r0, #0
    1e84:	d1f9      	bne.n	1e7a <configure_FP+0x76>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e86:	4d20      	ldr	r5, [pc, #128]	; (1f08 <configure_FP+0x104>)
    1e88:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1e8a:	0020      	movs	r0, r4
    1e8c:	4b21      	ldr	r3, [pc, #132]	; (1f14 <configure_FP+0x110>)
    1e8e:	4798      	blx	r3
    1e90:	231f      	movs	r3, #31
    1e92:	4018      	ands	r0, r3
    1e94:	3b1e      	subs	r3, #30
    1e96:	4083      	lsls	r3, r0
    1e98:	4a1f      	ldr	r2, [pc, #124]	; (1f18 <configure_FP+0x114>)
    1e9a:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e9c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1e9e:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1ea0:	b21b      	sxth	r3, r3
    1ea2:	2b00      	cmp	r3, #0
    1ea4:	dbfb      	blt.n	1e9e <configure_FP+0x9a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1ea6:	6823      	ldr	r3, [r4, #0]
    1ea8:	2202      	movs	r2, #2
    1eaa:	4313      	orrs	r3, r2
    1eac:	6023      	str	r3, [r4, #0]
	usart_enable(&usart_finger_instance);
	
	/**FP model usart callback**/
	usart_register_callback(&usart_finger_instance,usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1eae:	4c16      	ldr	r4, [pc, #88]	; (1f08 <configure_FP+0x104>)
    1eb0:	2200      	movs	r2, #0
    1eb2:	491a      	ldr	r1, [pc, #104]	; (1f1c <configure_FP+0x118>)
    1eb4:	0020      	movs	r0, r4
    1eb6:	4d1a      	ldr	r5, [pc, #104]	; (1f20 <configure_FP+0x11c>)
    1eb8:	47a8      	blx	r5
	usart_register_callback(&usart_finger_instance,usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1eba:	2201      	movs	r2, #1
    1ebc:	4919      	ldr	r1, [pc, #100]	; (1f24 <configure_FP+0x120>)
    1ebe:	0020      	movs	r0, r4
    1ec0:	47a8      	blx	r5
    1ec2:	2221      	movs	r2, #33	; 0x21
    1ec4:	5ca3      	ldrb	r3, [r4, r2]
    1ec6:	2103      	movs	r1, #3
    1ec8:	430b      	orrs	r3, r1
    1eca:	54a3      	strb	r3, [r4, r2]
	config->input_pull = PORT_PIN_PULL_UP;
    1ecc:	2301      	movs	r3, #1
    1ece:	466a      	mov	r2, sp
    1ed0:	7053      	strb	r3, [r2, #1]
	config->powersave  = false;
    1ed2:	2200      	movs	r2, #0
    1ed4:	4669      	mov	r1, sp
    1ed6:	708a      	strb	r2, [r1, #2]
		
	/**FP model other pin init **/
	struct port_config pin_config;
	port_get_config_defaults(&pin_config);
	
	pin_config.direction = PORT_PIN_DIR_OUTPUT;
    1ed8:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(FP_RST_PIN,&pin_config);
    1eda:	2011      	movs	r0, #17
    1edc:	4b12      	ldr	r3, [pc, #72]	; (1f28 <configure_FP+0x124>)
    1ede:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    1ee0:	2280      	movs	r2, #128	; 0x80
    1ee2:	0292      	lsls	r2, r2, #10
    1ee4:	4b11      	ldr	r3, [pc, #68]	; (1f2c <configure_FP+0x128>)
    1ee6:	619a      	str	r2, [r3, #24]
	finger_reset(false);
	
	//pin_config.direction = PORT_PIN_DIR_INPUT;
	//port_pin_set_config(FP_INT_PIN, &pin_config);
}
    1ee8:	b010      	add	sp, #64	; 0x40
    1eea:	bd70      	pop	{r4, r5, r6, pc}
    1eec:	00000189 	.word	0x00000189
    1ef0:	0000019d 	.word	0x0000019d
    1ef4:	00001dc9 	.word	0x00001dc9
    1ef8:	00000f61 	.word	0x00000f61
    1efc:	00000f8d 	.word	0x00000f8d
    1f00:	00120002 	.word	0x00120002
    1f04:	00130002 	.word	0x00130002
    1f08:	20000160 	.word	0x20000160
    1f0c:	00000955 	.word	0x00000955
    1f10:	42000c00 	.word	0x42000c00
    1f14:	00000ed1 	.word	0x00000ed1
    1f18:	e000e100 	.word	0xe000e100
    1f1c:	000018f5 	.word	0x000018f5
    1f20:	00000d15 	.word	0x00000d15
    1f24:	00001bad 	.word	0x00001bad
    1f28:	0000106d 	.word	0x0000106d
    1f2c:	41004400 	.word	0x41004400

00001f30 <main>:
 */
#include <asf.h>


int main (void)
{
    1f30:	b510      	push	{r4, lr}
	system_init();
    1f32:	4b0a      	ldr	r3, [pc, #40]	; (1f5c <main+0x2c>)
    1f34:	4798      	blx	r3
	LedInit();
    1f36:	4b0a      	ldr	r3, [pc, #40]	; (1f60 <main+0x30>)
    1f38:	4798      	blx	r3
	delay_init();
    1f3a:	4b0a      	ldr	r3, [pc, #40]	; (1f64 <main+0x34>)
    1f3c:	4798      	blx	r3
	delay_ms(300);
    1f3e:	2096      	movs	r0, #150	; 0x96
    1f40:	0040      	lsls	r0, r0, #1
    1f42:	4b09      	ldr	r3, [pc, #36]	; (1f68 <main+0x38>)
    1f44:	4798      	blx	r3
	configure_FP();
    1f46:	4b09      	ldr	r3, [pc, #36]	; (1f6c <main+0x3c>)
    1f48:	4798      	blx	r3
	configureBLE_usart();
    1f4a:	4b09      	ldr	r3, [pc, #36]	; (1f70 <main+0x40>)
    1f4c:	4798      	blx	r3
	configure_wifi_usart();
    1f4e:	4b09      	ldr	r3, [pc, #36]	; (1f74 <main+0x44>)
    1f50:	4798      	blx	r3
	
	MotorInit();
    1f52:	4b09      	ldr	r3, [pc, #36]	; (1f78 <main+0x48>)
    1f54:	4798      	blx	r3
	Motor_rotate();
    1f56:	4b09      	ldr	r3, [pc, #36]	; (1f7c <main+0x4c>)
    1f58:	4798      	blx	r3
    1f5a:	e7fe      	b.n	1f5a <main+0x2a>
    1f5c:	00001661 	.word	0x00001661
    1f60:	000006e1 	.word	0x000006e1
    1f64:	00001001 	.word	0x00001001
    1f68:	00001041 	.word	0x00001041
    1f6c:	00001e05 	.word	0x00001e05
    1f70:	000017a1 	.word	0x000017a1
    1f74:	00000821 	.word	0x00000821
    1f78:	0000072d 	.word	0x0000072d
    1f7c:	00000781 	.word	0x00000781

00001f80 <__udivsi3>:
    1f80:	2200      	movs	r2, #0
    1f82:	0843      	lsrs	r3, r0, #1
    1f84:	428b      	cmp	r3, r1
    1f86:	d374      	bcc.n	2072 <STACK_SIZE+0x72>
    1f88:	0903      	lsrs	r3, r0, #4
    1f8a:	428b      	cmp	r3, r1
    1f8c:	d35f      	bcc.n	204e <STACK_SIZE+0x4e>
    1f8e:	0a03      	lsrs	r3, r0, #8
    1f90:	428b      	cmp	r3, r1
    1f92:	d344      	bcc.n	201e <STACK_SIZE+0x1e>
    1f94:	0b03      	lsrs	r3, r0, #12
    1f96:	428b      	cmp	r3, r1
    1f98:	d328      	bcc.n	1fec <__udivsi3+0x6c>
    1f9a:	0c03      	lsrs	r3, r0, #16
    1f9c:	428b      	cmp	r3, r1
    1f9e:	d30d      	bcc.n	1fbc <__udivsi3+0x3c>
    1fa0:	22ff      	movs	r2, #255	; 0xff
    1fa2:	0209      	lsls	r1, r1, #8
    1fa4:	ba12      	rev	r2, r2
    1fa6:	0c03      	lsrs	r3, r0, #16
    1fa8:	428b      	cmp	r3, r1
    1faa:	d302      	bcc.n	1fb2 <__udivsi3+0x32>
    1fac:	1212      	asrs	r2, r2, #8
    1fae:	0209      	lsls	r1, r1, #8
    1fb0:	d065      	beq.n	207e <STACK_SIZE+0x7e>
    1fb2:	0b03      	lsrs	r3, r0, #12
    1fb4:	428b      	cmp	r3, r1
    1fb6:	d319      	bcc.n	1fec <__udivsi3+0x6c>
    1fb8:	e000      	b.n	1fbc <__udivsi3+0x3c>
    1fba:	0a09      	lsrs	r1, r1, #8
    1fbc:	0bc3      	lsrs	r3, r0, #15
    1fbe:	428b      	cmp	r3, r1
    1fc0:	d301      	bcc.n	1fc6 <__udivsi3+0x46>
    1fc2:	03cb      	lsls	r3, r1, #15
    1fc4:	1ac0      	subs	r0, r0, r3
    1fc6:	4152      	adcs	r2, r2
    1fc8:	0b83      	lsrs	r3, r0, #14
    1fca:	428b      	cmp	r3, r1
    1fcc:	d301      	bcc.n	1fd2 <__udivsi3+0x52>
    1fce:	038b      	lsls	r3, r1, #14
    1fd0:	1ac0      	subs	r0, r0, r3
    1fd2:	4152      	adcs	r2, r2
    1fd4:	0b43      	lsrs	r3, r0, #13
    1fd6:	428b      	cmp	r3, r1
    1fd8:	d301      	bcc.n	1fde <__udivsi3+0x5e>
    1fda:	034b      	lsls	r3, r1, #13
    1fdc:	1ac0      	subs	r0, r0, r3
    1fde:	4152      	adcs	r2, r2
    1fe0:	0b03      	lsrs	r3, r0, #12
    1fe2:	428b      	cmp	r3, r1
    1fe4:	d301      	bcc.n	1fea <__udivsi3+0x6a>
    1fe6:	030b      	lsls	r3, r1, #12
    1fe8:	1ac0      	subs	r0, r0, r3
    1fea:	4152      	adcs	r2, r2
    1fec:	0ac3      	lsrs	r3, r0, #11
    1fee:	428b      	cmp	r3, r1
    1ff0:	d301      	bcc.n	1ff6 <__udivsi3+0x76>
    1ff2:	02cb      	lsls	r3, r1, #11
    1ff4:	1ac0      	subs	r0, r0, r3
    1ff6:	4152      	adcs	r2, r2
    1ff8:	0a83      	lsrs	r3, r0, #10
    1ffa:	428b      	cmp	r3, r1
    1ffc:	d301      	bcc.n	2002 <STACK_SIZE+0x2>
    1ffe:	028b      	lsls	r3, r1, #10
    2000:	1ac0      	subs	r0, r0, r3
    2002:	4152      	adcs	r2, r2
    2004:	0a43      	lsrs	r3, r0, #9
    2006:	428b      	cmp	r3, r1
    2008:	d301      	bcc.n	200e <STACK_SIZE+0xe>
    200a:	024b      	lsls	r3, r1, #9
    200c:	1ac0      	subs	r0, r0, r3
    200e:	4152      	adcs	r2, r2
    2010:	0a03      	lsrs	r3, r0, #8
    2012:	428b      	cmp	r3, r1
    2014:	d301      	bcc.n	201a <STACK_SIZE+0x1a>
    2016:	020b      	lsls	r3, r1, #8
    2018:	1ac0      	subs	r0, r0, r3
    201a:	4152      	adcs	r2, r2
    201c:	d2cd      	bcs.n	1fba <__udivsi3+0x3a>
    201e:	09c3      	lsrs	r3, r0, #7
    2020:	428b      	cmp	r3, r1
    2022:	d301      	bcc.n	2028 <STACK_SIZE+0x28>
    2024:	01cb      	lsls	r3, r1, #7
    2026:	1ac0      	subs	r0, r0, r3
    2028:	4152      	adcs	r2, r2
    202a:	0983      	lsrs	r3, r0, #6
    202c:	428b      	cmp	r3, r1
    202e:	d301      	bcc.n	2034 <STACK_SIZE+0x34>
    2030:	018b      	lsls	r3, r1, #6
    2032:	1ac0      	subs	r0, r0, r3
    2034:	4152      	adcs	r2, r2
    2036:	0943      	lsrs	r3, r0, #5
    2038:	428b      	cmp	r3, r1
    203a:	d301      	bcc.n	2040 <STACK_SIZE+0x40>
    203c:	014b      	lsls	r3, r1, #5
    203e:	1ac0      	subs	r0, r0, r3
    2040:	4152      	adcs	r2, r2
    2042:	0903      	lsrs	r3, r0, #4
    2044:	428b      	cmp	r3, r1
    2046:	d301      	bcc.n	204c <STACK_SIZE+0x4c>
    2048:	010b      	lsls	r3, r1, #4
    204a:	1ac0      	subs	r0, r0, r3
    204c:	4152      	adcs	r2, r2
    204e:	08c3      	lsrs	r3, r0, #3
    2050:	428b      	cmp	r3, r1
    2052:	d301      	bcc.n	2058 <STACK_SIZE+0x58>
    2054:	00cb      	lsls	r3, r1, #3
    2056:	1ac0      	subs	r0, r0, r3
    2058:	4152      	adcs	r2, r2
    205a:	0883      	lsrs	r3, r0, #2
    205c:	428b      	cmp	r3, r1
    205e:	d301      	bcc.n	2064 <STACK_SIZE+0x64>
    2060:	008b      	lsls	r3, r1, #2
    2062:	1ac0      	subs	r0, r0, r3
    2064:	4152      	adcs	r2, r2
    2066:	0843      	lsrs	r3, r0, #1
    2068:	428b      	cmp	r3, r1
    206a:	d301      	bcc.n	2070 <STACK_SIZE+0x70>
    206c:	004b      	lsls	r3, r1, #1
    206e:	1ac0      	subs	r0, r0, r3
    2070:	4152      	adcs	r2, r2
    2072:	1a41      	subs	r1, r0, r1
    2074:	d200      	bcs.n	2078 <STACK_SIZE+0x78>
    2076:	4601      	mov	r1, r0
    2078:	4152      	adcs	r2, r2
    207a:	4610      	mov	r0, r2
    207c:	4770      	bx	lr
    207e:	e7ff      	b.n	2080 <STACK_SIZE+0x80>
    2080:	b501      	push	{r0, lr}
    2082:	2000      	movs	r0, #0
    2084:	f000 f806 	bl	2094 <__aeabi_idiv0>
    2088:	bd02      	pop	{r1, pc}
    208a:	46c0      	nop			; (mov r8, r8)

0000208c <__aeabi_uidivmod>:
    208c:	2900      	cmp	r1, #0
    208e:	d0f7      	beq.n	2080 <STACK_SIZE+0x80>
    2090:	e776      	b.n	1f80 <__udivsi3>
    2092:	4770      	bx	lr

00002094 <__aeabi_idiv0>:
    2094:	4770      	bx	lr
    2096:	46c0      	nop			; (mov r8, r8)

00002098 <__aeabi_lmul>:
    2098:	b5f0      	push	{r4, r5, r6, r7, lr}
    209a:	46ce      	mov	lr, r9
    209c:	4647      	mov	r7, r8
    209e:	0415      	lsls	r5, r2, #16
    20a0:	0c2d      	lsrs	r5, r5, #16
    20a2:	002e      	movs	r6, r5
    20a4:	b580      	push	{r7, lr}
    20a6:	0407      	lsls	r7, r0, #16
    20a8:	0c14      	lsrs	r4, r2, #16
    20aa:	0c3f      	lsrs	r7, r7, #16
    20ac:	4699      	mov	r9, r3
    20ae:	0c03      	lsrs	r3, r0, #16
    20b0:	437e      	muls	r6, r7
    20b2:	435d      	muls	r5, r3
    20b4:	4367      	muls	r7, r4
    20b6:	4363      	muls	r3, r4
    20b8:	197f      	adds	r7, r7, r5
    20ba:	0c34      	lsrs	r4, r6, #16
    20bc:	19e4      	adds	r4, r4, r7
    20be:	469c      	mov	ip, r3
    20c0:	42a5      	cmp	r5, r4
    20c2:	d903      	bls.n	20cc <__aeabi_lmul+0x34>
    20c4:	2380      	movs	r3, #128	; 0x80
    20c6:	025b      	lsls	r3, r3, #9
    20c8:	4698      	mov	r8, r3
    20ca:	44c4      	add	ip, r8
    20cc:	464b      	mov	r3, r9
    20ce:	4351      	muls	r1, r2
    20d0:	4343      	muls	r3, r0
    20d2:	0436      	lsls	r6, r6, #16
    20d4:	0c36      	lsrs	r6, r6, #16
    20d6:	0c25      	lsrs	r5, r4, #16
    20d8:	0424      	lsls	r4, r4, #16
    20da:	4465      	add	r5, ip
    20dc:	19a4      	adds	r4, r4, r6
    20de:	1859      	adds	r1, r3, r1
    20e0:	1949      	adds	r1, r1, r5
    20e2:	0020      	movs	r0, r4
    20e4:	bc0c      	pop	{r2, r3}
    20e6:	4690      	mov	r8, r2
    20e8:	4699      	mov	r9, r3
    20ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

000020ec <__libc_init_array>:
    20ec:	b570      	push	{r4, r5, r6, lr}
    20ee:	2600      	movs	r6, #0
    20f0:	4d0c      	ldr	r5, [pc, #48]	; (2124 <__libc_init_array+0x38>)
    20f2:	4c0d      	ldr	r4, [pc, #52]	; (2128 <__libc_init_array+0x3c>)
    20f4:	1b64      	subs	r4, r4, r5
    20f6:	10a4      	asrs	r4, r4, #2
    20f8:	42a6      	cmp	r6, r4
    20fa:	d109      	bne.n	2110 <__libc_init_array+0x24>
    20fc:	2600      	movs	r6, #0
    20fe:	f000 f8c9 	bl	2294 <_init>
    2102:	4d0a      	ldr	r5, [pc, #40]	; (212c <__libc_init_array+0x40>)
    2104:	4c0a      	ldr	r4, [pc, #40]	; (2130 <__libc_init_array+0x44>)
    2106:	1b64      	subs	r4, r4, r5
    2108:	10a4      	asrs	r4, r4, #2
    210a:	42a6      	cmp	r6, r4
    210c:	d105      	bne.n	211a <__libc_init_array+0x2e>
    210e:	bd70      	pop	{r4, r5, r6, pc}
    2110:	00b3      	lsls	r3, r6, #2
    2112:	58eb      	ldr	r3, [r5, r3]
    2114:	4798      	blx	r3
    2116:	3601      	adds	r6, #1
    2118:	e7ee      	b.n	20f8 <__libc_init_array+0xc>
    211a:	00b3      	lsls	r3, r6, #2
    211c:	58eb      	ldr	r3, [r5, r3]
    211e:	4798      	blx	r3
    2120:	3601      	adds	r6, #1
    2122:	e7f2      	b.n	210a <__libc_init_array+0x1e>
    2124:	000022a0 	.word	0x000022a0
    2128:	000022a0 	.word	0x000022a0
    212c:	000022a0 	.word	0x000022a0
    2130:	000022a4 	.word	0x000022a4

00002134 <memcpy>:
    2134:	2300      	movs	r3, #0
    2136:	b510      	push	{r4, lr}
    2138:	429a      	cmp	r2, r3
    213a:	d100      	bne.n	213e <memcpy+0xa>
    213c:	bd10      	pop	{r4, pc}
    213e:	5ccc      	ldrb	r4, [r1, r3]
    2140:	54c4      	strb	r4, [r0, r3]
    2142:	3301      	adds	r3, #1
    2144:	e7f8      	b.n	2138 <memcpy+0x4>
    2146:	0000      	movs	r0, r0
    2148:	42000800 	.word	0x42000800
    214c:	42000c00 	.word	0x42000c00
    2150:	42001000 	.word	0x42001000
    2154:	42001400 	.word	0x42001400
    2158:	42001800 	.word	0x42001800
    215c:	42001c00 	.word	0x42001c00
    2160:	432b5441 	.word	0x432b5441
    2164:	50414a57 	.word	0x50414a57
    2168:	4645445f 	.word	0x4645445f
    216c:	4554223d 	.word	0x4554223d
    2170:	53535453 	.word	0x53535453
    2174:	2c224449 	.word	0x2c224449
    2178:	33323122 	.word	0x33323122
    217c:	33323134 	.word	0x33323134
    2180:	000a2234 	.word	0x000a2234
    2184:	532b5441 	.word	0x532b5441
    2188:	54455641 	.word	0x54455641
    218c:	534e4152 	.word	0x534e4152
    2190:	4b4e494c 	.word	0x4b4e494c
    2194:	222c313d 	.word	0x222c313d
    2198:	2e323931 	.word	0x2e323931
    219c:	2e383631 	.word	0x2e383631
    21a0:	30322e31 	.word	0x30322e31
    21a4:	30312c22 	.word	0x30312c22
    21a8:	222c3130 	.word	0x222c3130
    21ac:	22504354 	.word	0x22504354
    21b0:	0a30312c 	.word	0x0a30312c
    21b4:	00000000 	.word	0x00000000
    21b8:	00001116 	.word	0x00001116
    21bc:	00001112 	.word	0x00001112
    21c0:	00001112 	.word	0x00001112
    21c4:	00001162 	.word	0x00001162
    21c8:	00001162 	.word	0x00001162
    21cc:	0000112a 	.word	0x0000112a
    21d0:	0000111c 	.word	0x0000111c
    21d4:	00001130 	.word	0x00001130
    21d8:	000011e8 	.word	0x000011e8
    21dc:	000011c8 	.word	0x000011c8
    21e0:	000011c8 	.word	0x000011c8
    21e4:	00001238 	.word	0x00001238
    21e8:	000011da 	.word	0x000011da
    21ec:	000011f6 	.word	0x000011f6
    21f0:	000011cc 	.word	0x000011cc
    21f4:	00001204 	.word	0x00001204
    21f8:	00001910 	.word	0x00001910
    21fc:	00001906 	.word	0x00001906
    2200:	00001912 	.word	0x00001912
    2204:	0000191e 	.word	0x0000191e
    2208:	0000192a 	.word	0x0000192a
    220c:	00001936 	.word	0x00001936
    2210:	00001910 	.word	0x00001910
    2214:	00001910 	.word	0x00001910
    2218:	00001910 	.word	0x00001910
    221c:	00001942 	.word	0x00001942
    2220:	0000194e 	.word	0x0000194e
    2224:	0000195a 	.word	0x0000195a
    2228:	00001966 	.word	0x00001966
    222c:	000019d2 	.word	0x000019d2
    2230:	0000199a 	.word	0x0000199a
    2234:	000019d4 	.word	0x000019d4
    2238:	00001a06 	.word	0x00001a06
    223c:	00001a3a 	.word	0x00001a3a
    2240:	00001a78 	.word	0x00001a78
    2244:	000019d2 	.word	0x000019d2
    2248:	000019d2 	.word	0x000019d2
    224c:	000019d2 	.word	0x000019d2
    2250:	00001aac 	.word	0x00001aac
    2254:	00001ae0 	.word	0x00001ae0
    2258:	00001b14 	.word	0x00001b14
    225c:	00001b56 	.word	0x00001b56
    2260:	00001cd0 	.word	0x00001cd0
    2264:	00001bc0 	.word	0x00001bc0
    2268:	00001bd6 	.word	0x00001bd6
    226c:	00001cc6 	.word	0x00001cc6
    2270:	00001c7c 	.word	0x00001c7c
    2274:	00001c90 	.word	0x00001c90
    2278:	00001cd0 	.word	0x00001cd0
    227c:	00001cd0 	.word	0x00001cd0
    2280:	00001cd0 	.word	0x00001cd0
    2284:	00001cd2 	.word	0x00001cd2
    2288:	00001cde 	.word	0x00001cde
    228c:	00001d52 	.word	0x00001d52
    2290:	00001d76 	.word	0x00001d76

00002294 <_init>:
    2294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2296:	46c0      	nop			; (mov r8, r8)
    2298:	bcf8      	pop	{r3, r4, r5, r6, r7}
    229a:	bc08      	pop	{r3}
    229c:	469e      	mov	lr, r3
    229e:	4770      	bx	lr

000022a0 <__init_array_start>:
    22a0:	000000cd 	.word	0x000000cd

000022a4 <_fini>:
    22a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22a6:	46c0      	nop			; (mov r8, r8)
    22a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    22aa:	bc08      	pop	{r3}
    22ac:	469e      	mov	lr, r3
    22ae:	4770      	bx	lr

000022b0 <__fini_array_start>:
    22b0:	000000a5 	.word	0x000000a5
