<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c85b06fcc0a6fafa3c0bec08eff683af.html">arm</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_569058a3be4f46594faf73e74adc92db.html">dev</a>
  </div>
<div class="contents">
<h1>usartat91.c</h1><a href="usartat91_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2001-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00006"></a>00006 <span class="comment"> * are met:</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00014"></a>00014 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00015"></a>00015 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00020"></a>00020 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00021"></a>00021 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00022"></a>00022 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00023"></a>00023 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00024"></a>00024 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00025"></a>00025 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00026"></a>00026 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00027"></a>00027 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00028"></a>00028 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * The 9-bit communication had been contributed by Brett Abbott,</span>
<a name="l00033"></a>00033 <span class="comment"> * Digital Telemetry Limited.</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> * Dave Smart contributed the synchronous mode support.</span>
<a name="l00036"></a>00036 <span class="comment"> */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/*</span>
<a name="l00039"></a>00039 <span class="comment"> * $Log$</span>
<a name="l00040"></a>00040 <span class="comment"> * Revision 1.12  2008/10/23 08:50:43  haraldkipp</span>
<a name="l00041"></a>00041 <span class="comment"> * Prepared AT91 UART hardware handshake.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Revision 1.11  2008/08/11 06:59:13  haraldkipp</span>
<a name="l00044"></a>00044 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * Revision 1.10  2008/07/31 09:43:25  haraldkipp</span>
<a name="l00047"></a>00047 <span class="comment"> * Initializing peripheral control registers in a more general way.</span>
<a name="l00048"></a>00048 <span class="comment"> * Fixes bug #2032960.</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> * Revision 1.9  2008/04/18 13:24:56  haraldkipp</span>
<a name="l00051"></a>00051 <span class="comment"> * Added Szemzo Andras' RS485 patch.</span>
<a name="l00052"></a>00052 <span class="comment"> *</span>
<a name="l00053"></a>00053 <span class="comment"> * Revision 1.8  2008/02/15 16:59:27  haraldkipp</span>
<a name="l00054"></a>00054 <span class="comment"> * Spport for AT91SAM7SE512 added.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * Revision 1.7  2007/10/04 20:05:51  olereinhardt</span>
<a name="l00057"></a>00057 <span class="comment"> * Support for SAM7S256 added</span>
<a name="l00058"></a>00058 <span class="comment"> *</span>
<a name="l00059"></a>00059 <span class="comment"> * Revision 1.6  2006/08/31 19:01:44  haraldkipp</span>
<a name="l00060"></a>00060 <span class="comment"> * Using the processor clock for baud rate calculations failed</span>
<a name="l00061"></a>00061 <span class="comment"> * on the SAM9, if the master clock is further divided. This</span>
<a name="l00062"></a>00062 <span class="comment"> * had been fixed.</span>
<a name="l00063"></a>00063 <span class="comment"> *</span>
<a name="l00064"></a>00064 <span class="comment"> * Revision 1.5  2006/08/05 11:54:06  haraldkipp</span>
<a name="l00065"></a>00065 <span class="comment"> * Special register functions should not be based on MCU definitions but on</span>
<a name="l00066"></a>00066 <span class="comment"> * register definitions.</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> * Revision 1.4  2006/07/05 07:55:23  haraldkipp</span>
<a name="l00069"></a>00069 <span class="comment"> * Daidai's support for AT91SAM7X added.</span>
<a name="l00070"></a>00070 <span class="comment"> *</span>
<a name="l00071"></a>00071 <span class="comment"> * Revision 1.3  2006/06/28 17:18:40  haraldkipp</span>
<a name="l00072"></a>00072 <span class="comment"> * Temporarly exclude AT91R40008 specific register settings from building</span>
<a name="l00073"></a>00073 <span class="comment"> * for AT91SAM7X.</span>
<a name="l00074"></a>00074 <span class="comment"> *</span>
<a name="l00075"></a>00075 <span class="comment"> * Revision 1.2  2006/01/05 16:47:32  haraldkipp</span>
<a name="l00076"></a>00076 <span class="comment"> * Baudrate calculation is now based on NutGetCpuClock().</span>
<a name="l00077"></a>00077 <span class="comment"> *</span>
<a name="l00078"></a>00078 <span class="comment"> * Revision 1.1  2005/11/20 14:40:28  haraldkipp</span>
<a name="l00079"></a>00079 <span class="comment"> * Added interrupt driven UART driver for AT91.</span>
<a name="l00080"></a>00080 <span class="comment"> *</span>
<a name="l00081"></a>00081 <span class="comment"> */</span>
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="preprocessor">#include &lt;<a class="code" href="clock_8h.html" title="Nut/OS Clock Configuration.">cfg/clock.h</a>&gt;</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="preprocessor">#include &lt;<a class="code" href="include_2sys_2atom_8h.html">sys/atom.h</a>&gt;</span>
<a name="l00086"></a>00086 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00087"></a>00087 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="preprocessor">#include &lt;<a class="code" href="usartat91_8h.html" title="Synchronous/asynchronous serial device definitions.">dev/usartat91.h</a>&gt;</span>
<a name="l00092"></a>00092 
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="comment">/* \brief ASCII code for software flow control, starts transmitter. */</span>
<a name="l00099"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#gfc0f42590f4bdc554d6bc17c54aedc2b">00099</a> <span class="preprocessor">#define ASCII_XON   0x11</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">/* \brief ASCII code for software flow control, stops transmitter. */</span>
<a name="l00101"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#gfcf583b92f0898d99d86611e5b56d718">00101</a> <span class="preprocessor">#define ASCII_XOFF  0x13</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">/* \brief XON transmit pending flag. */</span>
<a name="l00104"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#g7334b4771609998017ff5ed73044c18e">00104</a> <span class="preprocessor">#define XON_PENDING     0x10</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="comment">/* \brief XOFF transmit pending flag. */</span>
<a name="l00106"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#gcfea46fe08c62bba73b923ec9fd834cd">00106</a> <span class="preprocessor">#define XOFF_PENDING    0x20</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="comment">/* \brief XOFF sent flag. */</span>
<a name="l00108"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#gb6bb4a6147945c681f11f6917a9093de">00108</a> <span class="preprocessor">#define XOFF_SENT       0x40</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">/* \brief XOFF received flag. */</span>
<a name="l00110"></a><a class="code" href="group__xg_nut_arch_arm_at91_us.html#gbf67c6040eed0c40ed6faa88b3e4c753">00110</a> <span class="preprocessor">#define XOFF_RCVD       0x80</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 
<a name="l00116"></a>00116 <span class="keyword">static</span> <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> rx_errors;
<a name="l00117"></a>00117 
<a name="l00121"></a>00121 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#d0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> flow_control;
<a name="l00122"></a>00122 
<a name="l00126"></a>00126 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#d0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> tx_aframe;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>    <span class="comment">/* define in cfg/modem.h */</span>
<a name="l00130"></a>00130 <span class="preprocessor">    #ifdef UART_HDX_FLIP_BIT    </span><span class="comment">/* same as RTS toggle by Windows NT driver */</span>
<a name="l00131"></a>00131 <span class="preprocessor">        #define UART_HDX_TX     cbi</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">        #define UART_HDX_RX     sbi</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #else                       </span><span class="comment">/* previous usage by Ethernut */</span>
<a name="l00134"></a>00134 <span class="preprocessor">        #define UART_HDX_TX     sbi</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">        #define UART_HDX_RX     cbi</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#d0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> hdx_control;
<a name="l00148"></a>00148 <span class="preprocessor">#endif</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="comment">//#if defined(UART_RTS_BIT) || defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00157"></a>00157 <span class="comment"></span><span class="keyword">static</span> <a class="code" href="stdint_8h.html#d0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> rts_control;
<a name="l00158"></a>00158 <span class="comment">//#endif</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">//#if defined(UART_CTS_BIT) || defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00167"></a>00167 <span class="comment"></span><span class="keyword">static</span> <a class="code" href="stdint_8h.html#d0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> cts_sense;
<a name="l00168"></a>00168 <span class="comment">//#endif</span>
<a name="l00169"></a>00169 
<a name="l00170"></a>00170 <span class="preprocessor">#ifdef UART_CTS_BIT</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00181"></a>00181 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartCts(<span class="keywordtype">void</span> *arg)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     <span class="comment">/* Enable transmit interrupt. */</span>
<a name="l00184"></a>00184     <span class="comment">//sbi(UCSRnB, UDRIE);</span>
<a name="l00185"></a>00185     <span class="comment">/* Disable CTS sense interrupt. */</span>
<a name="l00186"></a>00186     <span class="comment">//cbi(EIMSK, UART_CTS_BIT);</span>
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 <span class="preprocessor">#endif</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00192"></a>00192 <span class="comment"> * \brief USARTn transmitter empty interrupt handler.</span>
<a name="l00193"></a>00193 <span class="comment"> *</span>
<a name="l00194"></a>00194 <span class="comment"> * Used with half duplex communication to switch from tranmit to receive</span>
<a name="l00195"></a>00195 <span class="comment"> * mode after the last character has been transmitted.</span>
<a name="l00196"></a>00196 <span class="comment"> *</span>
<a name="l00197"></a>00197 <span class="comment"> * This routine exists only if the hardware configuration defines a</span>
<a name="l00198"></a>00198 <span class="comment"> * port bit to switch between receive and transmit mode.</span>
<a name="l00199"></a>00199 <span class="comment"> *</span>
<a name="l00200"></a>00200 <span class="comment"> * \param arg Pointer to the transmitter ring buffer.</span>
<a name="l00201"></a>00201 <span class="comment"> */</span>
<a name="l00202"></a>00202 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartTxEmpty(RINGBUF *rbf)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204     <span class="comment">/*</span>
<a name="l00205"></a>00205 <span class="comment">     * Check if half duplex mode has been enabled and if all characters</span>
<a name="l00206"></a>00206 <span class="comment">     * had been sent out.</span>
<a name="l00207"></a>00207 <span class="comment">     */</span>
<a name="l00208"></a>00208     <span class="keywordflow">if</span> (hdx_control &amp;&amp; rbf-&gt;rbf_cnt == 0) {
<a name="l00209"></a>00209         <span class="comment">/* Switch to receiver mode. */</span>
<a name="l00210"></a>00210         UART_HDX_RX(UART_HDX_PORT, UART_HDX_BIT);
<a name="l00211"></a>00211     }
<a name="l00212"></a>00212 }
<a name="l00213"></a>00213 <span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="comment">/*</span>
<a name="l00216"></a>00216 <span class="comment"> * \brief USARTn transmitter ready interrupt handler.</span>
<a name="l00217"></a>00217 <span class="comment"> *</span>
<a name="l00218"></a>00218 <span class="comment"> * \param rbf Pointer to the transmitter ring buffer.</span>
<a name="l00219"></a>00219 <span class="comment"> */</span>
<a name="l00220"></a>00220 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartTxReady(RINGBUF *rbf) 
<a name="l00221"></a>00221 {
<a name="l00222"></a>00222     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *cp = rbf-&gt;rbf_tail;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">/*</span>
<a name="l00225"></a>00225 <span class="comment">     * Process pending software flow controls first.</span>
<a name="l00226"></a>00226 <span class="comment">     */</span>
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (flow_control &amp; (<a class="code" href="group__xg_usart_avr.html#g7334b4771609998017ff5ed73044c18e">XON_PENDING</a> | <a class="code" href="group__xg_usart_avr.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>)) {
<a name="l00228"></a>00228         <span class="keywordflow">if</span> (flow_control &amp; <a class="code" href="group__xg_usart_avr.html#g7334b4771609998017ff5ed73044c18e">XON_PENDING</a>) {
<a name="l00229"></a>00229             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5" title="USART transmitter holding register offset.">US_THR_OFF</a>, <a class="code" href="group__xg_usart_avr.html#gfcf583b92f0898d99d86611e5b56d718">ASCII_XOFF</a>);
<a name="l00230"></a>00230             flow_control |= <a class="code" href="group__xg_usart_avr.html#gb6bb4a6147945c681f11f6917a9093de">XOFF_SENT</a>;
<a name="l00231"></a>00231         } <span class="keywordflow">else</span> {
<a name="l00232"></a>00232             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5" title="USART transmitter holding register offset.">US_THR_OFF</a>, <a class="code" href="group__xg_usart_avr.html#gfc0f42590f4bdc554d6bc17c54aedc2b">ASCII_XON</a>);
<a name="l00233"></a>00233             flow_control &amp;= ~<a class="code" href="group__xg_usart_avr.html#gb6bb4a6147945c681f11f6917a9093de">XOFF_SENT</a>;
<a name="l00234"></a>00234         }
<a name="l00235"></a>00235         flow_control &amp;= ~(XON_PENDING | <a class="code" href="group__xg_usart_avr.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>);
<a name="l00236"></a>00236         <span class="keywordflow">return</span>;
<a name="l00237"></a>00237     }
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     <span class="keywordflow">if</span> (flow_control &amp; <a class="code" href="group__xg_usart_avr.html#gbf67c6040eed0c40ed6faa88b3e4c753">XOFF_RCVD</a>) {
<a name="l00240"></a>00240         <span class="comment">/*</span>
<a name="l00241"></a>00241 <span class="comment">         * If XOFF has been received, we disable the transmit interrupts</span>
<a name="l00242"></a>00242 <span class="comment">         * and return without sending anything.</span>
<a name="l00243"></a>00243 <span class="comment">         */</span>
<a name="l00244"></a>00244         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>);
<a name="l00245"></a>00245         <span class="keywordflow">return</span>;
<a name="l00246"></a>00246     }
<a name="l00247"></a>00247 
<a name="l00248"></a>00248     <span class="keywordflow">if</span> (rbf-&gt;rbf_cnt) {
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="preprocessor">#ifdef UART_CTS_BIT</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>        <span class="comment">/*</span>
<a name="l00252"></a>00252 <span class="comment">         * If CTS has been disabled, we disable the transmit interrupts</span>
<a name="l00253"></a>00253 <span class="comment">         * and return without sending anything.</span>
<a name="l00254"></a>00254 <span class="comment">         */</span>
<a name="l00255"></a>00255         <span class="keywordflow">if</span> (cts_sense &amp;&amp; <a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(<a class="code" href="group__xg_usart_avr.html#g8f26ce0e19db55c2ad2c8927162e9b97">UART_CTS_PIN</a>, UART_CTS_BIT)) {
<a name="l00256"></a>00256             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>);
<a name="l00257"></a>00257             <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(EIMSK, UART_CTS_BIT);
<a name="l00258"></a>00258             <span class="keywordflow">return</span>;
<a name="l00259"></a>00259         }
<a name="l00260"></a>00260 <span class="preprocessor">#endif</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>        rbf-&gt;rbf_cnt--;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263         <span class="comment">/*</span>
<a name="l00264"></a>00264 <span class="comment">         * Send address in multidrop mode.</span>
<a name="l00265"></a>00265 <span class="comment">         */</span>
<a name="l00266"></a>00266         <span class="keywordflow">if</span> (tx_aframe) {
<a name="l00267"></a>00267             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g0ef180d48004c3350352b6f2910282d8" title="Send next byte with address bit set.">US_SENDA</a>);
<a name="l00268"></a>00268         }
<a name="l00269"></a>00269 
<a name="l00270"></a>00270         <span class="comment">/*</span>
<a name="l00271"></a>00271 <span class="comment">         * Start transmission of the next character.</span>
<a name="l00272"></a>00272 <span class="comment">         */</span>
<a name="l00273"></a>00273         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5" title="USART transmitter holding register offset.">US_THR_OFF</a>, *cp);
<a name="l00274"></a>00274 
<a name="l00275"></a>00275         <span class="comment">/*</span>
<a name="l00276"></a>00276 <span class="comment">         * Wrap around the buffer pointer if we reached its end.</span>
<a name="l00277"></a>00277 <span class="comment">         */</span>
<a name="l00278"></a>00278         <span class="keywordflow">if</span> (++cp == rbf-&gt;rbf_last) {
<a name="l00279"></a>00279             cp = rbf-&gt;rbf_start;
<a name="l00280"></a>00280         }
<a name="l00281"></a>00281         rbf-&gt;rbf_tail = cp;
<a name="l00282"></a>00282         <span class="keywordflow">if</span> (rbf-&gt;rbf_cnt == rbf-&gt;rbf_lwm) {
<a name="l00283"></a>00283             <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;rbf-&gt;rbf_que);
<a name="l00284"></a>00284         }
<a name="l00285"></a>00285     }
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <span class="comment">/*</span>
<a name="l00288"></a>00288 <span class="comment">     * Nothing left to transmit, disable interrupt.</span>
<a name="l00289"></a>00289 <span class="comment">     */</span>
<a name="l00290"></a>00290     <span class="keywordflow">else</span> {
<a name="l00291"></a>00291         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>);
<a name="l00292"></a>00292         rbf-&gt;rbf_cnt = 0;
<a name="l00293"></a>00293         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;rbf-&gt;rbf_que);
<a name="l00294"></a>00294     }
<a name="l00295"></a>00295 }
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 <span class="comment">/*</span>
<a name="l00299"></a>00299 <span class="comment"> * \brief USARTn receiver ready interrupt handler.</span>
<a name="l00300"></a>00300 <span class="comment"> *</span>
<a name="l00301"></a>00301 <span class="comment"> *</span>
<a name="l00302"></a>00302 <span class="comment"> * \param rbf Pointer to the receiver ring buffer.</span>
<a name="l00303"></a>00303 <span class="comment"> */</span>
<a name="l00304"></a>00304 
<a name="l00305"></a>00305 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartRxReady(RINGBUF *rbf) 
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     <span class="keyword">register</span> <span class="keywordtype">size_t</span> cnt;
<a name="l00308"></a>00308     <span class="keyword">register</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ch;
<a name="l00309"></a>00309 
<a name="l00310"></a>00310     <span class="comment">/*</span>
<a name="l00311"></a>00311 <span class="comment">     * We read the received character as early as possible to avoid overflows</span>
<a name="l00312"></a>00312 <span class="comment">     * caused by interrupt latency.</span>
<a name="l00313"></a>00313 <span class="comment">     */</span>
<a name="l00314"></a>00314     ch = <a class="code" href="arm_8h.html#87b7f589293ff4bcaaf5f68beeffcb7c">inb</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g636b08489d2e71cb979227c05d3a24a6" title="USART receiver holding register offset.">US_RHR_OFF</a>);
<a name="l00315"></a>00315 
<a name="l00316"></a>00316     <span class="comment">/* Collect receiver errors. */</span>
<a name="l00317"></a>00317     rx_errors |= <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1" title="USART status register offset.">US_CSR_OFF</a>) &amp; (<a class="code" href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be" title="Overrun error.">US_OVRE</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g3ae62d7a4564567f2d0e5721c38b1fff" title="Framing error.">US_FRAME</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g8189541309f865b060447b612f1eaaca" title="Parity error.">US_PARE</a>);
<a name="l00318"></a>00318 
<a name="l00319"></a>00319     <span class="comment">/*</span>
<a name="l00320"></a>00320 <span class="comment">     * Handle software handshake. We have to do this before checking the</span>
<a name="l00321"></a>00321 <span class="comment">     * buffer, because flow control must work in write-only mode, where</span>
<a name="l00322"></a>00322 <span class="comment">     * there is no receive buffer.</span>
<a name="l00323"></a>00323 <span class="comment">     */</span>
<a name="l00324"></a>00324     <span class="keywordflow">if</span> (flow_control) {
<a name="l00325"></a>00325         <span class="comment">/* XOFF character disables transmit interrupts. */</span>
<a name="l00326"></a>00326         <span class="keywordflow">if</span> (ch == <a class="code" href="group__xg_usart_avr.html#gfcf583b92f0898d99d86611e5b56d718">ASCII_XOFF</a>) {
<a name="l00327"></a>00327             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>);
<a name="l00328"></a>00328             flow_control |= XOFF_RCVD;
<a name="l00329"></a>00329             <span class="keywordflow">return</span>;
<a name="l00330"></a>00330         }
<a name="l00331"></a>00331         <span class="comment">/* XON enables transmit interrupts. */</span>
<a name="l00332"></a>00332         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ch == <a class="code" href="group__xg_usart_avr.html#gfc0f42590f4bdc554d6bc17c54aedc2b">ASCII_XON</a>) {
<a name="l00333"></a>00333             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6" title="USART interrupt enable register offset.">US_IER_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>);
<a name="l00334"></a>00334             flow_control &amp;= ~XOFF_RCVD;
<a name="l00335"></a>00335             <span class="keywordflow">return</span>;
<a name="l00336"></a>00336         }
<a name="l00337"></a>00337     }
<a name="l00338"></a>00338 
<a name="l00339"></a>00339     <span class="comment">/*</span>
<a name="l00340"></a>00340 <span class="comment">     * Check buffer overflow.</span>
<a name="l00341"></a>00341 <span class="comment">     */</span>
<a name="l00342"></a>00342     cnt = rbf-&gt;rbf_cnt;
<a name="l00343"></a>00343     <span class="keywordflow">if</span> (cnt &gt;= rbf-&gt;rbf_siz) {
<a name="l00344"></a>00344         rx_errors |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be" title="Overrun error.">US_OVRE</a>;
<a name="l00345"></a>00345         <span class="keywordflow">return</span>;
<a name="l00346"></a>00346     }
<a name="l00347"></a>00347 
<a name="l00348"></a>00348     <span class="comment">/* Wake up waiting threads if this is the first byte in the buffer. */</span>
<a name="l00349"></a>00349     <span class="keywordflow">if</span> (cnt++ == 0){
<a name="l00350"></a>00350         <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;rbf-&gt;rbf_que);
<a name="l00351"></a>00351     }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="comment">/*</span>
<a name="l00354"></a>00354 <span class="comment">     * Check the high watermark for software handshake. If the number of</span>
<a name="l00355"></a>00355 <span class="comment">     * buffered bytes is above this mark, then send XOFF.</span>
<a name="l00356"></a>00356 <span class="comment">     */</span>
<a name="l00357"></a>00357     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flow_control) {
<a name="l00358"></a>00358         <span class="keywordflow">if</span>(cnt &gt;= rbf-&gt;rbf_hwm) {
<a name="l00359"></a>00359             <span class="keywordflow">if</span>((flow_control &amp; <a class="code" href="group__xg_usart_avr.html#gb6bb4a6147945c681f11f6917a9093de">XOFF_SENT</a>) == 0) {
<a name="l00360"></a>00360                 <span class="keywordflow">if</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1" title="USART status register offset.">US_CSR_OFF</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>) {
<a name="l00361"></a>00361                     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5" title="USART transmitter holding register offset.">US_THR_OFF</a>, <a class="code" href="group__xg_usart_avr.html#gfcf583b92f0898d99d86611e5b56d718">ASCII_XOFF</a>);
<a name="l00362"></a>00362                     flow_control |= XOFF_SENT;
<a name="l00363"></a>00363                     flow_control &amp;= ~<a class="code" href="group__xg_usart_avr.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>;
<a name="l00364"></a>00364                 } <span class="keywordflow">else</span> {
<a name="l00365"></a>00365                     flow_control |= <a class="code" href="group__xg_usart_avr.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>;
<a name="l00366"></a>00366                 }
<a name="l00367"></a>00367             }
<a name="l00368"></a>00368         }
<a name="l00369"></a>00369     }
<a name="l00370"></a>00370 
<a name="l00371"></a>00371 <span class="preprocessor">#ifdef UART_RTS_BIT</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>    <span class="comment">/*</span>
<a name="l00373"></a>00373 <span class="comment">     * Check the high watermark for hardware handshake. If the number of</span>
<a name="l00374"></a>00374 <span class="comment">     * buffered bytes is above this mark, then disable RTS.</span>
<a name="l00375"></a>00375 <span class="comment">     */</span>
<a name="l00376"></a>00376     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rts_control &amp;&amp; cnt &gt;= rbf-&gt;rbf_hwm) {
<a name="l00377"></a>00377         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l00378"></a>00378     }
<a name="l00379"></a>00379 <span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00381"></a>00381     <span class="comment">/*</span>
<a name="l00382"></a>00382 <span class="comment">     * Store the character and increment and the ring buffer pointer.</span>
<a name="l00383"></a>00383 <span class="comment">     */</span>
<a name="l00384"></a>00384     *rbf-&gt;rbf_head++ = ch;
<a name="l00385"></a>00385     <span class="keywordflow">if</span> (rbf-&gt;rbf_head == rbf-&gt;rbf_last) {
<a name="l00386"></a>00386         rbf-&gt;rbf_head = rbf-&gt;rbf_start;
<a name="l00387"></a>00387     }
<a name="l00388"></a>00388 
<a name="l00389"></a>00389     <span class="comment">/* Update the ring buffer counter. */</span>
<a name="l00390"></a>00390     rbf-&gt;rbf_cnt = cnt;
<a name="l00391"></a>00391 }
<a name="l00392"></a>00392 
<a name="l00398"></a>00398 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartInterrupt(<span class="keywordtype">void</span> *arg)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     USARTDCB *dcb = (USARTDCB *)arg;
<a name="l00401"></a>00401     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> csr = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1" title="USART status register offset.">US_CSR_OFF</a>);
<a name="l00402"></a>00402 
<a name="l00403"></a>00403     <span class="keywordflow">if</span> (csr &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ga57cfd24c7628af15a3ac43ce2949286" title="Receiver ready.">US_RXRDY</a>) {
<a name="l00404"></a>00404         At91UsartRxReady(&amp;dcb-&gt;dcb_rx_rbf);
<a name="l00405"></a>00405     }
<a name="l00406"></a>00406     <span class="keywordflow">if</span> (csr &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d" title="Transmitter ready.">US_TXRDY</a>) {
<a name="l00407"></a>00407         At91UsartTxReady(&amp;dcb-&gt;dcb_tx_rbf);
<a name="l00408"></a>00408     }
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (csr &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>) {
<a name="l00412"></a>00412         At91UsartTxEmpty(&amp;dcb-&gt;dcb_tx_rbf);
<a name="l00413"></a>00413     }
<a name="l00414"></a>00414 <span class="preprocessor">#endif </span><span class="comment">/*  UART_HDX_BIT */</span>
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 
<a name="l00423"></a>00423 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartEnable(<span class="keywordtype">void</span>)
<a name="l00424"></a>00424 {
<a name="l00425"></a>00425     <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     <span class="comment">/* Enable UART receiver and transmitter. */</span>
<a name="l00428"></a>00428     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g22a008aea1877125eb8e4666af07065f" title="Receiver enable.">US_RXEN</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g8969e9878742caecf162b9ca8445976a" title="Transmitter enable.">US_TXEN</a>);
<a name="l00429"></a>00429 
<a name="l00430"></a>00430     <span class="comment">/* Enable UART receiver and transmitter interrupts. */</span>
<a name="l00431"></a>00431     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6" title="USART interrupt enable register offset.">US_IER_OFF</a>, US_RXRDY | US_TXRDY);
<a name="l00432"></a>00432     <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="at91__ahdlc_8c.html#4ef34c86b0de1be86e25b5d03ca3112a">SIG_UART</a>);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (hdx_control) {
<a name="l00436"></a>00436         <span class="comment">/* Enable transmit complete interrupt. */</span>
<a name="l00437"></a>00437         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_usart_avr.html#gbeede6e4887490999444058a5f897e2f">UCSRnB</a>, <a class="code" href="arch_2avr_8h.html#28ec2daa2efa68b5712d6425764e9332">TXCIE</a>);
<a name="l00438"></a>00438     }
<a name="l00439"></a>00439 <span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>
<a name="l00441"></a>00441     <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l00442"></a>00442 }
<a name="l00443"></a>00443 
<a name="l00447"></a>00447 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartDisable(<span class="keywordtype">void</span>)
<a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <span class="comment">/*</span>
<a name="l00450"></a>00450 <span class="comment">     * Disable USART interrupts.</span>
<a name="l00451"></a>00451 <span class="comment">     */</span>
<a name="l00452"></a>00452     <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l00453"></a>00453     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, 0xFFFFFFFF);
<a name="l00454"></a>00454     <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <span class="comment">/*</span>
<a name="l00457"></a>00457 <span class="comment">     * Allow incoming or outgoing character to finish.</span>
<a name="l00458"></a>00458 <span class="comment">     */</span>
<a name="l00459"></a>00459     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(10);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <span class="comment">/*</span>
<a name="l00462"></a>00462 <span class="comment">     * Disable USART transmit and receive.</span>
<a name="l00463"></a>00463 <span class="comment">     */</span>
<a name="l00464"></a>00464     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792" title="Receiver disable.">US_RXDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2" title="Transmitter disable.">US_TXDIS</a>);
<a name="l00465"></a>00465 }
<a name="l00466"></a>00466 
<a name="l00475"></a>00475 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> At91UsartGetSpeed(<span class="keywordtype">void</span>)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> cs = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>);
<a name="l00478"></a>00478     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> clk;
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     clk = <a class="code" href="sys_2timer_8h.html#3a0f6d372c4649ae0090254455b028cc">NutClockGet</a>(<a class="code" href="sys_2timer_8h.html#09a2e2c64ed43bd0bb228dda8092d02a">NUT_HWCLK_PERIPHERAL</a>);
<a name="l00481"></a>00481     <span class="keywordflow">if</span> ((cs &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g3797a8324adb354db5e5078045d68344" title="Clock selection mask.">US_CLKS</a>) == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g3e44696de5841771d29105d5d6928ef1" title="Master clock divided by 8.">US_CLKS_MCK8</a>) {
<a name="l00482"></a>00482         clk /= 8;
<a name="l00483"></a>00483     }
<a name="l00484"></a>00484     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((cs &amp; US_CLKS) != <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g2de3b75d8d7e10ee7b84893ed20fc291" title="Master clock.">US_CLKS_MCK</a>) {
<a name="l00485"></a>00485         clk = 0;
<a name="l00486"></a>00486     }
<a name="l00487"></a>00487     <span class="keywordflow">return</span> clk / (16UL * (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505" title="USART baud rate register offset.">US_BRGR_OFF</a>) &amp; 0xFFFF));
<a name="l00488"></a>00488 }
<a name="l00489"></a>00489 
<a name="l00500"></a>00500 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetSpeed(<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rate)
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502     At91UsartDisable();
<a name="l00503"></a>00503     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505" title="USART baud rate register offset.">US_BRGR_OFF</a>, (<a class="code" href="sys_2timer_8h.html#3a0f6d372c4649ae0090254455b028cc">NutClockGet</a>(<a class="code" href="sys_2timer_8h.html#09a2e2c64ed43bd0bb228dda8092d02a">NUT_HWCLK_PERIPHERAL</a>) / (8 * (rate)) + 1) / 2);
<a name="l00504"></a>00504     At91UsartEnable();
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     <span class="keywordflow">return</span> 0;
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 
<a name="l00517"></a>00517 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> At91UsartGetDataBits(<span class="keywordtype">void</span>)
<a name="l00518"></a>00518 {
<a name="l00519"></a>00519     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>);
<a name="l00520"></a>00520 
<a name="l00521"></a>00521     <span class="keywordflow">if</span> ((val &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g88a0b5df566f0fbc9f66d03b6ab13b21" title="Parity mode mask.">US_PAR</a>) == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa" title="Multi-drop mode.">US_PAR_MULTIDROP</a>) {
<a name="l00522"></a>00522         val = 9;
<a name="l00523"></a>00523     }
<a name="l00524"></a>00524     <span class="keywordflow">else</span> {
<a name="l00525"></a>00525         val &amp;= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g68d5c83301682820d4921dc0ef6218a1" title="Masks data length.">US_CHRL</a>;
<a name="l00526"></a>00526         <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g38c48b716bbbf8425ef3c70625e4833f" title="5 data bits.">US_CHRL_5</a>) {
<a name="l00527"></a>00527             val = 5;
<a name="l00528"></a>00528         }
<a name="l00529"></a>00529         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g13c684ec0e876a0548e80967e5aa5418" title="6 data bits.">US_CHRL_6</a>) {
<a name="l00530"></a>00530             val = 6;
<a name="l00531"></a>00531         }
<a name="l00532"></a>00532         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g97297ce28e589b332d96ceffcec56bab" title="7 data bits.">US_CHRL_7</a>) {
<a name="l00533"></a>00533             val = 7;
<a name="l00534"></a>00534         }
<a name="l00535"></a>00535         <span class="keywordflow">else</span> {
<a name="l00536"></a>00536             val = 8;
<a name="l00537"></a>00537         }
<a name="l00538"></a>00538     }
<a name="l00539"></a>00539     <span class="keywordflow">return</span> (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)val;
<a name="l00540"></a>00540 }
<a name="l00541"></a>00541 
<a name="l00550"></a>00550 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetDataBits(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)
<a name="l00551"></a>00551 {
<a name="l00552"></a>00552     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>);
<a name="l00553"></a>00553 
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (bits == 9) {
<a name="l00555"></a>00555         val &amp;= ~US_PAR;
<a name="l00556"></a>00556         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa" title="Multi-drop mode.">US_PAR_MULTIDROP</a>;
<a name="l00557"></a>00557     }
<a name="l00558"></a>00558     <span class="keywordflow">else</span> {
<a name="l00559"></a>00559         val &amp;= ~<a class="code" href="group__xg_nut_arch_arm_at91_us.html#g68d5c83301682820d4921dc0ef6218a1" title="Masks data length.">US_CHRL</a>;
<a name="l00560"></a>00560         <span class="keywordflow">if</span> (bits == 5) {
<a name="l00561"></a>00561             val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g38c48b716bbbf8425ef3c70625e4833f" title="5 data bits.">US_CHRL_5</a>;
<a name="l00562"></a>00562         }
<a name="l00563"></a>00563         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bits == 6) {
<a name="l00564"></a>00564             val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g13c684ec0e876a0548e80967e5aa5418" title="6 data bits.">US_CHRL_6</a>;
<a name="l00565"></a>00565         }
<a name="l00566"></a>00566         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bits == 7) {
<a name="l00567"></a>00567             val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g97297ce28e589b332d96ceffcec56bab" title="7 data bits.">US_CHRL_7</a>;
<a name="l00568"></a>00568         }
<a name="l00569"></a>00569         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bits == 8) {
<a name="l00570"></a>00570             val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228" title="8 data bits.">US_CHRL_8</a>;
<a name="l00571"></a>00571         }
<a name="l00572"></a>00572     }
<a name="l00573"></a>00573 
<a name="l00574"></a>00574     At91UsartDisable();
<a name="l00575"></a>00575     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, val);
<a name="l00576"></a>00576     At91UsartEnable();
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     <span class="comment">/*</span>
<a name="l00579"></a>00579 <span class="comment">     * Verify the result.</span>
<a name="l00580"></a>00580 <span class="comment">     */</span>
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (At91UsartGetDataBits() != bits) {
<a name="l00582"></a>00582         <span class="keywordflow">return</span> -1;
<a name="l00583"></a>00583     }
<a name="l00584"></a>00584     <span class="keywordflow">return</span> 0;
<a name="l00585"></a>00585 }
<a name="l00586"></a>00586 
<a name="l00595"></a>00595 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> At91UsartGetParity(<span class="keywordtype">void</span>)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; US_PAR;
<a name="l00598"></a>00598 
<a name="l00599"></a>00599     <span class="keywordflow">if</span> ((val &amp; US_PAR) == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa" title="Multi-drop mode.">US_PAR_MULTIDROP</a>) {
<a name="l00600"></a>00600         val = 9;
<a name="l00601"></a>00601     }
<a name="l00602"></a>00602     <span class="keywordflow">else</span> {
<a name="l00603"></a>00603         <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gca11ab6bfc470cb562ebf1fa622583e9" title="Odd parity.">US_PAR_ODD</a>) {
<a name="l00604"></a>00604             val = 1;
<a name="l00605"></a>00605         }
<a name="l00606"></a>00606         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gdeae94183e55de7b21f8b405b513ce5e" title="Even parity.">US_PAR_EVEN</a>) {
<a name="l00607"></a>00607             val = 2;
<a name="l00608"></a>00608         }
<a name="l00609"></a>00609         <span class="keywordflow">else</span> {
<a name="l00610"></a>00610             val = 0;
<a name="l00611"></a>00611         }
<a name="l00612"></a>00612     }
<a name="l00613"></a>00613     <span class="keywordflow">return</span> (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)val;
<a name="l00614"></a>00614 }
<a name="l00615"></a>00615 
<a name="l00626"></a>00626 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetParity(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mode)
<a name="l00627"></a>00627 {
<a name="l00628"></a>00628     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; ~US_PAR;
<a name="l00629"></a>00629 
<a name="l00630"></a>00630     <span class="keywordflow">switch</span> (mode) {
<a name="l00631"></a>00631     <span class="keywordflow">case</span> 0:
<a name="l00632"></a>00632         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a>;
<a name="l00633"></a>00633         <span class="keywordflow">break</span>;
<a name="l00634"></a>00634     <span class="keywordflow">case</span> 1:
<a name="l00635"></a>00635         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gca11ab6bfc470cb562ebf1fa622583e9" title="Odd parity.">US_PAR_ODD</a>;
<a name="l00636"></a>00636         <span class="keywordflow">break</span>;
<a name="l00637"></a>00637     <span class="keywordflow">case</span> 2:
<a name="l00638"></a>00638         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gdeae94183e55de7b21f8b405b513ce5e" title="Even parity.">US_PAR_EVEN</a>;
<a name="l00639"></a>00639         <span class="keywordflow">break</span>;
<a name="l00640"></a>00640     }
<a name="l00641"></a>00641     At91UsartDisable();
<a name="l00642"></a>00642     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, val);
<a name="l00643"></a>00643     At91UsartEnable();
<a name="l00644"></a>00644 
<a name="l00645"></a>00645     <span class="comment">/*</span>
<a name="l00646"></a>00646 <span class="comment">     * Verify the result.</span>
<a name="l00647"></a>00647 <span class="comment">     */</span>
<a name="l00648"></a>00648     <span class="keywordflow">if</span> (At91UsartGetParity() != mode) {
<a name="l00649"></a>00649         <span class="keywordflow">return</span> -1;
<a name="l00650"></a>00650     }
<a name="l00651"></a>00651     <span class="keywordflow">return</span> 0;
<a name="l00652"></a>00652 }
<a name="l00653"></a>00653 
<a name="l00662"></a>00662 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> At91UsartGetStopBits(<span class="keywordtype">void</span>)
<a name="l00663"></a>00663 {
<a name="l00664"></a>00664     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge3a8700102726b5d281a7a4661792d7f" title="Masks stop bit length.">US_NBSTOP</a>;
<a name="l00665"></a>00665     <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a>) {
<a name="l00666"></a>00666         val = 1;
<a name="l00667"></a>00667     }
<a name="l00668"></a>00668     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g01d9cb2949ebd0d0c8ab54579fd4793a" title="2 stop bits.">US_NBSTOP_2</a>) {
<a name="l00669"></a>00669         val = 2;
<a name="l00670"></a>00670     }
<a name="l00671"></a>00671     <span class="keywordflow">else</span> {
<a name="l00672"></a>00672         val = 3;
<a name="l00673"></a>00673     }
<a name="l00674"></a>00674     <span class="keywordflow">return</span> (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)val;
<a name="l00675"></a>00675 }
<a name="l00676"></a>00676 
<a name="l00685"></a>00685 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetStopBits(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)
<a name="l00686"></a>00686 {
<a name="l00687"></a>00687     <a class="code" href="nut__types_8h.html#e15262a08334eeeacd9a24f219a89d46" title="Unsigned register type.">ureg_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge3a8700102726b5d281a7a4661792d7f" title="Masks stop bit length.">US_NBSTOP</a>;
<a name="l00688"></a>00688 
<a name="l00689"></a>00689     <span class="keywordflow">switch</span>(bits) {
<a name="l00690"></a>00690     <span class="keywordflow">case</span> 1:
<a name="l00691"></a>00691         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a>;
<a name="l00692"></a>00692         <span class="keywordflow">break</span>;
<a name="l00693"></a>00693     <span class="keywordflow">case</span> 2:
<a name="l00694"></a>00694         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g01d9cb2949ebd0d0c8ab54579fd4793a" title="2 stop bits.">US_NBSTOP_2</a>;
<a name="l00695"></a>00695         <span class="keywordflow">break</span>;
<a name="l00696"></a>00696     <span class="keywordflow">case</span> 3:
<a name="l00697"></a>00697         val |= <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g01c18b38b596398c248dad05428dde49" title="1.5 stop bits.">US_NBSTOP_1_5</a>;
<a name="l00698"></a>00698         <span class="keywordflow">break</span>;
<a name="l00699"></a>00699     }
<a name="l00700"></a>00700     At91UsartDisable();
<a name="l00701"></a>00701     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, val);
<a name="l00702"></a>00702     At91UsartEnable();
<a name="l00703"></a>00703 
<a name="l00704"></a>00704     <span class="comment">/*</span>
<a name="l00705"></a>00705 <span class="comment">     * Verify the result.</span>
<a name="l00706"></a>00706 <span class="comment">     */</span>
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (At91UsartGetStopBits() != bits) {
<a name="l00708"></a>00708         <span class="keywordflow">return</span> -1;
<a name="l00709"></a>00709     }
<a name="l00710"></a>00710     <span class="keywordflow">return</span> 0;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 
<a name="l00718"></a>00718 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> At91UsartGetStatus(<span class="keywordtype">void</span>)
<a name="l00719"></a>00719 {
<a name="l00720"></a>00720     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rc = 0;
<a name="l00721"></a>00721 <span class="preprocessor">#if defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span>    <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> csr = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1" title="USART status register offset.">US_CSR_OFF</a>);
<a name="l00723"></a>00723 <span class="preprocessor">#endif</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>
<a name="l00725"></a>00725     <span class="comment">/*</span>
<a name="l00726"></a>00726 <span class="comment">     * Set receiver error flags.</span>
<a name="l00727"></a>00727 <span class="comment">     */</span>
<a name="l00728"></a>00728     <span class="keywordflow">if</span> ((rx_errors &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g3ae62d7a4564567f2d0e5721c38b1fff" title="Framing error.">US_FRAME</a>) != 0) {
<a name="l00729"></a>00729         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g34ddf692cfc466916423dcd55e67b5e6" title="Framing error.">UART_FRAMINGERROR</a>;
<a name="l00730"></a>00730     }
<a name="l00731"></a>00731     <span class="keywordflow">if</span> ((rx_errors &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be" title="Overrun error.">US_OVRE</a>) != 0) {
<a name="l00732"></a>00732         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g85b748afa857342a4dad15773f7e8abe" title="Overrun error.">UART_OVERRUNERROR</a>;
<a name="l00733"></a>00733     }
<a name="l00734"></a>00734     <span class="keywordflow">if</span> ((rx_errors &amp; <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g8189541309f865b060447b612f1eaaca" title="Parity error.">US_PARE</a>) != 0) {
<a name="l00735"></a>00735         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gfa63133e81a92744c4e197c144f93121" title="Parity error.">UART_PARITYERROR</a>;
<a name="l00736"></a>00736     }
<a name="l00737"></a>00737 
<a name="l00738"></a>00738     <span class="comment">/*</span>
<a name="l00739"></a>00739 <span class="comment">     * Determine software handshake status. The flow control status may</span>
<a name="l00740"></a>00740 <span class="comment">     * change during interrupt, but this doesn't really hurt us.</span>
<a name="l00741"></a>00741 <span class="comment">     */</span>
<a name="l00742"></a>00742     <span class="keywordflow">if</span> (flow_control) {
<a name="l00743"></a>00743         <span class="keywordflow">if</span> (flow_control &amp; XOFF_SENT) {
<a name="l00744"></a>00744             rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa" title="Receiver enabled.">UART_RXDISABLED</a>;
<a name="l00745"></a>00745         }
<a name="l00746"></a>00746         <span class="keywordflow">if</span> (flow_control &amp; XOFF_RCVD) {
<a name="l00747"></a>00747             rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gd66512942e0cb3c5323756713d871103" title="Transmitter enabled.">UART_TXDISABLED</a>;
<a name="l00748"></a>00748         }
<a name="l00749"></a>00749     }
<a name="l00750"></a>00750 
<a name="l00751"></a>00751     <span class="comment">/*</span>
<a name="l00752"></a>00752 <span class="comment">     * Determine hardware handshake control status.</span>
<a name="l00753"></a>00753 <span class="comment">     */</span>
<a name="l00754"></a>00754 <span class="preprocessor">#if defined(UART_RTS_BIT)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(UART_RTS_PORT, UART_RTS_BIT)) {
<a name="l00756"></a>00756         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gbb8c42cd3fe91d77dee4d20210e749a9" title="RTS handshake output disabled.">UART_RTSDISABLED</a>;
<a name="l00757"></a>00757         <span class="keywordflow">if</span> (rts_control) {
<a name="l00758"></a>00758             rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa" title="Receiver enabled.">UART_RXDISABLED</a>;
<a name="l00759"></a>00759         }
<a name="l00760"></a>00760     } <span class="keywordflow">else</span> {
<a name="l00761"></a>00761         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g33fc7a3f43d74082b160accf26597076" title="RTS handshake output enabled.">UART_RTSENABLED</a>;
<a name="l00762"></a>00762     }
<a name="l00763"></a>00763 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span>    <span class="comment">/* How to find out? */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span>
<a name="l00767"></a>00767     <span class="comment">/*</span>
<a name="l00768"></a>00768 <span class="comment">     * Determine hardware handshake sense status.</span>
<a name="l00769"></a>00769 <span class="comment">     */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#ifdef UART_CTS_BIT</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(<a class="code" href="group__xg_usart_avr.html#g8f26ce0e19db55c2ad2c8927162e9b97">UART_CTS_PIN</a>, UART_CTS_BIT)) {
<a name="l00772"></a>00772         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gb42e3265e5db1d05884daba58d8c6a66" title="CTS handshake input disabled.">UART_CTSDISABLED</a>;
<a name="l00773"></a>00773         <span class="keywordflow">if</span> (cts_sense) {
<a name="l00774"></a>00774             rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa" title="Receiver enabled.">UART_RXDISABLED</a>;
<a name="l00775"></a>00775         }
<a name="l00776"></a>00776     } <span class="keywordflow">else</span> {
<a name="l00777"></a>00777         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g6ecd6a221412540f193d4e33fe73c641" title="CTS handshake input enabled.">UART_CTSENABLED</a>;
<a name="l00778"></a>00778     }
<a name="l00779"></a>00779 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (csr &amp; US_CTS) {
<a name="l00781"></a>00781         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gb42e3265e5db1d05884daba58d8c6a66" title="CTS handshake input disabled.">UART_CTSDISABLED</a>;
<a name="l00782"></a>00782         <span class="keywordflow">if</span> (cts_sense) {
<a name="l00783"></a>00783             rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa" title="Receiver enabled.">UART_RXDISABLED</a>;
<a name="l00784"></a>00784         }
<a name="l00785"></a>00785     } <span class="keywordflow">else</span> {
<a name="l00786"></a>00786         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g6ecd6a221412540f193d4e33fe73c641" title="CTS handshake input enabled.">UART_CTSENABLED</a>;
<a name="l00787"></a>00787     }
<a name="l00788"></a>00788 <span class="preprocessor">#endif</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span>
<a name="l00790"></a>00790     <span class="comment">/*</span>
<a name="l00791"></a>00791 <span class="comment">     * Determine hardware modem sense status.</span>
<a name="l00792"></a>00792 <span class="comment">     */</span>
<a name="l00793"></a>00793 <span class="preprocessor">#if defined(US_MODE_HWHANDSHAKE) &amp;&amp; 0</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>    <span class="comment">/* I'm confused. Awful flag mismatch? Why do we have uart.h and usart.h? */</span>
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (csr &amp; US_RI) {
<a name="l00796"></a>00796         rc |= UART_RIDISABLED;
<a name="l00797"></a>00797     } <span class="keywordflow">else</span> {
<a name="l00798"></a>00798         rc |= UART_RIENABLED;
<a name="l00799"></a>00799     }
<a name="l00800"></a>00800     <span class="keywordflow">if</span> (csr &amp; US_DSR) {
<a name="l00801"></a>00801         rc |= UART_DSRDISABLED;
<a name="l00802"></a>00802     } <span class="keywordflow">else</span> {
<a name="l00803"></a>00803         rc |= UART_DSRENABLED;
<a name="l00804"></a>00804     }
<a name="l00805"></a>00805     <span class="keywordflow">if</span> (csr &amp; US_DCD) {
<a name="l00806"></a>00806         rc |= UART_DCDDISABLED;
<a name="l00807"></a>00807     } <span class="keywordflow">else</span> {
<a name="l00808"></a>00808         rc |= UART_DCDENABLED;
<a name="l00809"></a>00809     }
<a name="l00810"></a>00810 <span class="preprocessor">#endif</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span>
<a name="l00812"></a>00812     <span class="comment">/*</span>
<a name="l00813"></a>00813 <span class="comment">     * If transmitter and receiver haven't been detected disabled by any</span>
<a name="l00814"></a>00814 <span class="comment">     * of the checks above, then they are probably enabled.</span>
<a name="l00815"></a>00815 <span class="comment">     */</span>
<a name="l00816"></a>00816     <span class="keywordflow">if</span> ((rc &amp; <a class="code" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa" title="Receiver enabled.">UART_RXDISABLED</a>) == 0) {
<a name="l00817"></a>00817         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#ga197a0dda057839010901c2030d9cbd0" title="Receiver enabled.">UART_RXENABLED</a>;
<a name="l00818"></a>00818     }
<a name="l00819"></a>00819     <span class="keywordflow">if</span> ((rc &amp; <a class="code" href="group__xg_u_a_r_t_status.html#gd66512942e0cb3c5323756713d871103" title="Transmitter enabled.">UART_TXDISABLED</a>) == 0) {
<a name="l00820"></a>00820         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#gbc52ee3196427131efdaab7d1f74fb50" title="Transmitter enabled.">UART_TXENABLED</a>;
<a name="l00821"></a>00821     }
<a name="l00822"></a>00822 
<a name="l00823"></a>00823     <span class="comment">/*</span>
<a name="l00824"></a>00824 <span class="comment">     * Process multidrop setting.</span>
<a name="l00825"></a>00825 <span class="comment">     */</span>
<a name="l00826"></a>00826     <span class="keywordflow">if</span> (tx_aframe) {
<a name="l00827"></a>00827         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g70557182feae563c9513c66af5e132e3" title="Transmit as address frame.">UART_TXADDRFRAME</a>;
<a name="l00828"></a>00828     } <span class="keywordflow">else</span> {
<a name="l00829"></a>00829         rc |= <a class="code" href="group__xg_u_a_r_t_status.html#g91bf7a767f32939e303452b80eb15824" title="Transmit as normal frame.">UART_TXNORMFRAME</a>;
<a name="l00830"></a>00830     }
<a name="l00831"></a>00831     <span class="keywordflow">return</span> rc;
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 
<a name="l00841"></a>00841 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetStatus(<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)
<a name="l00842"></a>00842 {
<a name="l00843"></a>00843     <span class="comment">/*</span>
<a name="l00844"></a>00844 <span class="comment">     * Process software handshake control.</span>
<a name="l00845"></a>00845 <span class="comment">     */</span>
<a name="l00846"></a>00846     <span class="keywordflow">if</span> (flow_control) {
<a name="l00847"></a>00847 
<a name="l00848"></a>00848         <span class="comment">/* Access to the flow control status must be atomic. */</span>
<a name="l00849"></a>00849         <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l00850"></a>00850 
<a name="l00851"></a>00851         <span class="comment">/*</span>
<a name="l00852"></a>00852 <span class="comment">         * Enabling or disabling the receiver means to behave like</span>
<a name="l00853"></a>00853 <span class="comment">         * having sent a XON or XOFF character resp.</span>
<a name="l00854"></a>00854 <span class="comment">         */</span>
<a name="l00855"></a>00855         <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#ga197a0dda057839010901c2030d9cbd0" title="Receiver enabled.">UART_RXENABLED</a>) {
<a name="l00856"></a>00856             flow_control &amp;= ~XOFF_SENT;
<a name="l00857"></a>00857         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flags &amp; UART_RXDISABLED) {
<a name="l00858"></a>00858             flow_control |= XOFF_SENT;
<a name="l00859"></a>00859         }
<a name="l00860"></a>00860 
<a name="l00861"></a>00861         <span class="comment">/*</span>
<a name="l00862"></a>00862 <span class="comment">         * Enabling or disabling the transmitter means to behave like</span>
<a name="l00863"></a>00863 <span class="comment">         * having received a XON or XOFF character resp.</span>
<a name="l00864"></a>00864 <span class="comment">         */</span>
<a name="l00865"></a>00865         <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#gbc52ee3196427131efdaab7d1f74fb50" title="Transmitter enabled.">UART_TXENABLED</a>) {
<a name="l00866"></a>00866             flow_control &amp;= ~XOFF_RCVD;
<a name="l00867"></a>00867         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flags &amp; UART_TXDISABLED) {
<a name="l00868"></a>00868             flow_control |= XOFF_RCVD;
<a name="l00869"></a>00869         }
<a name="l00870"></a>00870         <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l00871"></a>00871     }
<a name="l00872"></a>00872 
<a name="l00873"></a>00873     <span class="comment">/*</span>
<a name="l00874"></a>00874 <span class="comment">     * Process hardware handshake control.</span>
<a name="l00875"></a>00875 <span class="comment">     */</span>
<a name="l00876"></a>00876 <span class="preprocessor">#if defined(UART_RTS_BIT)</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span>    <span class="comment">/* Manually controlled via GPIO. */</span>
<a name="l00878"></a>00878     <span class="keywordflow">if</span> (rts_control) {
<a name="l00879"></a>00879         <span class="keywordflow">if</span> (flags &amp; UART_RXDISABLED) {
<a name="l00880"></a>00880             <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l00881"></a>00881         }
<a name="l00882"></a>00882         <span class="keywordflow">if</span> (flags &amp; UART_RXENABLED) {
<a name="l00883"></a>00883             <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l00884"></a>00884         }
<a name="l00885"></a>00885     }
<a name="l00886"></a>00886     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#gbb8c42cd3fe91d77dee4d20210e749a9" title="RTS handshake output disabled.">UART_RTSDISABLED</a>) {
<a name="l00887"></a>00887         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l00888"></a>00888     }
<a name="l00889"></a>00889     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#g33fc7a3f43d74082b160accf26597076" title="RTS handshake output enabled.">UART_RTSENABLED</a>) {
<a name="l00890"></a>00890         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l00891"></a>00891     }
<a name="l00892"></a>00892 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span>    <span class="comment">/* Build in hardware. */</span>
<a name="l00894"></a>00894     <span class="keywordflow">if</span> (rts_control) {
<a name="l00895"></a>00895         <span class="keywordflow">if</span> (flags &amp; UART_RXDISABLED) {
<a name="l00896"></a>00896             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_RTSDIS);
<a name="l00897"></a>00897         }
<a name="l00898"></a>00898         <span class="keywordflow">if</span> (flags &amp; UART_RXENABLED) {
<a name="l00899"></a>00899             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_RTSEN);
<a name="l00900"></a>00900         }
<a name="l00901"></a>00901     }
<a name="l00902"></a>00902     <span class="keywordflow">if</span> (flags &amp; UART_RTSDISABLED) {
<a name="l00903"></a>00903         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_RTSDIS);
<a name="l00904"></a>00904     }
<a name="l00905"></a>00905     <span class="keywordflow">if</span> (flags &amp; UART_RTSENABLED) {
<a name="l00906"></a>00906         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_RTSEN);
<a name="l00907"></a>00907     }
<a name="l00908"></a>00908 <span class="preprocessor">#endif</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>
<a name="l00910"></a>00910     <span class="comment">/*</span>
<a name="l00911"></a>00911 <span class="comment">     * Process hardware modem control.</span>
<a name="l00912"></a>00912 <span class="comment">     */</span>
<a name="l00913"></a>00913 <span class="preprocessor">#if defined(UART_DTR_BIT)</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>    <span class="comment">/* Manually controlled via GPIO. */</span>
<a name="l00915"></a>00915     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#gfb3929477dedf9b8725f3b61c0cd2890" title="DTR handshake output disabled.">UART_DTRDISABLED</a>) {
<a name="l00916"></a>00916         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_DTR_PORT, UART_DTR_BIT);
<a name="l00917"></a>00917     }
<a name="l00918"></a>00918     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#g06492fdfaa2678353c62fcb53f420f6e" title="DTR handshake output enabled.">UART_DTRENABLED</a>) {
<a name="l00919"></a>00919         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_DTR_PORT, UART_DTR_BIT);
<a name="l00920"></a>00920     }
<a name="l00921"></a>00921 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span>    <span class="comment">/* Build in hardware. */</span>
<a name="l00923"></a>00923     <span class="keywordflow">if</span> (flags &amp; UART_DTRDISABLED) {
<a name="l00924"></a>00924         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_DTRDIS);
<a name="l00925"></a>00925     }
<a name="l00926"></a>00926     <span class="keywordflow">if</span> (flags &amp; UART_DTRENABLED) {
<a name="l00927"></a>00927         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, US_DTREN);
<a name="l00928"></a>00928     }
<a name="l00929"></a>00929 <span class="preprocessor">#endif</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span>
<a name="l00931"></a>00931     <span class="comment">/*</span>
<a name="l00932"></a>00932 <span class="comment">     * Process multidrop setting.</span>
<a name="l00933"></a>00933 <span class="comment">     */</span>
<a name="l00934"></a>00934     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#g70557182feae563c9513c66af5e132e3" title="Transmit as address frame.">UART_TXADDRFRAME</a>) {
<a name="l00935"></a>00935         tx_aframe = 1;
<a name="l00936"></a>00936     }
<a name="l00937"></a>00937     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#g91bf7a767f32939e303452b80eb15824" title="Transmit as normal frame.">UART_TXNORMFRAME</a>) {
<a name="l00938"></a>00938         tx_aframe = 0;
<a name="l00939"></a>00939     }
<a name="l00940"></a>00940 
<a name="l00941"></a>00941     <span class="comment">/*</span>
<a name="l00942"></a>00942 <span class="comment">     * Clear UART receive errors.</span>
<a name="l00943"></a>00943 <span class="comment">     */</span>
<a name="l00944"></a>00944     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_u_a_r_t_status.html#ged2a1ee9986f6318ef284731c2ec5d7d" title="UART errors.">UART_ERRORS</a>) {
<a name="l00945"></a>00945         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g52a4cb09c5105f1ca76130659682e2cf" title="Reset status bits.">US_RSTSTA</a>);
<a name="l00946"></a>00946     }
<a name="l00947"></a>00947 
<a name="l00948"></a>00948     <span class="comment">/*</span>
<a name="l00949"></a>00949 <span class="comment">     * Verify the result.</span>
<a name="l00950"></a>00950 <span class="comment">     */</span>
<a name="l00951"></a>00951     <span class="keywordflow">if</span> ((At91UsartGetStatus() &amp; ~UART_ERRORS) != flags) {
<a name="l00952"></a>00952         <span class="keywordflow">return</span> -1;
<a name="l00953"></a>00953     }
<a name="l00954"></a>00954     <span class="keywordflow">return</span> 0;
<a name="l00955"></a>00955 }
<a name="l00956"></a>00956 
<a name="l00966"></a>00966 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> At91UsartGetClockMode(<span class="keywordtype">void</span>)
<a name="l00967"></a>00967 {
<a name="l00968"></a>00968     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rc = 0;
<a name="l00969"></a>00969 
<a name="l00970"></a>00970     <span class="keywordflow">return</span> rc;
<a name="l00971"></a>00971 }
<a name="l00972"></a>00972 
<a name="l00984"></a>00984 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetClockMode(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mode)
<a name="l00985"></a>00985 {
<a name="l00986"></a>00986     <span class="comment">/*</span>
<a name="l00987"></a>00987 <span class="comment">     * Verify the result.</span>
<a name="l00988"></a>00988 <span class="comment">     */</span>
<a name="l00989"></a>00989     <span class="keywordflow">if</span> (At91UsartGetClockMode() != mode) {
<a name="l00990"></a>00990         <span class="keywordflow">return</span> -1;
<a name="l00991"></a>00991     }
<a name="l00992"></a>00992     <span class="keywordflow">return</span> 0;
<a name="l00993"></a>00993 }
<a name="l00994"></a>00994 
<a name="l01003"></a>01003 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> At91UsartGetFlowControl(<span class="keywordtype">void</span>)
<a name="l01004"></a>01004 {
<a name="l01005"></a>01005     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rc = 0;
<a name="l01006"></a>01006 
<a name="l01007"></a>01007     <span class="keywordflow">if</span> (flow_control) {
<a name="l01008"></a>01008         rc |= <a class="code" href="group__xg_usart.html#gf5516e937008cee0c76c4e9db2bcc9b2" title="Software handshake.">USART_MF_XONXOFF</a>;
<a name="l01009"></a>01009     } <span class="keywordflow">else</span> {
<a name="l01010"></a>01010         rc &amp;= ~<a class="code" href="group__xg_usart.html#gf5516e937008cee0c76c4e9db2bcc9b2" title="Software handshake.">USART_MF_XONXOFF</a>;
<a name="l01011"></a>01011     }
<a name="l01012"></a>01012 
<a name="l01013"></a>01013 <span class="preprocessor">#ifdef UART_RTS_BIT</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (rts_control) {
<a name="l01015"></a>01015         rc |= <a class="code" href="group__xg_usart.html#gef422f6170cf3e67d618840363e90a90">USART_MF_RTSCONTROL</a>;
<a name="l01016"></a>01016     } <span class="keywordflow">else</span> {
<a name="l01017"></a>01017         rc &amp;= ~<a class="code" href="group__xg_usart.html#gef422f6170cf3e67d618840363e90a90">USART_MF_RTSCONTROL</a>;
<a name="l01018"></a>01018     }
<a name="l01019"></a>01019 <span class="preprocessor">#endif</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span>
<a name="l01021"></a>01021 <span class="preprocessor">#ifdef UART_CTS_BIT</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (cts_sense) {
<a name="l01023"></a>01023         rc |= <a class="code" href="group__xg_usart.html#g5e7a49e7c75f7b2d57f661af3ba54253">USART_MF_CTSSENSE</a>;
<a name="l01024"></a>01024     } <span class="keywordflow">else</span> {
<a name="l01025"></a>01025         rc &amp;= ~<a class="code" href="group__xg_usart.html#g5e7a49e7c75f7b2d57f661af3ba54253">USART_MF_CTSSENSE</a>;
<a name="l01026"></a>01026     }
<a name="l01027"></a>01027 <span class="preprocessor">#endif</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>
<a name="l01029"></a>01029 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (hdx_control) {
<a name="l01031"></a>01031         rc |= <a class="code" href="group__xg_usart.html#g1675b30dee46081b367a81da653a0287">USART_MF_HALFDUPLEX</a>;
<a name="l01032"></a>01032     } <span class="keywordflow">else</span> {
<a name="l01033"></a>01033         rc &amp;= ~<a class="code" href="group__xg_usart.html#g1675b30dee46081b367a81da653a0287">USART_MF_HALFDUPLEX</a>;
<a name="l01034"></a>01034     }
<a name="l01035"></a>01035 <span class="preprocessor">#endif</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span>
<a name="l01037"></a>01037     <span class="keywordflow">return</span> rc;
<a name="l01038"></a>01038 }
<a name="l01039"></a>01039 
<a name="l01050"></a>01050 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartSetFlowControl(<a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)
<a name="l01051"></a>01051 {
<a name="l01052"></a>01052     <span class="comment">/*</span>
<a name="l01053"></a>01053 <span class="comment">     * Set software handshake mode.</span>
<a name="l01054"></a>01054 <span class="comment">     */</span>
<a name="l01055"></a>01055     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_usart.html#gf5516e937008cee0c76c4e9db2bcc9b2" title="Software handshake.">USART_MF_XONXOFF</a>) {
<a name="l01056"></a>01056         <span class="keywordflow">if</span>(flow_control == 0) {
<a name="l01057"></a>01057             <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l01058"></a>01058             flow_control = 1 | XOFF_SENT;  <span class="comment">/* force XON to be sent on next read */</span>
<a name="l01059"></a>01059             <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l01060"></a>01060         }
<a name="l01061"></a>01061     } <span class="keywordflow">else</span> {
<a name="l01062"></a>01062         <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l01063"></a>01063         flow_control = 0;
<a name="l01064"></a>01064         <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l01065"></a>01065     }
<a name="l01066"></a>01066 
<a name="l01067"></a>01067     <span class="comment">/*</span>
<a name="l01068"></a>01068 <span class="comment">     * Set RTS control mode.</span>
<a name="l01069"></a>01069 <span class="comment">     */</span>
<a name="l01070"></a>01070     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_usart.html#gef422f6170cf3e67d618840363e90a90">USART_MF_RTSCONTROL</a>) {
<a name="l01071"></a>01071 <span class="preprocessor">#if defined(UART_RTS_BIT)</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span>        <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l01073"></a>01073         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_RTS_DDR, UART_RTS_BIT);
<a name="l01074"></a>01074         rts_control = 1;
<a name="l01075"></a>01075 <span class="preprocessor">#endif</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rts_control) {
<a name="l01077"></a>01077         rts_control = 0;
<a name="l01078"></a>01078 <span class="preprocessor">#if defined(UART_RTS_BIT)</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span>        <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_RTS_DDR, UART_RTS_BIT);
<a name="l01080"></a>01080 <span class="preprocessor">#endif</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span>    }
<a name="l01082"></a>01082 
<a name="l01083"></a>01083 <span class="comment">/*</span>
<a name="l01084"></a>01084 <span class="comment"> * Set CTS sense mode.</span>
<a name="l01085"></a>01085 <span class="comment"> */</span>
<a name="l01086"></a>01086     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_usart.html#g5e7a49e7c75f7b2d57f661af3ba54253">USART_MF_CTSSENSE</a>) {
<a name="l01087"></a>01087 <span class="preprocessor">#if defined(UART_CTS_BIT)</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span>        <span class="comment">/* Register CTS sense interrupt. */</span>
<a name="l01089"></a>01089         <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;UART_CTS_SIGNAL, At91UsartCts, 0)) {
<a name="l01090"></a>01090             <span class="keywordflow">return</span> -1;
<a name="l01091"></a>01091         }
<a name="l01092"></a>01092         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_usart_avr.html#g686b18fff4960eba24da2f4b0bb631d0">UART_CTS_PORT</a>, UART_CTS_BIT);
<a name="l01093"></a>01093         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_usart_avr.html#g711039d77614c49cef628925ac6e8864">UART_CTS_DDR</a>, UART_CTS_BIT);
<a name="l01094"></a>01094         cts_sense = 1;
<a name="l01095"></a>01095 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span>        <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; ~US_MODE;
<a name="l01097"></a>01097 
<a name="l01098"></a>01098         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, val | US_MODE_HWHANDSHAKE);
<a name="l01099"></a>01099         cts_sense = 1;
<a name="l01100"></a>01100         rts_control = 1;
<a name="l01101"></a>01101 <span class="preprocessor">#endif</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cts_sense) {
<a name="l01103"></a>01103 <span class="preprocessor">#if defined(UART_CTS_BIT)</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>        <span class="comment">/* Deregister CTS sense interrupt. */</span>
<a name="l01105"></a>01105         <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;UART_CTS_SIGNAL, 0, 0);
<a name="l01106"></a>01106         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_usart_avr.html#g711039d77614c49cef628925ac6e8864">UART_CTS_DDR</a>, UART_CTS_BIT);
<a name="l01107"></a>01107 <span class="preprocessor">#elif defined(US_MODE_HWHANDSHAKE)</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>        <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>) &amp; ~US_MODE;
<a name="l01109"></a>01109 
<a name="l01110"></a>01110         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, val);
<a name="l01111"></a>01111         rts_control = 0;
<a name="l01112"></a>01112 <span class="preprocessor">#endif</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span>        cts_sense = 0;
<a name="l01114"></a>01114     }
<a name="l01115"></a>01115 
<a name="l01116"></a>01116 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span>    <span class="comment">/*</span>
<a name="l01118"></a>01118 <span class="comment">     * Set half duplex mode.</span>
<a name="l01119"></a>01119 <span class="comment">     */</span>
<a name="l01120"></a>01120     <span class="keywordflow">if</span> (flags &amp; <a class="code" href="group__xg_usart.html#g1675b30dee46081b367a81da653a0287">USART_MF_HALFDUPLEX</a>) {
<a name="l01121"></a>01121         <span class="comment">/* Register transmit complete interrupt. */</span>
<a name="l01122"></a>01122         <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="group__xg_usart_avr.html#g0435d9c2ea45f331213c0530acbe22cf">sig_UART_TRANS</a>, At91UsartTxComplete, &amp;<a class="code" href="group__xg_usart_avr.html#g8a0e2370ef4c5c85474ec94458c5521b">dcb_usart</a>.dcb_rx_rbf)) {
<a name="l01123"></a>01123             <span class="keywordflow">return</span> -1;
<a name="l01124"></a>01124         }
<a name="l01125"></a>01125         <span class="comment">/* Initially enable the receiver. */</span>
<a name="l01126"></a>01126         UART_HDX_RX(UART_HDX_PORT, UART_HDX_BIT);
<a name="l01127"></a>01127         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(UART_HDX_DDR, UART_HDX_BIT);
<a name="l01128"></a>01128         hdx_control = 1;
<a name="l01129"></a>01129         <span class="comment">/* Enable transmit complete interrupt. */</span>
<a name="l01130"></a>01130         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_usart_avr.html#gbeede6e4887490999444058a5f897e2f">UCSRnB</a>, <a class="code" href="arch_2avr_8h.html#28ec2daa2efa68b5712d6425764e9332">TXCIE</a>);
<a name="l01131"></a>01131     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hdx_control) {
<a name="l01132"></a>01132         hdx_control = 0;
<a name="l01133"></a>01133         <span class="comment">/* disable transmit complete interrupt */</span>
<a name="l01134"></a>01134         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_usart_avr.html#gbeede6e4887490999444058a5f897e2f">UCSRnB</a>, <a class="code" href="arch_2avr_8h.html#28ec2daa2efa68b5712d6425764e9332">TXCIE</a>);
<a name="l01135"></a>01135         <span class="comment">/* Deregister transmit complete interrupt. */</span>
<a name="l01136"></a>01136         <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="group__xg_usart_avr.html#g0435d9c2ea45f331213c0530acbe22cf">sig_UART_TRANS</a>, 0, 0);
<a name="l01137"></a>01137         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_HDX_DDR, UART_HDX_BIT);
<a name="l01138"></a>01138     }
<a name="l01139"></a>01139 <span class="preprocessor">#endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>
<a name="l01141"></a>01141     <span class="comment">/*</span>
<a name="l01142"></a>01142 <span class="comment">     * Verify the result.</span>
<a name="l01143"></a>01143 <span class="comment">     */</span>
<a name="l01144"></a>01144     <span class="keywordflow">if</span> (At91UsartGetFlowControl() != flags) {
<a name="l01145"></a>01145         <span class="keywordflow">return</span> -1;
<a name="l01146"></a>01146     }
<a name="l01147"></a>01147     <span class="keywordflow">return</span> 0;
<a name="l01148"></a>01148 }
<a name="l01149"></a>01149 
<a name="l01157"></a>01157 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartTxStart(<span class="keywordtype">void</span>)
<a name="l01158"></a>01158 {
<a name="l01159"></a>01159 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (hdx_control) {
<a name="l01161"></a>01161         <span class="comment">/* Enable half duplex transmitter. */</span>
<a name="l01162"></a>01162         UART_HDX_TX(UART_HDX_PORT, UART_HDX_BIT);
<a name="l01163"></a>01163     }
<a name="l01164"></a>01164 <span class="preprocessor">#endif</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span>    <span class="comment">/* Enable transmit interrupts. */</span>
<a name="l01166"></a>01166     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6" title="USART interrupt enable register offset.">US_IER_OFF</a>, US_TXRDY);
<a name="l01167"></a>01167 }
<a name="l01168"></a>01168 
<a name="l01177"></a>01177 <span class="keyword">static</span> <span class="keywordtype">void</span> At91UsartRxStart(<span class="keywordtype">void</span>)
<a name="l01178"></a>01178 {
<a name="l01179"></a>01179     <span class="comment">/*</span>
<a name="l01180"></a>01180 <span class="comment">     * Do any required software flow control.</span>
<a name="l01181"></a>01181 <span class="comment">     */</span>
<a name="l01182"></a>01182     <span class="keywordflow">if</span> (flow_control &amp;&amp; (flow_control &amp; XOFF_SENT) != 0) {
<a name="l01183"></a>01183         <a class="code" href="include_2arch_2arm_2atom_8h.html#87280d882ea631ee08df697179c5d9ad">NutEnterCritical</a>();
<a name="l01184"></a>01184         <span class="keywordflow">if</span> ((<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1" title="USART status register offset.">US_CSR_OFF</a>) &amp; US_TXRDY)) {
<a name="l01185"></a>01185             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5" title="USART transmitter holding register offset.">US_THR_OFF</a>, <a class="code" href="group__xg_usart_avr.html#gfc0f42590f4bdc554d6bc17c54aedc2b">ASCII_XON</a>);
<a name="l01186"></a>01186             flow_control &amp;= ~<a class="code" href="group__xg_usart_avr.html#g7334b4771609998017ff5ed73044c18e">XON_PENDING</a>;
<a name="l01187"></a>01187         } <span class="keywordflow">else</span> {
<a name="l01188"></a>01188             flow_control |= <a class="code" href="group__xg_usart_avr.html#g7334b4771609998017ff5ed73044c18e">XON_PENDING</a>;
<a name="l01189"></a>01189         }
<a name="l01190"></a>01190         flow_control &amp;= ~(XOFF_SENT | <a class="code" href="group__xg_usart_avr.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>);
<a name="l01191"></a>01191         <a class="code" href="include_2arch_2arm_2atom_8h.html#06e861b2acb2eb533dd1928acdd868d9">NutExitCritical</a>();
<a name="l01192"></a>01192     }
<a name="l01193"></a>01193 <span class="preprocessor">#ifdef UART_RTS_BIT</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (rts_control) {
<a name="l01195"></a>01195         <span class="comment">/* Enable RTS. */</span>
<a name="l01196"></a>01196         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_RTS_PORT, UART_RTS_BIT);
<a name="l01197"></a>01197     }
<a name="l01198"></a>01198 <span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>}
<a name="l01200"></a>01200 
<a name="l01201"></a>01201 <span class="comment">/*</span>
<a name="l01202"></a>01202 <span class="comment"> * \brief Initialize the USART hardware driver.</span>
<a name="l01203"></a>01203 <span class="comment"> *</span>
<a name="l01204"></a>01204 <span class="comment"> * This function is called during device registration by the upper level</span>
<a name="l01205"></a>01205 <span class="comment"> * USART driver through the USARTDCB jump table.</span>
<a name="l01206"></a>01206 <span class="comment"> *</span>
<a name="l01207"></a>01207 <span class="comment"> * \return 0 on success, -1 otherwise.</span>
<a name="l01208"></a>01208 <span class="comment"> */</span>
<a name="l01209"></a>01209 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartInit(<span class="keywordtype">void</span>)
<a name="l01210"></a>01210 {
<a name="l01211"></a>01211     <span class="comment">/*</span>
<a name="l01212"></a>01212 <span class="comment">     * Register receive and transmit interrupts.</span>
<a name="l01213"></a>01213 <span class="comment">     */</span>
<a name="l01214"></a>01214     <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="at91__ahdlc_8c.html#4ef34c86b0de1be86e25b5d03ca3112a">SIG_UART</a>, At91UsartInterrupt, &amp;<a class="code" href="group__xg_usart_avr.html#g8a0e2370ef4c5c85474ec94458c5521b">dcb_usart</a>)) {
<a name="l01215"></a>01215         <span class="keywordflow">return</span> -1;
<a name="l01216"></a>01216     }
<a name="l01217"></a>01217 
<a name="l01218"></a>01218     <span class="comment">/* Enable UART clock. */</span>
<a name="l01219"></a>01219 <span class="preprocessor">#if defined(US_ID)</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#if defined(PS_PCER)</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_ps.html#g915c026223ccd3a715373093d21f2d49" title="Peripheral clock enable register address.">PS_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="at91__ahdlc_8c.html#a414d17045a51fda23e775032a65f313">US_ID</a>));
<a name="l01222"></a>01222 <span class="preprocessor">#endif</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="preprocessor">#if defined(PMC_PCER)</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="at91__ahdlc_8c.html#a414d17045a51fda23e775032a65f313">US_ID</a>));
<a name="l01225"></a>01225 <span class="preprocessor">#endif</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span>
<a name="l01228"></a>01228     <span class="comment">/* Disable GPIO on UART tx/rx pins. */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#if defined(PIO_PDR) &amp;&amp; defined(US_PIO_PINS)</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIO_PDR, US_PIO_PINS);
<a name="l01231"></a>01231 <span class="preprocessor">#endif</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span>
<a name="l01233"></a>01233 <span class="preprocessor">#if defined(PIOA_PDR) &amp;&amp; defined(US_PIOA_PINS)</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOA_PDR, US_PIOA_PINS);
<a name="l01235"></a>01235 <span class="preprocessor">#endif</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOA_ASR) &amp;&amp; defined(US_PIOA_PINS_A)</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOA_ASR, US_PIOA_PINS_A);
<a name="l01238"></a>01238 <span class="preprocessor">#endif</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOA_BSR) &amp;&amp; defined(US_PIOA_PINS_B)</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOA_BSR, US_PIOA_PINS_B);
<a name="l01241"></a>01241 <span class="preprocessor">#endif</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span>
<a name="l01243"></a>01243 <span class="preprocessor">#if defined(PIOB_PDR) &amp;&amp; defined(US_PIOB_PINS)</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOB_PDR, US_PIOB_PINS);
<a name="l01245"></a>01245 <span class="preprocessor">#endif</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOB_ASR) &amp;&amp; defined(US_PIOB_PINS_A)</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOB_ASR, US_PIOB_PINS_A);
<a name="l01248"></a>01248 <span class="preprocessor">#endif</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOB_BSR) &amp;&amp; defined(US_PIOB_PINS_B)</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOB_BSR, US_PIOB_PINS_B);
<a name="l01251"></a>01251 <span class="preprocessor">#endif</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span>
<a name="l01253"></a>01253 <span class="preprocessor">#if defined(PIOC_PDR) &amp;&amp; defined(US_PIOC_PINS)</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOC_PDR, US_PIOC_PINS);
<a name="l01255"></a>01255 <span class="preprocessor">#endif</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOC_ASR) &amp;&amp; defined(US_PIOC_PINS_A)</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOC_ASR, US_PIOC_PINS_A);
<a name="l01258"></a>01258 <span class="preprocessor">#endif</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOC_BSR) &amp;&amp; defined(US_PIOC_PINS_B)</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOC_BSR, US_PIOC_PINS_B);
<a name="l01261"></a>01261 <span class="preprocessor">#endif</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span>
<a name="l01263"></a>01263     <span class="comment">/* Reset UART. */</span>
<a name="l01264"></a>01264     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gf0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792" title="Receiver disable.">US_RXDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2" title="Transmitter disable.">US_TXDIS</a>);
<a name="l01265"></a>01265     <span class="comment">/* Disable all UART interrupts. */</span>
<a name="l01266"></a>01266     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, 0xFFFFFFFF);
<a name="l01267"></a>01267     <span class="comment">/* Clear UART counter registers. */</span>
<a name="l01268"></a>01268 <span class="preprocessor">#if defined (US_RCR_OFF)</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + US_RCR_OFF, 0);
<a name="l01270"></a>01270 <span class="preprocessor">#endif</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#if defined (US_TCR_OFF)</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + US_TCR_OFF, 0);
<a name="l01273"></a>01273 <span class="preprocessor">#endif</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span>    <span class="comment">/* Set UART baud rate generator register. */</span>
<a name="l01275"></a>01275 <span class="preprocessor">#if defined(AT91_PLL_MAINCK)</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505" title="USART baud rate register offset.">US_BRGR_OFF</a>, (At91GetMasterClock() / (8 * (115200)) + 1) / 2);
<a name="l01277"></a>01277 <span class="preprocessor">#else</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505" title="USART baud rate register offset.">US_BRGR_OFF</a>, (<a class="code" href="group__xg_timer.html#g784a7f52b5167c777149fd1d874c99f0" title="Return the CPU clock frequency.">NutGetCpuClock</a>() / (8 * (115200)) + 1) / 2);
<a name="l01279"></a>01279 <span class="preprocessor">#endif</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span>    <span class="comment">/* Set UART mode to 8 data bits, no parity and 1 stop bit. */</span>
<a name="l01281"></a>01281 
<a name="l01282"></a>01282 <span class="preprocessor">#ifdef AT91_UART_RS485_MODE</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4a4e9c876c59a12205dc261d35ee794f" title="Normal mode.">US_CHMODE_NORMAL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228" title="8 data bits.">US_CHRL_8</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a> | US_MODE_RS485);
<a name="l01284"></a>01284 <span class="preprocessor">#else</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340" title="USART mode register offset.">US_MR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4a4e9c876c59a12205dc261d35ee794f" title="Normal mode.">US_CHMODE_NORMAL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228" title="8 data bits.">US_CHRL_8</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a>);
<a name="l01286"></a>01286 <span class="preprocessor">#endif</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span>
<a name="l01288"></a>01288     <span class="keywordflow">return</span> 0;
<a name="l01289"></a>01289 }
<a name="l01290"></a>01290 
<a name="l01291"></a>01291 <span class="comment">/*</span>
<a name="l01292"></a>01292 <span class="comment"> * \brief Deinitialize the USART hardware driver.</span>
<a name="l01293"></a>01293 <span class="comment"> *</span>
<a name="l01294"></a>01294 <span class="comment"> * This function is called during device deregistration by the upper</span>
<a name="l01295"></a>01295 <span class="comment"> * level USART driver through the USARTDCB jump table.</span>
<a name="l01296"></a>01296 <span class="comment"> *</span>
<a name="l01297"></a>01297 <span class="comment"> * \return 0 on success, -1 otherwise.</span>
<a name="l01298"></a>01298 <span class="comment"> */</span>
<a name="l01299"></a>01299 <span class="keyword">static</span> <span class="keywordtype">int</span> At91UsartDeinit(<span class="keywordtype">void</span>)
<a name="l01300"></a>01300 {
<a name="l01301"></a>01301     <span class="comment">/* Deregister receive and transmit interrupts. */</span>
<a name="l01302"></a>01302     <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="at91__ahdlc_8c.html#4ef34c86b0de1be86e25b5d03ca3112a">SIG_UART</a>, 0, 0);
<a name="l01303"></a>01303 
<a name="l01304"></a>01304     <span class="comment">/* Reset UART. */</span>
<a name="l01305"></a>01305     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8" title="USART control register offset.">US_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gf0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792" title="Receiver disable.">US_RXDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2" title="Transmitter disable.">US_TXDIS</a>);
<a name="l01306"></a>01306     <span class="comment">/* Disable all UART interrupts. */</span>
<a name="l01307"></a>01307     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="usart0at91_8c.html#68eb0ac58812a63dc2073d1b0d9da175">USARTn_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab" title="USART interrupt disable register offset.">US_IDR_OFF</a>, 0xFFFFFFFF);
<a name="l01308"></a>01308 
<a name="l01309"></a>01309     <span class="comment">/* Disable UART clock. */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#if defined (US_ID)</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#if defined(PS_PCDR)</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_ps.html#gb9447ea4067c0c233ec9a684645aaebf" title="Peripheral clock disable register address.">PS_PCDR</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="at91__ahdlc_8c.html#a414d17045a51fda23e775032a65f313">US_ID</a>));
<a name="l01313"></a>01313 <span class="preprocessor">#endif</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#if defined(PMC_PCDR)</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g68bfc3402ba2db05d42f9daceeb6c1c1" title="Peripheral clock disable register address.">PMC_PCDR</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="at91__ahdlc_8c.html#a414d17045a51fda23e775032a65f313">US_ID</a>));
<a name="l01316"></a>01316 <span class="preprocessor">#endif</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span>
<a name="l01319"></a>01319     <span class="comment">/* Enable GPIO on UART tx/rx pins. */</span>
<a name="l01320"></a>01320 <span class="preprocessor">#if defined(PIO_PER) &amp;&amp; defined(US_PIO_PINS)</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIO_PER, US_PIO_PINS);
<a name="l01322"></a>01322 <span class="preprocessor">#endif</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOA_PER) &amp;&amp; defined(US_PIOA_PINS)</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOA_PER, US_PIOA_PINS);
<a name="l01325"></a>01325 <span class="preprocessor">#endif</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOB_PER) &amp;&amp; defined(US_PIOB_PINS)</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOB_PER, US_PIOB_PINS);
<a name="l01328"></a>01328 <span class="preprocessor">#endif</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#if defined(PIOC_PER) &amp;&amp; defined(US_PIOC_PINS)</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span>    <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(PIOC_PER, US_PIOC_PINS);
<a name="l01331"></a>01331 <span class="preprocessor">#endif</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span>
<a name="l01333"></a>01333     <span class="comment">/*</span>
<a name="l01334"></a>01334 <span class="comment">     * Disabling flow control shouldn't be required here, because it's up</span>
<a name="l01335"></a>01335 <span class="comment">     * to the upper level to do this on the last close or during</span>
<a name="l01336"></a>01336 <span class="comment">     * deregistration.</span>
<a name="l01337"></a>01337 <span class="comment">     */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#ifdef UART_HDX_BIT</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span>    <span class="comment">/* Deregister transmit complete interrupt. */</span>
<a name="l01340"></a>01340     <span class="keywordflow">if</span> (hdx_control) {
<a name="l01341"></a>01341         hdx_control = 0;
<a name="l01342"></a>01342         <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="group__xg_usart_avr.html#g0435d9c2ea45f331213c0530acbe22cf">sig_UART_TRANS</a>, 0, 0);
<a name="l01343"></a>01343     }
<a name="l01344"></a>01344 <span class="preprocessor">#endif</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span>
<a name="l01346"></a>01346 <span class="preprocessor">#ifdef UART_CTS_BIT</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (cts_sense) {
<a name="l01348"></a>01348         cts_sense = 0;
<a name="l01349"></a>01349         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_usart_avr.html#g711039d77614c49cef628925ac6e8864">UART_CTS_DDR</a>, UART_CTS_BIT);
<a name="l01350"></a>01350         <span class="comment">/* Deregister CTS sense interrupt. */</span>
<a name="l01351"></a>01351         <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;UART_CTS_SIGNAL, 0, 0);
<a name="l01352"></a>01352     }
<a name="l01353"></a>01353 <span class="preprocessor">#endif</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>
<a name="l01355"></a>01355 <span class="preprocessor">#ifdef UART_RTS_BIT</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (rts_control) {
<a name="l01357"></a>01357         rts_control = 0;
<a name="l01358"></a>01358         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(UART_RTS_DDR, UART_RTS_BIT);
<a name="l01359"></a>01359     }
<a name="l01360"></a>01360 <span class="preprocessor">#endif</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span>
<a name="l01362"></a>01362     <span class="keywordflow">return</span> 0;
<a name="l01363"></a>01363 }
<a name="l01364"></a>01364 
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
