
CommandCenter_Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000386c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e0  0800392c  0800392c  0001392c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800430c  0800430c  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  0800430c  0800430c  0001430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004314  08004314  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004314  08004314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004318  08004318  00014318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800431c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c90  20000004  08004320  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  08004320  00020c94  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012007  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003690  00000000  00000000  00032033  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008bc8  00000000  00000000  000356c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000be8  00000000  00000000  0003e290  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000f38  00000000  00000000  0003ee78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014679  00000000  00000000  0003fdb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000db4c  00000000  00000000  00054429  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00075ce3  00000000  00000000  00061f75  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000d7c58  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000220c  00000000  00000000  000d7cd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003914 	.word	0x08003914

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003914 	.word	0x08003914

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	1c08      	adds	r0, r1, #0
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	464f      	mov	r7, r9
 8000278:	4646      	mov	r6, r8
 800027a:	46d6      	mov	lr, sl
 800027c:	b5c0      	push	{r6, r7, lr}
 800027e:	0004      	movs	r4, r0
 8000280:	b082      	sub	sp, #8
 8000282:	000d      	movs	r5, r1
 8000284:	4691      	mov	r9, r2
 8000286:	4698      	mov	r8, r3
 8000288:	428b      	cmp	r3, r1
 800028a:	d82f      	bhi.n	80002ec <__udivmoddi4+0x78>
 800028c:	d02c      	beq.n	80002e8 <__udivmoddi4+0x74>
 800028e:	4641      	mov	r1, r8
 8000290:	4648      	mov	r0, r9
 8000292:	f000 f8b1 	bl	80003f8 <__clzdi2>
 8000296:	0029      	movs	r1, r5
 8000298:	0006      	movs	r6, r0
 800029a:	0020      	movs	r0, r4
 800029c:	f000 f8ac 	bl	80003f8 <__clzdi2>
 80002a0:	1a33      	subs	r3, r6, r0
 80002a2:	469c      	mov	ip, r3
 80002a4:	3b20      	subs	r3, #32
 80002a6:	469a      	mov	sl, r3
 80002a8:	d500      	bpl.n	80002ac <__udivmoddi4+0x38>
 80002aa:	e076      	b.n	800039a <__udivmoddi4+0x126>
 80002ac:	464b      	mov	r3, r9
 80002ae:	4652      	mov	r2, sl
 80002b0:	4093      	lsls	r3, r2
 80002b2:	001f      	movs	r7, r3
 80002b4:	464b      	mov	r3, r9
 80002b6:	4662      	mov	r2, ip
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d828      	bhi.n	8000312 <__udivmoddi4+0x9e>
 80002c0:	d025      	beq.n	800030e <__udivmoddi4+0x9a>
 80002c2:	4653      	mov	r3, sl
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5a>
 80002cc:	e07b      	b.n	80003c6 <__udivmoddi4+0x152>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	4652      	mov	r2, sl
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4662      	mov	r2, ip
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e018      	b.n	800031a <__udivmoddi4+0xa6>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9d0      	bls.n	800028e <__udivmoddi4+0x1a>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8a>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b002      	add	sp, #8
 8000304:	bc1c      	pop	{r2, r3, r4}
 8000306:	4690      	mov	r8, r2
 8000308:	4699      	mov	r9, r3
 800030a:	46a2      	mov	sl, r4
 800030c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800030e:	42a3      	cmp	r3, r4
 8000310:	d9d7      	bls.n	80002c2 <__udivmoddi4+0x4e>
 8000312:	2200      	movs	r2, #0
 8000314:	2300      	movs	r3, #0
 8000316:	9200      	str	r2, [sp, #0]
 8000318:	9301      	str	r3, [sp, #4]
 800031a:	4663      	mov	r3, ip
 800031c:	2b00      	cmp	r3, #0
 800031e:	d0e9      	beq.n	80002f4 <__udivmoddi4+0x80>
 8000320:	07fb      	lsls	r3, r7, #31
 8000322:	4698      	mov	r8, r3
 8000324:	4641      	mov	r1, r8
 8000326:	0872      	lsrs	r2, r6, #1
 8000328:	430a      	orrs	r2, r1
 800032a:	087b      	lsrs	r3, r7, #1
 800032c:	4666      	mov	r6, ip
 800032e:	e00e      	b.n	800034e <__udivmoddi4+0xda>
 8000330:	42ab      	cmp	r3, r5
 8000332:	d101      	bne.n	8000338 <__udivmoddi4+0xc4>
 8000334:	42a2      	cmp	r2, r4
 8000336:	d80c      	bhi.n	8000352 <__udivmoddi4+0xde>
 8000338:	1aa4      	subs	r4, r4, r2
 800033a:	419d      	sbcs	r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	1924      	adds	r4, r4, r4
 8000340:	416d      	adcs	r5, r5
 8000342:	2100      	movs	r1, #0
 8000344:	3e01      	subs	r6, #1
 8000346:	1824      	adds	r4, r4, r0
 8000348:	414d      	adcs	r5, r1
 800034a:	2e00      	cmp	r6, #0
 800034c:	d006      	beq.n	800035c <__udivmoddi4+0xe8>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d9ee      	bls.n	8000330 <__udivmoddi4+0xbc>
 8000352:	3e01      	subs	r6, #1
 8000354:	1924      	adds	r4, r4, r4
 8000356:	416d      	adcs	r5, r5
 8000358:	2e00      	cmp	r6, #0
 800035a:	d1f8      	bne.n	800034e <__udivmoddi4+0xda>
 800035c:	9800      	ldr	r0, [sp, #0]
 800035e:	9901      	ldr	r1, [sp, #4]
 8000360:	4653      	mov	r3, sl
 8000362:	1900      	adds	r0, r0, r4
 8000364:	4169      	adcs	r1, r5
 8000366:	2b00      	cmp	r3, #0
 8000368:	db23      	blt.n	80003b2 <__udivmoddi4+0x13e>
 800036a:	002b      	movs	r3, r5
 800036c:	4652      	mov	r2, sl
 800036e:	40d3      	lsrs	r3, r2
 8000370:	002a      	movs	r2, r5
 8000372:	4664      	mov	r4, ip
 8000374:	40e2      	lsrs	r2, r4
 8000376:	001c      	movs	r4, r3
 8000378:	4653      	mov	r3, sl
 800037a:	0015      	movs	r5, r2
 800037c:	2b00      	cmp	r3, #0
 800037e:	db2d      	blt.n	80003dc <__udivmoddi4+0x168>
 8000380:	0026      	movs	r6, r4
 8000382:	4657      	mov	r7, sl
 8000384:	40be      	lsls	r6, r7
 8000386:	0033      	movs	r3, r6
 8000388:	0026      	movs	r6, r4
 800038a:	4667      	mov	r7, ip
 800038c:	40be      	lsls	r6, r7
 800038e:	0032      	movs	r2, r6
 8000390:	1a80      	subs	r0, r0, r2
 8000392:	4199      	sbcs	r1, r3
 8000394:	9000      	str	r0, [sp, #0]
 8000396:	9101      	str	r1, [sp, #4]
 8000398:	e7ac      	b.n	80002f4 <__udivmoddi4+0x80>
 800039a:	4662      	mov	r2, ip
 800039c:	2320      	movs	r3, #32
 800039e:	1a9b      	subs	r3, r3, r2
 80003a0:	464a      	mov	r2, r9
 80003a2:	40da      	lsrs	r2, r3
 80003a4:	4661      	mov	r1, ip
 80003a6:	0013      	movs	r3, r2
 80003a8:	4642      	mov	r2, r8
 80003aa:	408a      	lsls	r2, r1
 80003ac:	0017      	movs	r7, r2
 80003ae:	431f      	orrs	r7, r3
 80003b0:	e780      	b.n	80002b4 <__udivmoddi4+0x40>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	002a      	movs	r2, r5
 80003ba:	4666      	mov	r6, ip
 80003bc:	409a      	lsls	r2, r3
 80003be:	0023      	movs	r3, r4
 80003c0:	40f3      	lsrs	r3, r6
 80003c2:	4313      	orrs	r3, r2
 80003c4:	e7d4      	b.n	8000370 <__udivmoddi4+0xfc>
 80003c6:	4662      	mov	r2, ip
 80003c8:	2320      	movs	r3, #32
 80003ca:	2100      	movs	r1, #0
 80003cc:	1a9b      	subs	r3, r3, r2
 80003ce:	2200      	movs	r2, #0
 80003d0:	9100      	str	r1, [sp, #0]
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	2201      	movs	r2, #1
 80003d6:	40da      	lsrs	r2, r3
 80003d8:	9201      	str	r2, [sp, #4]
 80003da:	e780      	b.n	80002de <__udivmoddi4+0x6a>
 80003dc:	2320      	movs	r3, #32
 80003de:	4662      	mov	r2, ip
 80003e0:	0026      	movs	r6, r4
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	40de      	lsrs	r6, r3
 80003e6:	002f      	movs	r7, r5
 80003e8:	46b0      	mov	r8, r6
 80003ea:	4666      	mov	r6, ip
 80003ec:	40b7      	lsls	r7, r6
 80003ee:	4646      	mov	r6, r8
 80003f0:	003b      	movs	r3, r7
 80003f2:	4333      	orrs	r3, r6
 80003f4:	e7c8      	b.n	8000388 <__udivmoddi4+0x114>
 80003f6:	46c0      	nop			; (mov r8, r8)

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	1c08      	adds	r0, r1, #0
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			; (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	; (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800044c:	21fa      	movs	r1, #250	; 0xfa
 800044e:	4b0a      	ldr	r3, [pc, #40]	; (8000478 <HAL_InitTick+0x2c>)
{
 8000450:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000452:	0089      	lsls	r1, r1, #2
{
 8000454:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000456:	6818      	ldr	r0, [r3, #0]
 8000458:	f7ff fe60 	bl	800011c <__udivsi3>
 800045c:	f000 f874 	bl	8000548 <HAL_SYSTICK_Config>
 8000460:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000462:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000464:	2c00      	cmp	r4, #0
 8000466:	d105      	bne.n	8000474 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000468:	3802      	subs	r0, #2
 800046a:	0022      	movs	r2, r4
 800046c:	0029      	movs	r1, r5
 800046e:	f000 f837 	bl	80004e0 <HAL_NVIC_SetPriority>
 8000472:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	20000000 	.word	0x20000000

0800047c <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800047c:	2340      	movs	r3, #64	; 0x40
 800047e:	4a08      	ldr	r2, [pc, #32]	; (80004a0 <HAL_Init+0x24>)
{
 8000480:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000482:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000484:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000486:	430b      	orrs	r3, r1
 8000488:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800048a:	f7ff ffdf 	bl	800044c <HAL_InitTick>
 800048e:	1e04      	subs	r4, r0, #0
 8000490:	d103      	bne.n	800049a <HAL_Init+0x1e>
    HAL_MspInit();
 8000492:	f003 f8a3 	bl	80035dc <HAL_MspInit>
}
 8000496:	0020      	movs	r0, r4
 8000498:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800049a:	2401      	movs	r4, #1
 800049c:	e7fb      	b.n	8000496 <HAL_Init+0x1a>
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	40022000 	.word	0x40022000

080004a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80004a4:	4a02      	ldr	r2, [pc, #8]	; (80004b0 <HAL_IncTick+0xc>)
 80004a6:	6813      	ldr	r3, [r2, #0]
 80004a8:	3301      	adds	r3, #1
 80004aa:	6013      	str	r3, [r2, #0]
}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	2000022c 	.word	0x2000022c

080004b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004b4:	4b01      	ldr	r3, [pc, #4]	; (80004bc <HAL_GetTick+0x8>)
 80004b6:	6818      	ldr	r0, [r3, #0]
}
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	2000022c 	.word	0x2000022c

080004c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004c4:	f7ff fff6 	bl	80004b4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80004c8:	1c63      	adds	r3, r4, #1
 80004ca:	1e5a      	subs	r2, r3, #1
 80004cc:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80004ce:	0005      	movs	r5, r0
    wait++;
 80004d0:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80004d2:	f7ff ffef 	bl	80004b4 <HAL_GetTick>
 80004d6:	1b40      	subs	r0, r0, r5
 80004d8:	42a0      	cmp	r0, r4
 80004da:	d3fa      	bcc.n	80004d2 <HAL_Delay+0x12>
  {
  }
}
 80004dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080004e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	25ff      	movs	r5, #255	; 0xff
 80004e4:	2403      	movs	r4, #3
 80004e6:	002a      	movs	r2, r5
 80004e8:	b2c3      	uxtb	r3, r0
 80004ea:	401c      	ands	r4, r3
 80004ec:	00e4      	lsls	r4, r4, #3
 80004ee:	40a2      	lsls	r2, r4
 80004f0:	0189      	lsls	r1, r1, #6
 80004f2:	4029      	ands	r1, r5
 80004f4:	43d2      	mvns	r2, r2
 80004f6:	40a1      	lsls	r1, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004f8:	2800      	cmp	r0, #0
 80004fa:	da0b      	bge.n	8000514 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fc:	200f      	movs	r0, #15
 80004fe:	4003      	ands	r3, r0
 8000500:	3b08      	subs	r3, #8
 8000502:	480a      	ldr	r0, [pc, #40]	; (800052c <HAL_NVIC_SetPriority+0x4c>)
 8000504:	089b      	lsrs	r3, r3, #2
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	181b      	adds	r3, r3, r0
 800050a:	69d8      	ldr	r0, [r3, #28]
 800050c:	4002      	ands	r2, r0
 800050e:	4311      	orrs	r1, r2
 8000510:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <HAL_NVIC_SetPriority+0x50>)
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000516:	0880      	lsrs	r0, r0, #2
 8000518:	0080      	lsls	r0, r0, #2
 800051a:	18c0      	adds	r0, r0, r3
 800051c:	23c0      	movs	r3, #192	; 0xc0
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	58c4      	ldr	r4, [r0, r3]
 8000522:	4022      	ands	r2, r4
 8000524:	4311      	orrs	r1, r2
 8000526:	50c1      	str	r1, [r0, r3]
 8000528:	e7f3      	b.n	8000512 <HAL_NVIC_SetPriority+0x32>
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	e000ed00 	.word	0xe000ed00
 8000530:	e000e100 	.word	0xe000e100

08000534 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000534:	231f      	movs	r3, #31
 8000536:	4018      	ands	r0, r3
 8000538:	3b1e      	subs	r3, #30
 800053a:	4083      	lsls	r3, r0
 800053c:	4a01      	ldr	r2, [pc, #4]	; (8000544 <HAL_NVIC_EnableIRQ+0x10>)
 800053e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000540:	4770      	bx	lr
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	e000e100 	.word	0xe000e100

08000548 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000548:	4a09      	ldr	r2, [pc, #36]	; (8000570 <HAL_SYSTICK_Config+0x28>)
 800054a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800054c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800054e:	4293      	cmp	r3, r2
 8000550:	d80d      	bhi.n	800056e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000552:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000554:	4a07      	ldr	r2, [pc, #28]	; (8000574 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000556:	4808      	ldr	r0, [pc, #32]	; (8000578 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000558:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800055a:	6a03      	ldr	r3, [r0, #32]
 800055c:	0609      	lsls	r1, r1, #24
 800055e:	021b      	lsls	r3, r3, #8
 8000560:	0a1b      	lsrs	r3, r3, #8
 8000562:	430b      	orrs	r3, r1
 8000564:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000566:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000568:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800056a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800056c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800056e:	4770      	bx	lr
 8000570:	00ffffff 	.word	0x00ffffff
 8000574:	e000e010 	.word	0xe000e010
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800057e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000580:	2804      	cmp	r0, #4
 8000582:	d102      	bne.n	800058a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000584:	4310      	orrs	r0, r2
 8000586:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000588:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800058a:	2104      	movs	r1, #4
 800058c:	438a      	bics	r2, r1
 800058e:	601a      	str	r2, [r3, #0]
}
 8000590:	e7fa      	b.n	8000588 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	e000e010 	.word	0xe000e010

08000598 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000598:	4770      	bx	lr

0800059a <HAL_SYSTICK_IRQHandler>:
{
 800059a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800059c:	f7ff fffc 	bl	8000598 <HAL_SYSTICK_Callback>
}
 80005a0:	bd10      	pop	{r4, pc}
	...

080005a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80005a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005a6:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
  if(hdma == NULL)
 80005aa:	2c00      	cmp	r4, #0
 80005ac:	d035      	beq.n	800061a <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005ae:	6825      	ldr	r5, [r4, #0]
 80005b0:	4b1a      	ldr	r3, [pc, #104]	; (800061c <HAL_DMA_Init+0x78>)
 80005b2:	2114      	movs	r1, #20
 80005b4:	18e8      	adds	r0, r5, r3
 80005b6:	f7ff fdb1 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80005ba:	4b19      	ldr	r3, [pc, #100]	; (8000620 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005bc:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 80005be:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80005c0:	2302      	movs	r3, #2
 80005c2:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005c4:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 80005c6:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80005c8:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80005ca:	4b16      	ldr	r3, [pc, #88]	; (8000624 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80005cc:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80005ce:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 80005d0:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005d2:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 80005d4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005d6:	433b      	orrs	r3, r7
 80005d8:	6967      	ldr	r7, [r4, #20]
 80005da:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80005dc:	69a7      	ldr	r7, [r4, #24]
 80005de:	433b      	orrs	r3, r7
 80005e0:	69e7      	ldr	r7, [r4, #28]
 80005e2:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 80005e4:	6a27      	ldr	r7, [r4, #32]
 80005e6:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 80005e8:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80005ea:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	01db      	lsls	r3, r3, #7
 80005f0:	4299      	cmp	r1, r3
 80005f2:	d00c      	beq.n	800060e <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005f4:	251c      	movs	r5, #28
 80005f6:	4028      	ands	r0, r5
 80005f8:	3d0d      	subs	r5, #13
 80005fa:	4085      	lsls	r5, r0
 80005fc:	490a      	ldr	r1, [pc, #40]	; (8000628 <HAL_DMA_Init+0x84>)
 80005fe:	680b      	ldr	r3, [r1, #0]
 8000600:	43ab      	bics	r3, r5
 8000602:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000604:	6863      	ldr	r3, [r4, #4]
 8000606:	680d      	ldr	r5, [r1, #0]
 8000608:	4083      	lsls	r3, r0
 800060a:	432b      	orrs	r3, r5
 800060c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800060e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000610:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000612:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000614:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000616:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000618:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 800061a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800061c:	bffdfff8 	.word	0xbffdfff8
 8000620:	40020000 	.word	0x40020000
 8000624:	ffff800f 	.word	0xffff800f
 8000628:	400200a8 	.word	0x400200a8

0800062c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800062c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800062e:	1d44      	adds	r4, r0, #5
 8000630:	7fe6      	ldrb	r6, [r4, #31]
{
 8000632:	0005      	movs	r5, r0
  __HAL_LOCK(hdma);
 8000634:	2002      	movs	r0, #2
 8000636:	2e01      	cmp	r6, #1
 8000638:	d02b      	beq.n	8000692 <HAL_DMA_Start_IT+0x66>
 800063a:	3801      	subs	r0, #1
 800063c:	77e0      	strb	r0, [r4, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 800063e:	1da8      	adds	r0, r5, #6
 8000640:	7fc6      	ldrb	r6, [r0, #31]
 8000642:	4684      	mov	ip, r0
 8000644:	b2f6      	uxtb	r6, r6
 8000646:	2002      	movs	r0, #2
 8000648:	2700      	movs	r7, #0
 800064a:	2e01      	cmp	r6, #1
 800064c:	d12c      	bne.n	80006a8 <HAL_DMA_Start_IT+0x7c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800064e:	4664      	mov	r4, ip
 8000650:	77e0      	strb	r0, [r4, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000652:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000654:	63ef      	str	r7, [r5, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000656:	6820      	ldr	r0, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000658:	371c      	adds	r7, #28
    __HAL_DMA_DISABLE(hdma);
 800065a:	43b0      	bics	r0, r6
 800065c:	6020      	str	r0, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800065e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8000660:	9001      	str	r0, [sp, #4]
 8000662:	6c68      	ldr	r0, [r5, #68]	; 0x44
 8000664:	4007      	ands	r7, r0
 8000666:	40be      	lsls	r6, r7
 8000668:	9801      	ldr	r0, [sp, #4]
 800066a:	6046      	str	r6, [r0, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800066c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800066e:	68ab      	ldr	r3, [r5, #8]
 8000670:	6828      	ldr	r0, [r5, #0]
 8000672:	2b10      	cmp	r3, #16
 8000674:	d10e      	bne.n	8000694 <HAL_DMA_Start_IT+0x68>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000676:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000678:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800067a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800067c:	2b00      	cmp	r3, #0
 800067e:	d00c      	beq.n	800069a <HAL_DMA_Start_IT+0x6e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000680:	230e      	movs	r3, #14
 8000682:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000684:	4313      	orrs	r3, r2
 8000686:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000688:	2301      	movs	r3, #1
 800068a:	6802      	ldr	r2, [r0, #0]
 800068c:	4313      	orrs	r3, r2
 800068e:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000690:	2000      	movs	r0, #0
}
 8000692:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000694:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000696:	60e2      	str	r2, [r4, #12]
 8000698:	e7ef      	b.n	800067a <HAL_DMA_Start_IT+0x4e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800069a:	2204      	movs	r2, #4
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	4393      	bics	r3, r2
 80006a0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80006a2:	6822      	ldr	r2, [r4, #0]
 80006a4:	230a      	movs	r3, #10
 80006a6:	e7ed      	b.n	8000684 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 80006a8:	77e7      	strb	r7, [r4, #31]
 80006aa:	e7f2      	b.n	8000692 <HAL_DMA_Start_IT+0x66>

080006ac <HAL_DMA_IRQHandler>:
{
 80006ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006ae:	221c      	movs	r2, #28
 80006b0:	2704      	movs	r7, #4
 80006b2:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80006b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006b6:	4032      	ands	r2, r6
 80006b8:	003e      	movs	r6, r7
 80006ba:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80006bc:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80006be:	6803      	ldr	r3, [r0, #0]
 80006c0:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006c2:	4235      	tst	r5, r6
 80006c4:	d00d      	beq.n	80006e2 <HAL_DMA_IRQHandler+0x36>
 80006c6:	423c      	tst	r4, r7
 80006c8:	d00b      	beq.n	80006e2 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	0692      	lsls	r2, r2, #26
 80006ce:	d402      	bmi.n	80006d6 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	43ba      	bics	r2, r7
 80006d4:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80006d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80006d8:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d019      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80006de:	4798      	blx	r3
  return;
 80006e0:	e017      	b.n	8000712 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80006e2:	2702      	movs	r7, #2
 80006e4:	003e      	movs	r6, r7
 80006e6:	4096      	lsls	r6, r2
 80006e8:	4235      	tst	r5, r6
 80006ea:	d013      	beq.n	8000714 <HAL_DMA_IRQHandler+0x68>
 80006ec:	423c      	tst	r4, r7
 80006ee:	d011      	beq.n	8000714 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	0692      	lsls	r2, r2, #26
 80006f4:	d406      	bmi.n	8000704 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80006f6:	240a      	movs	r4, #10
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	43a2      	bics	r2, r4
 80006fc:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80006fe:	2201      	movs	r2, #1
 8000700:	1d83      	adds	r3, r0, #6
 8000702:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8000704:	2200      	movs	r2, #0
 8000706:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000708:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 800070a:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 800070c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800070e:	4293      	cmp	r3, r2
 8000710:	d1e5      	bne.n	80006de <HAL_DMA_IRQHandler+0x32>
}
 8000712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000714:	2608      	movs	r6, #8
 8000716:	0037      	movs	r7, r6
 8000718:	4097      	lsls	r7, r2
 800071a:	423d      	tst	r5, r7
 800071c:	d0f9      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
 800071e:	4234      	tst	r4, r6
 8000720:	d0f7      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000722:	250e      	movs	r5, #14
 8000724:	681c      	ldr	r4, [r3, #0]
 8000726:	43ac      	bics	r4, r5
 8000728:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800072a:	2301      	movs	r3, #1
 800072c:	001c      	movs	r4, r3
 800072e:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8000730:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000732:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000734:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8000736:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8000738:	2200      	movs	r2, #0
 800073a:	1d43      	adds	r3, r0, #5
 800073c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800073e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000740:	e7e5      	b.n	800070e <HAL_DMA_IRQHandler+0x62>
	...

08000744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000744:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000746:	4a53      	ldr	r2, [pc, #332]	; (8000894 <HAL_GPIO_Init+0x150>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000748:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800074a:	1882      	adds	r2, r0, r2
 800074c:	1e54      	subs	r4, r2, #1
 800074e:	41a2      	sbcs	r2, r4
{
 8000750:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 8000752:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 8000754:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000756:	3205      	adds	r2, #5
 8000758:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800075a:	9a03      	ldr	r2, [sp, #12]
 800075c:	40da      	lsrs	r2, r3
 800075e:	d101      	bne.n	8000764 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8000760:	b007      	add	sp, #28
 8000762:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000764:	2501      	movs	r5, #1
 8000766:	409d      	lsls	r5, r3
 8000768:	9a03      	ldr	r2, [sp, #12]
 800076a:	402a      	ands	r2, r5
 800076c:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 800076e:	d100      	bne.n	8000772 <HAL_GPIO_Init+0x2e>
 8000770:	e08e      	b.n	8000890 <HAL_GPIO_Init+0x14c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000772:	684a      	ldr	r2, [r1, #4]
 8000774:	9201      	str	r2, [sp, #4]
 8000776:	2210      	movs	r2, #16
 8000778:	9e01      	ldr	r6, [sp, #4]
 800077a:	4396      	bics	r6, r2
 800077c:	2e02      	cmp	r6, #2
 800077e:	d10f      	bne.n	80007a0 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8000780:	08da      	lsrs	r2, r3, #3
 8000782:	0092      	lsls	r2, r2, #2
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000784:	2407      	movs	r4, #7
 8000786:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8000788:	6a17      	ldr	r7, [r2, #32]
 800078a:	9204      	str	r2, [sp, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800078c:	220f      	movs	r2, #15
 800078e:	401c      	ands	r4, r3
 8000790:	00a4      	lsls	r4, r4, #2
 8000792:	40a2      	lsls	r2, r4
 8000794:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000796:	690a      	ldr	r2, [r1, #16]
 8000798:	40a2      	lsls	r2, r4
 800079a:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 800079c:	9a04      	ldr	r2, [sp, #16]
 800079e:	6217      	str	r7, [r2, #32]
 80007a0:	2203      	movs	r2, #3
 80007a2:	005c      	lsls	r4, r3, #1
 80007a4:	40a2      	lsls	r2, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007a6:	3e01      	subs	r6, #1
 80007a8:	43d2      	mvns	r2, r2
 80007aa:	2e01      	cmp	r6, #1
 80007ac:	d80d      	bhi.n	80007ca <HAL_GPIO_Init+0x86>
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007ae:	68ce      	ldr	r6, [r1, #12]
        temp = GPIOx->OSPEEDR;
 80007b0:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007b2:	40a6      	lsls	r6, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80007b4:	4017      	ands	r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007b6:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80007b8:	6086      	str	r6, [r0, #8]
        temp= GPIOx->OTYPER;
 80007ba:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007bc:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007be:	9d01      	ldr	r5, [sp, #4]
 80007c0:	06ed      	lsls	r5, r5, #27
 80007c2:	0fed      	lsrs	r5, r5, #31
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80007c8:	6045      	str	r5, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ca:	2603      	movs	r6, #3
 80007cc:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 80007ce:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d0:	4035      	ands	r5, r6
 80007d2:	40a5      	lsls	r5, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80007d4:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d6:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 80007d8:	6005      	str	r5, [r0, #0]
      temp = GPIOx->PUPDR;
 80007da:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80007dc:	402a      	ands	r2, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80007de:	688d      	ldr	r5, [r1, #8]
 80007e0:	40a5      	lsls	r5, r4
 80007e2:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 80007e4:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80007e6:	9a01      	ldr	r2, [sp, #4]
 80007e8:	00d2      	lsls	r2, r2, #3
 80007ea:	d551      	bpl.n	8000890 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ec:	2501      	movs	r5, #1
 80007ee:	4c2a      	ldr	r4, [pc, #168]	; (8000898 <HAL_GPIO_Init+0x154>)
 80007f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007f2:	432a      	orrs	r2, r5
 80007f4:	6362      	str	r2, [r4, #52]	; 0x34
 80007f6:	4a29      	ldr	r2, [pc, #164]	; (800089c <HAL_GPIO_Init+0x158>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80007f8:	089c      	lsrs	r4, r3, #2
 80007fa:	00a4      	lsls	r4, r4, #2
 80007fc:	18a4      	adds	r4, r4, r2
 80007fe:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000800:	001d      	movs	r5, r3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000802:	4694      	mov	ip, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000804:	220f      	movs	r2, #15
 8000806:	4035      	ands	r5, r6
 8000808:	00ad      	lsls	r5, r5, #2
 800080a:	40aa      	lsls	r2, r5
 800080c:	4667      	mov	r7, ip
 800080e:	4397      	bics	r7, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000810:	22a0      	movs	r2, #160	; 0xa0
 8000812:	05d2      	lsls	r2, r2, #23
 8000814:	4694      	mov	ip, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000816:	9704      	str	r7, [sp, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000818:	2200      	movs	r2, #0
 800081a:	4560      	cmp	r0, ip
 800081c:	d00d      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 800081e:	4a20      	ldr	r2, [pc, #128]	; (80008a0 <HAL_GPIO_Init+0x15c>)
 8000820:	4694      	mov	ip, r2
 8000822:	2201      	movs	r2, #1
 8000824:	4560      	cmp	r0, ip
 8000826:	d008      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000828:	4f1e      	ldr	r7, [pc, #120]	; (80008a4 <HAL_GPIO_Init+0x160>)
 800082a:	1892      	adds	r2, r2, r2
 800082c:	42b8      	cmp	r0, r7
 800082e:	d004      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000830:	4f1d      	ldr	r7, [pc, #116]	; (80008a8 <HAL_GPIO_Init+0x164>)
 8000832:	0032      	movs	r2, r6
 8000834:	42b8      	cmp	r0, r7
 8000836:	d000      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000838:	9a05      	ldr	r2, [sp, #20]
 800083a:	40aa      	lsls	r2, r5
 800083c:	9d04      	ldr	r5, [sp, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800083e:	9f01      	ldr	r7, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000840:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000842:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000844:	4a19      	ldr	r2, [pc, #100]	; (80008ac <HAL_GPIO_Init+0x168>)
        temp &= ~((uint32_t)iocurrent);
 8000846:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8000848:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 800084a:	9d02      	ldr	r5, [sp, #8]
        temp &= ~((uint32_t)iocurrent);
 800084c:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800084e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000850:	03ff      	lsls	r7, r7, #15
 8000852:	d401      	bmi.n	8000858 <HAL_GPIO_Init+0x114>
        temp &= ~((uint32_t)iocurrent);
 8000854:	0035      	movs	r5, r6
 8000856:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8000858:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800085a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800085c:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800085e:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000860:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000862:	03bf      	lsls	r7, r7, #14
 8000864:	d401      	bmi.n	800086a <HAL_GPIO_Init+0x126>
        temp &= ~((uint32_t)iocurrent);
 8000866:	0035      	movs	r5, r6
 8000868:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 800086a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800086c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800086e:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000870:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000872:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000874:	02ff      	lsls	r7, r7, #11
 8000876:	d401      	bmi.n	800087c <HAL_GPIO_Init+0x138>
        temp &= ~((uint32_t)iocurrent);
 8000878:	0035      	movs	r5, r6
 800087a:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 800087c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800087e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000880:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000882:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000884:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000886:	02bf      	lsls	r7, r7, #10
 8000888:	d401      	bmi.n	800088e <HAL_GPIO_Init+0x14a>
        temp &= ~((uint32_t)iocurrent);
 800088a:	4025      	ands	r5, r4
 800088c:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 800088e:	60d6      	str	r6, [r2, #12]
    position++;
 8000890:	3301      	adds	r3, #1
 8000892:	e762      	b.n	800075a <HAL_GPIO_Init+0x16>
 8000894:	afffe400 	.word	0xafffe400
 8000898:	40021000 	.word	0x40021000
 800089c:	40010000 	.word	0x40010000
 80008a0:	50000400 	.word	0x50000400
 80008a4:	50000800 	.word	0x50000800
 80008a8:	50000c00 	.word	0x50000c00
 80008ac:	40010400 	.word	0x40010400

080008b0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80008b0:	6900      	ldr	r0, [r0, #16]
 80008b2:	4008      	ands	r0, r1
 80008b4:	1e41      	subs	r1, r0, #1
 80008b6:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80008b8:	b2c0      	uxtb	r0, r0
}
 80008ba:	4770      	bx	lr

080008bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80008bc:	2a00      	cmp	r2, #0
 80008be:	d001      	beq.n	80008c4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80008c0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80008c2:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80008c4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80008c6:	e7fc      	b.n	80008c2 <HAL_GPIO_WritePin+0x6>

080008c8 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80008c8:	4770      	bx	lr
	...

080008cc <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80008cc:	4b04      	ldr	r3, [pc, #16]	; (80008e0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80008ce:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80008d0:	695a      	ldr	r2, [r3, #20]
 80008d2:	4210      	tst	r0, r2
 80008d4:	d002      	beq.n	80008dc <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008d6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008d8:	f7ff fff6 	bl	80008c8 <HAL_GPIO_EXTI_Callback>
}
 80008dc:	bd10      	pop	{r4, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	40010400 	.word	0x40010400

080008e4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80008e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80008e6:	0004      	movs	r4, r0
  uint32_t tmp = 0U, i2sclk = 0U;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 80008e8:	2001      	movs	r0, #1
  if (hi2s == NULL)
 80008ea:	2c00      	cmp	r4, #0
 80008ec:	d046      	beq.n	800097c <HAL_I2S_Init+0x98>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80008ee:	0026      	movs	r6, r4
 80008f0:	3635      	adds	r6, #53	; 0x35
 80008f2:	7833      	ldrb	r3, [r6, #0]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d105      	bne.n	8000906 <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80008fa:	0022      	movs	r2, r4
 80008fc:	3234      	adds	r2, #52	; 0x34
 80008fe:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8000900:	0020      	movs	r0, r4
 8000902:	f002 fc91 	bl	8003228 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8000906:	2002      	movs	r0, #2

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8000908:	6823      	ldr	r3, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 800090a:	7030      	strb	r0, [r6, #0]
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800090c:	69da      	ldr	r2, [r3, #28]
 800090e:	492c      	ldr	r1, [pc, #176]	; (80009c0 <HAL_I2S_Init+0xdc>)
 8000910:	400a      	ands	r2, r1
 8000912:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8000914:	6218      	str	r0, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8000916:	6963      	ldr	r3, [r4, #20]
 8000918:	9101      	str	r1, [sp, #4]
 800091a:	4283      	cmp	r3, r0
 800091c:	d036      	beq.n	800098c <HAL_I2S_Init+0xa8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800091e:	68e3      	ldr	r3, [r4, #12]
      packetlength = 16U;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8000920:	2520      	movs	r5, #32
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8000922:	2b00      	cmp	r3, #0
 8000924:	d100      	bne.n	8000928 <HAL_I2S_Init+0x44>
      packetlength = 16U;
 8000926:	3d10      	subs	r5, #16
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8000928:	68a3      	ldr	r3, [r4, #8]
 800092a:	2b20      	cmp	r3, #32
 800092c:	d800      	bhi.n	8000930 <HAL_I2S_Init+0x4c>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800092e:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8000930:	f000 f930 	bl	8000b94 <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	6922      	ldr	r2, [r4, #16]
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	429a      	cmp	r2, r3
 800093c:	d11f      	bne.n	800097e <HAL_I2S_Init+0x9a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800093e:	68e3      	ldr	r3, [r4, #12]
 8000940:	6967      	ldr	r7, [r4, #20]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000942:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8000944:	2b00      	cmp	r3, #0
 8000946:	d100      	bne.n	800094a <HAL_I2S_Init+0x66>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000948:	00e9      	lsls	r1, r5, #3
 800094a:	f7ff fbe7 	bl	800011c <__udivsi3>
 800094e:	230a      	movs	r3, #10
 8000950:	0039      	movs	r1, r7
 8000952:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000954:	f7ff fbe2 	bl	800011c <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8000958:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 800095a:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 800095c:	f7ff fbde 	bl	800011c <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8000960:	2201      	movs	r2, #1
 8000962:	0001      	movs	r1, r0
 8000964:	4011      	ands	r1, r2

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8000966:	1a43      	subs	r3, r0, r1
 8000968:	40d3      	lsrs	r3, r2
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800096a:	1e98      	subs	r0, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 800096c:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800096e:	28fd      	cmp	r0, #253	; 0xfd
 8000970:	d90d      	bls.n	800098e <HAL_I2S_Init+0xaa>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8000972:	2310      	movs	r3, #16
    return  HAL_ERROR;
 8000974:	0010      	movs	r0, r2
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8000976:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000978:	430b      	orrs	r3, r1
 800097a:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 800097c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 800097e:	0029      	movs	r1, r5
 8000980:	f7ff fbcc 	bl	800011c <__udivsi3>
 8000984:	230a      	movs	r3, #10
 8000986:	6961      	ldr	r1, [r4, #20]
 8000988:	4358      	muls	r0, r3
 800098a:	e7e3      	b.n	8000954 <HAL_I2S_Init+0x70>
    i2sodd = 0U;
 800098c:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800098e:	430b      	orrs	r3, r1
 8000990:	6921      	ldr	r1, [r4, #16]
 8000992:	6822      	ldr	r2, [r4, #0]
 8000994:	430b      	orrs	r3, r1
 8000996:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8000998:	6860      	ldr	r0, [r4, #4]
 800099a:	68a3      	ldr	r3, [r4, #8]
 800099c:	69d1      	ldr	r1, [r2, #28]
 800099e:	4318      	orrs	r0, r3
 80009a0:	2380      	movs	r3, #128	; 0x80
 80009a2:	011b      	lsls	r3, r3, #4
 80009a4:	4303      	orrs	r3, r0
 80009a6:	68e0      	ldr	r0, [r4, #12]
 80009a8:	4303      	orrs	r3, r0
 80009aa:	69a0      	ldr	r0, [r4, #24]
 80009ac:	4303      	orrs	r3, r0
 80009ae:	9801      	ldr	r0, [sp, #4]
 80009b0:	4001      	ands	r1, r0
 80009b2:	430b      	orrs	r3, r1
 80009b4:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009b6:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80009b8:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009ba:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80009bc:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 80009be:	e7dd      	b.n	800097c <HAL_I2S_Init+0x98>
 80009c0:	fffff040 	.word	0xfffff040

080009c4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80009c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpreg_cfgr = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if (hi2s->State != HAL_I2S_STATE_READY)
 80009c6:	0005      	movs	r5, r0
 80009c8:	3535      	adds	r5, #53	; 0x35
 80009ca:	782b      	ldrb	r3, [r5, #0]
{
 80009cc:	0004      	movs	r4, r0
  if (hi2s->State != HAL_I2S_STATE_READY)
 80009ce:	b2db      	uxtb	r3, r3
  {
    errorcode = HAL_BUSY;
 80009d0:	2002      	movs	r0, #2
  if (hi2s->State != HAL_I2S_STATE_READY)
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d13a      	bne.n	8000a4c <HAL_I2S_Transmit_DMA+0x88>
    goto error;
  }

  if ((pData == NULL) || (Size == 0U))
  {
    return  HAL_ERROR;
 80009d6:	0018      	movs	r0, r3
  if ((pData == NULL) || (Size == 0U))
 80009d8:	2900      	cmp	r1, #0
 80009da:	d03a      	beq.n	8000a52 <HAL_I2S_Transmit_DMA+0x8e>
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d038      	beq.n	8000a52 <HAL_I2S_Transmit_DMA+0x8e>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80009e0:	0026      	movs	r6, r4
 80009e2:	3634      	adds	r6, #52	; 0x34
 80009e4:	7837      	ldrb	r7, [r6, #0]
 80009e6:	3001      	adds	r0, #1
 80009e8:	2f01      	cmp	r7, #1
 80009ea:	d032      	beq.n	8000a52 <HAL_I2S_Transmit_DMA+0x8e>
 80009ec:	7033      	strb	r3, [r6, #0]

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80009ee:	3302      	adds	r3, #2
 80009f0:	702b      	strb	r3, [r5, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009f2:	2300      	movs	r3, #0
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80009f4:	6825      	ldr	r5, [r4, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009f6:	63a3      	str	r3, [r4, #56]	; 0x38
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80009f8:	69eb      	ldr	r3, [r5, #28]
 80009fa:	3005      	adds	r0, #5
 80009fc:	4003      	ands	r3, r0

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80009fe:	3b03      	subs	r3, #3
 8000a00:	3805      	subs	r0, #5
  hi2s->pTxBuffPtr = pData;
 8000a02:	61e1      	str	r1, [r4, #28]
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8000a04:	4383      	bics	r3, r0
 8000a06:	d101      	bne.n	8000a0c <HAL_I2S_Transmit_DMA+0x48>
  {
    hi2s->TxXferSize = (Size << 1U);
 8000a08:	0052      	lsls	r2, r2, #1
 8000a0a:	b292      	uxth	r2, r2
    hi2s->TxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->TxXferSize = Size;
 8000a0c:	8422      	strh	r2, [r4, #32]
    hi2s->TxXferCount = Size;
 8000a0e:	8462      	strh	r2, [r4, #34]	; 0x22

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;

  /* Enable the Tx DMA Stream/Channel */
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a10:	002a      	movs	r2, r5
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8000a12:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8000a14:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <HAL_I2S_Transmit_DMA+0x90>)
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a16:	320c      	adds	r2, #12
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8000a18:	6303      	str	r3, [r0, #48]	; 0x30
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8000a1a:	4b0f      	ldr	r3, [pc, #60]	; (8000a58 <HAL_I2S_Transmit_DMA+0x94>)
 8000a1c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <HAL_I2S_Transmit_DMA+0x98>)
 8000a20:	6343      	str	r3, [r0, #52]	; 0x34
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a22:	8c23      	ldrh	r3, [r4, #32]
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	f7ff fe01 	bl	800062c <HAL_DMA_Start_IT>

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8000a2a:	2280      	movs	r2, #128	; 0x80
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	00d2      	lsls	r2, r2, #3
 8000a30:	69d9      	ldr	r1, [r3, #28]
 8000a32:	4211      	tst	r1, r2
 8000a34:	d102      	bne.n	8000a3c <HAL_I2S_Transmit_DMA+0x78>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8000a36:	69d9      	ldr	r1, [r3, #28]
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8000a40:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8000a42:	4211      	tst	r1, r2
 8000a44:	d102      	bne.n	8000a4c <HAL_I2S_Transmit_DMA+0x88>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8000a46:	6859      	ldr	r1, [r3, #4]
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	605a      	str	r2, [r3, #4]
  }

error :
  __HAL_UNLOCK(hi2s);
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	3434      	adds	r4, #52	; 0x34
 8000a50:	7023      	strb	r3, [r4, #0]
  return errorcode;
}
 8000a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a54:	08000a63 	.word	0x08000a63
 8000a58:	08000a6d 	.word	0x08000a6d
 8000a5c:	08000a95 	.word	0x08000a95

08000a60 <HAL_I2S_TxHalfCpltCallback>:
 8000a60:	4770      	bx	lr

08000a62 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8000a62:	b510      	push	{r4, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8000a64:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000a66:	f7ff fffb 	bl	8000a60 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8000a6a:	bd10      	pop	{r4, pc}

08000a6c <I2S_DMATxCplt>:
  if (hdma->Init.Mode == DMA_NORMAL)
 8000a6c:	69c1      	ldr	r1, [r0, #28]
{
 8000a6e:	b510      	push	{r4, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000a70:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if (hdma->Init.Mode == DMA_NORMAL)
 8000a72:	2900      	cmp	r1, #0
 8000a74:	d109      	bne.n	8000a8a <I2S_DMATxCplt+0x1e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8000a76:	2402      	movs	r4, #2
 8000a78:	6818      	ldr	r0, [r3, #0]
 8000a7a:	6842      	ldr	r2, [r0, #4]
 8000a7c:	43a2      	bics	r2, r4
 8000a7e:	6042      	str	r2, [r0, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8000a80:	001a      	movs	r2, r3
    hi2s->TxXferCount = 0U;
 8000a82:	8459      	strh	r1, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8000a84:	3235      	adds	r2, #53	; 0x35
 8000a86:	3101      	adds	r1, #1
 8000a88:	7011      	strb	r1, [r2, #0]
  HAL_I2S_TxCpltCallback(hi2s);
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f002 fee0 	bl	8003850 <HAL_I2S_TxCpltCallback>
}
 8000a90:	bd10      	pop	{r4, pc}

08000a92 <HAL_I2S_ErrorCallback>:
 8000a92:	4770      	bx	lr

08000a94 <I2S_DMAError>:
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8000a94:	2103      	movs	r1, #3
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000a96:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000a98:	b510      	push	{r4, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8000a9a:	6802      	ldr	r2, [r0, #0]
 8000a9c:	6853      	ldr	r3, [r2, #4]
 8000a9e:	438b      	bics	r3, r1
 8000aa0:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	8443      	strh	r3, [r0, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8000aa6:	8543      	strh	r3, [r0, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	2201      	movs	r2, #1
 8000aac:	3335      	adds	r3, #53	; 0x35
 8000aae:	701a      	strb	r2, [r3, #0]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000ab0:	2308      	movs	r3, #8
 8000ab2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	6383      	str	r3, [r0, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8000ab8:	f7ff ffeb 	bl	8000a92 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8000abc:	bd10      	pop	{r4, pc}
	...

08000ac0 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8000ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ac2:	0004      	movs	r4, r0
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
  {
    return HAL_ERROR;
 8000ac4:	2001      	movs	r0, #1
  if (hlptim == NULL)
 8000ac6:	2c00      	cmp	r4, #0
 8000ac8:	d042      	beq.n	8000b50 <HAL_LPTIM_Init+0x90>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8000aca:	0025      	movs	r5, r4
 8000acc:	352e      	adds	r5, #46	; 0x2e
 8000ace:	782b      	ldrb	r3, [r5, #0]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d105      	bne.n	8000ae2 <HAL_LPTIM_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8000ad6:	0022      	movs	r2, r4
 8000ad8:	322d      	adds	r2, #45	; 0x2d
 8000ada:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8000adc:	0020      	movs	r0, r4
 8000ade:	f002 fc0b 	bl	80032f8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000ae2:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8000ae4:	6826      	ldr	r6, [r4, #0]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000ae6:	6867      	ldr	r7, [r4, #4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000ae8:	702b      	strb	r3, [r5, #0]
  tmpcfgr = hlptim->Instance->CFGR;
 8000aea:	68f3      	ldr	r3, [r6, #12]
 8000aec:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000aee:	2f01      	cmp	r7, #1
 8000af0:	d003      	beq.n	8000afa <HAL_LPTIM_Init+0x3a>
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	0412      	lsls	r2, r2, #16
 8000af6:	4290      	cmp	r0, r2
 8000af8:	d101      	bne.n	8000afe <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8000afa:	221e      	movs	r2, #30
 8000afc:	4393      	bics	r3, r2
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8000afe:	4915      	ldr	r1, [pc, #84]	; (8000b54 <HAL_LPTIM_Init+0x94>)
 8000b00:	6962      	ldr	r2, [r4, #20]
 8000b02:	468c      	mov	ip, r1
 8000b04:	428a      	cmp	r2, r1
 8000b06:	d001      	beq.n	8000b0c <HAL_LPTIM_Init+0x4c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8000b08:	4913      	ldr	r1, [pc, #76]	; (8000b58 <HAL_LPTIM_Init+0x98>)
 8000b0a:	400b      	ands	r3, r1
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8000b0c:	4913      	ldr	r1, [pc, #76]	; (8000b5c <HAL_LPTIM_Init+0x9c>)
 8000b0e:	4019      	ands	r1, r3

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
              hlptim->Init.Clock.Prescaler |
              hlptim->Init.OutputPolarity  |
              hlptim->Init.UpdateMode      |
 8000b10:	003b      	movs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8000b12:	9101      	str	r1, [sp, #4]
              hlptim->Init.UpdateMode      |
 8000b14:	68a1      	ldr	r1, [r4, #8]
 8000b16:	4303      	orrs	r3, r0
 8000b18:	430b      	orrs	r3, r1
 8000b1a:	6a21      	ldr	r1, [r4, #32]
 8000b1c:	430b      	orrs	r3, r1
 8000b1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000b20:	430b      	orrs	r3, r1
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8000b22:	9901      	ldr	r1, [sp, #4]
 8000b24:	430b      	orrs	r3, r1
              hlptim->Init.CounterSource);

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000b26:	2f01      	cmp	r7, #1
 8000b28:	d003      	beq.n	8000b32 <HAL_LPTIM_Init+0x72>
 8000b2a:	2180      	movs	r1, #128	; 0x80
 8000b2c:	0409      	lsls	r1, r1, #16
 8000b2e:	4288      	cmp	r0, r1
 8000b30:	d103      	bne.n	8000b3a <HAL_LPTIM_Init+0x7a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8000b32:	68e1      	ldr	r1, [r4, #12]
 8000b34:	6920      	ldr	r0, [r4, #16]
 8000b36:	4301      	orrs	r1, r0
 8000b38:	430b      	orrs	r3, r1
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8000b3a:	4562      	cmp	r2, ip
 8000b3c:	d004      	beq.n	8000b48 <HAL_LPTIM_Init+0x88>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8000b3e:	69a1      	ldr	r1, [r4, #24]
 8000b40:	430a      	orrs	r2, r1
                hlptim->Init.Trigger.ActiveEdge |
 8000b42:	69e1      	ldr	r1, [r4, #28]
 8000b44:	430a      	orrs	r2, r1
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8000b46:	4313      	orrs	r3, r2
                hlptim->Init.Trigger.SampleTime);
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8000b48:	60f3      	str	r3, [r6, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b4a:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8000b4c:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b4e:	702b      	strb	r3, [r5, #0]
}
 8000b50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	0000ffff 	.word	0x0000ffff
 8000b58:	ffff1f3f 	.word	0xffff1f3f
 8000b5c:	ff19f1f8 	.word	0xff19f1f8

08000b60 <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8000b60:	b530      	push	{r4, r5, lr}
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000b62:	0004      	movs	r4, r0
 8000b64:	2302      	movs	r3, #2
 8000b66:	342e      	adds	r4, #46	; 0x2e
 8000b68:	7023      	strb	r3, [r4, #0]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8000b6a:	6803      	ldr	r3, [r0, #0]
 8000b6c:	4d08      	ldr	r5, [pc, #32]	; (8000b90 <HAL_LPTIM_PWM_Start+0x30>)
 8000b6e:	68d8      	ldr	r0, [r3, #12]
 8000b70:	4028      	ands	r0, r5

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8000b72:	2501      	movs	r5, #1
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8000b74:	60d8      	str	r0, [r3, #12]
  __HAL_LPTIM_ENABLE(hlptim);
 8000b76:	6918      	ldr	r0, [r3, #16]
 8000b78:	4328      	orrs	r0, r5
 8000b7a:	6118      	str	r0, [r3, #16]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8000b7c:	6199      	str	r1, [r3, #24]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8000b7e:	615a      	str	r2, [r3, #20]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8000b80:	2204      	movs	r2, #4
 8000b82:	6919      	ldr	r1, [r3, #16]
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000b84:	2000      	movs	r0, #0
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8000b86:	430a      	orrs	r2, r1
 8000b88:	611a      	str	r2, [r3, #16]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b8a:	7025      	strb	r5, [r4, #0]
}
 8000b8c:	bd30      	pop	{r4, r5, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	ffefffff 	.word	0xffefffff

08000b94 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000b94:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000b96:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000b98:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000b9a:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b9c:	400a      	ands	r2, r1
 8000b9e:	2a08      	cmp	r2, #8
 8000ba0:	d029      	beq.n	8000bf6 <HAL_RCC_GetSysClockFreq+0x62>
 8000ba2:	2a0c      	cmp	r2, #12
 8000ba4:	d009      	beq.n	8000bba <HAL_RCC_GetSysClockFreq+0x26>
 8000ba6:	2a04      	cmp	r2, #4
 8000ba8:	d11d      	bne.n	8000be6 <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000baa:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8000bac:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000bae:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8000bb0:	17c0      	asrs	r0, r0, #31
 8000bb2:	4018      	ands	r0, r3
 8000bb4:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x70>)
 8000bb6:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8000bb8:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8000bba:	028a      	lsls	r2, r1, #10
 8000bbc:	4812      	ldr	r0, [pc, #72]	; (8000c08 <HAL_RCC_GetSysClockFreq+0x74>)
 8000bbe:	0f12      	lsrs	r2, r2, #28
 8000bc0:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000bc2:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bc4:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000bc6:	0f89      	lsrs	r1, r1, #30
 8000bc8:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bca:	03c0      	lsls	r0, r0, #15
 8000bcc:	d504      	bpl.n	8000bd8 <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 8000bce:	480f      	ldr	r0, [pc, #60]	; (8000c0c <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 8000bd0:	4350      	muls	r0, r2
 8000bd2:	f7ff faa3 	bl	800011c <__udivsi3>
 8000bd6:	e7ef      	b.n	8000bb8 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	06db      	lsls	r3, r3, #27
 8000bdc:	d501      	bpl.n	8000be2 <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8000bde:	480c      	ldr	r0, [pc, #48]	; (8000c10 <HAL_RCC_GetSysClockFreq+0x7c>)
 8000be0:	e7f6      	b.n	8000bd0 <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 8000be2:	4808      	ldr	r0, [pc, #32]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x70>)
 8000be4:	e7f4      	b.n	8000bd0 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000be6:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000be8:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000bea:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000bec:	041b      	lsls	r3, r3, #16
 8000bee:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	4098      	lsls	r0, r3
 8000bf4:	e7e0      	b.n	8000bb8 <HAL_RCC_GetSysClockFreq+0x24>
      sysclockfreq = HSE_VALUE;
 8000bf6:	4805      	ldr	r0, [pc, #20]	; (8000c0c <HAL_RCC_GetSysClockFreq+0x78>)
 8000bf8:	e7de      	b.n	8000bb8 <HAL_RCC_GetSysClockFreq+0x24>
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	ff48e500 	.word	0xff48e500
 8000c04:	00f42400 	.word	0x00f42400
 8000c08:	080042f4 	.word	0x080042f4
 8000c0c:	007a1200 	.word	0x007a1200
 8000c10:	003d0900 	.word	0x003d0900

08000c14 <HAL_RCC_OscConfig>:
{
 8000c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c16:	0005      	movs	r5, r0
 8000c18:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8000c1a:	2800      	cmp	r0, #0
 8000c1c:	d102      	bne.n	8000c24 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8000c1e:	2001      	movs	r0, #1
}
 8000c20:	b007      	add	sp, #28
 8000c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c24:	230c      	movs	r3, #12
 8000c26:	4cbe      	ldr	r4, [pc, #760]	; (8000f20 <HAL_RCC_OscConfig+0x30c>)
 8000c28:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c2a:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c2c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	025b      	lsls	r3, r3, #9
 8000c32:	401a      	ands	r2, r3
 8000c34:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c36:	6802      	ldr	r2, [r0, #0]
 8000c38:	07d2      	lsls	r2, r2, #31
 8000c3a:	d441      	bmi.n	8000cc0 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c3c:	682b      	ldr	r3, [r5, #0]
 8000c3e:	079b      	lsls	r3, r3, #30
 8000c40:	d500      	bpl.n	8000c44 <HAL_RCC_OscConfig+0x30>
 8000c42:	e087      	b.n	8000d54 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c44:	682b      	ldr	r3, [r5, #0]
 8000c46:	06db      	lsls	r3, r3, #27
 8000c48:	d528      	bpl.n	8000c9c <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d000      	beq.n	8000c50 <HAL_RCC_OscConfig+0x3c>
 8000c4e:	e0d9      	b.n	8000e04 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	059b      	lsls	r3, r3, #22
 8000c54:	d502      	bpl.n	8000c5c <HAL_RCC_OscConfig+0x48>
 8000c56:	69eb      	ldr	r3, [r5, #28]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d0e0      	beq.n	8000c1e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c5c:	6862      	ldr	r2, [r4, #4]
 8000c5e:	49b1      	ldr	r1, [pc, #708]	; (8000f24 <HAL_RCC_OscConfig+0x310>)
 8000c60:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000c62:	400a      	ands	r2, r1
 8000c64:	431a      	orrs	r2, r3
 8000c66:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c68:	6861      	ldr	r1, [r4, #4]
 8000c6a:	6a2a      	ldr	r2, [r5, #32]
 8000c6c:	0209      	lsls	r1, r1, #8
 8000c6e:	0a09      	lsrs	r1, r1, #8
 8000c70:	0612      	lsls	r2, r2, #24
 8000c72:	430a      	orrs	r2, r1
 8000c74:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000c76:	2280      	movs	r2, #128	; 0x80
 8000c78:	0b5b      	lsrs	r3, r3, #13
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	0212      	lsls	r2, r2, #8
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000c82:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000c84:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000c86:	060a      	lsls	r2, r1, #24
 8000c88:	49a7      	ldr	r1, [pc, #668]	; (8000f28 <HAL_RCC_OscConfig+0x314>)
 8000c8a:	0f12      	lsrs	r2, r2, #28
 8000c8c:	5c8a      	ldrb	r2, [r1, r2]
 8000c8e:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000c90:	4aa6      	ldr	r2, [pc, #664]	; (8000f2c <HAL_RCC_OscConfig+0x318>)
 8000c92:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000c94:	f7ff fbda 	bl	800044c <HAL_InitTick>
        if(status != HAL_OK)
 8000c98:	2800      	cmp	r0, #0
 8000c9a:	d1c1      	bne.n	8000c20 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c9c:	682b      	ldr	r3, [r5, #0]
 8000c9e:	071b      	lsls	r3, r3, #28
 8000ca0:	d500      	bpl.n	8000ca4 <HAL_RCC_OscConfig+0x90>
 8000ca2:	e0e6      	b.n	8000e72 <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ca4:	682b      	ldr	r3, [r5, #0]
 8000ca6:	075b      	lsls	r3, r3, #29
 8000ca8:	d500      	bpl.n	8000cac <HAL_RCC_OscConfig+0x98>
 8000caa:	e108      	b.n	8000ebe <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000cac:	682b      	ldr	r3, [r5, #0]
 8000cae:	069b      	lsls	r3, r3, #26
 8000cb0:	d500      	bpl.n	8000cb4 <HAL_RCC_OscConfig+0xa0>
 8000cb2:	e18d      	b.n	8000fd0 <HAL_RCC_OscConfig+0x3bc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cb4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d000      	beq.n	8000cbc <HAL_RCC_OscConfig+0xa8>
 8000cba:	e1bc      	b.n	8001036 <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	e7af      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cc0:	2e08      	cmp	r6, #8
 8000cc2:	d004      	beq.n	8000cce <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000cc4:	2e0c      	cmp	r6, #12
 8000cc6:	d109      	bne.n	8000cdc <HAL_RCC_OscConfig+0xc8>
 8000cc8:	9a01      	ldr	r2, [sp, #4]
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	d006      	beq.n	8000cdc <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cce:	6823      	ldr	r3, [r4, #0]
 8000cd0:	039b      	lsls	r3, r3, #14
 8000cd2:	d5b3      	bpl.n	8000c3c <HAL_RCC_OscConfig+0x28>
 8000cd4:	686b      	ldr	r3, [r5, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d1b0      	bne.n	8000c3c <HAL_RCC_OscConfig+0x28>
 8000cda:	e7a0      	b.n	8000c1e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cdc:	686a      	ldr	r2, [r5, #4]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d111      	bne.n	8000d06 <HAL_RCC_OscConfig+0xf2>
 8000ce2:	6822      	ldr	r2, [r4, #0]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ce8:	f7ff fbe4 	bl	80004b4 <HAL_GetTick>
 8000cec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	6823      	ldr	r3, [r4, #0]
 8000cf2:	0292      	lsls	r2, r2, #10
 8000cf4:	4213      	tst	r3, r2
 8000cf6:	d1a1      	bne.n	8000c3c <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cf8:	f7ff fbdc 	bl	80004b4 <HAL_GetTick>
 8000cfc:	1bc0      	subs	r0, r0, r7
 8000cfe:	2864      	cmp	r0, #100	; 0x64
 8000d00:	d9f5      	bls.n	8000cee <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 8000d02:	2003      	movs	r0, #3
 8000d04:	e78c      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d06:	21a0      	movs	r1, #160	; 0xa0
 8000d08:	02c9      	lsls	r1, r1, #11
 8000d0a:	428a      	cmp	r2, r1
 8000d0c:	d105      	bne.n	8000d1a <HAL_RCC_OscConfig+0x106>
 8000d0e:	2280      	movs	r2, #128	; 0x80
 8000d10:	6821      	ldr	r1, [r4, #0]
 8000d12:	02d2      	lsls	r2, r2, #11
 8000d14:	430a      	orrs	r2, r1
 8000d16:	6022      	str	r2, [r4, #0]
 8000d18:	e7e3      	b.n	8000ce2 <HAL_RCC_OscConfig+0xce>
 8000d1a:	6821      	ldr	r1, [r4, #0]
 8000d1c:	4884      	ldr	r0, [pc, #528]	; (8000f30 <HAL_RCC_OscConfig+0x31c>)
 8000d1e:	4001      	ands	r1, r0
 8000d20:	6021      	str	r1, [r4, #0]
 8000d22:	6821      	ldr	r1, [r4, #0]
 8000d24:	400b      	ands	r3, r1
 8000d26:	9305      	str	r3, [sp, #20]
 8000d28:	9b05      	ldr	r3, [sp, #20]
 8000d2a:	4982      	ldr	r1, [pc, #520]	; (8000f34 <HAL_RCC_OscConfig+0x320>)
 8000d2c:	6823      	ldr	r3, [r4, #0]
 8000d2e:	400b      	ands	r3, r1
 8000d30:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d32:	2a00      	cmp	r2, #0
 8000d34:	d1d8      	bne.n	8000ce8 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000d36:	f7ff fbbd 	bl	80004b4 <HAL_GetTick>
 8000d3a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d3c:	2280      	movs	r2, #128	; 0x80
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	0292      	lsls	r2, r2, #10
 8000d42:	4213      	tst	r3, r2
 8000d44:	d100      	bne.n	8000d48 <HAL_RCC_OscConfig+0x134>
 8000d46:	e779      	b.n	8000c3c <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d48:	f7ff fbb4 	bl	80004b4 <HAL_GetTick>
 8000d4c:	1bc0      	subs	r0, r0, r7
 8000d4e:	2864      	cmp	r0, #100	; 0x64
 8000d50:	d9f4      	bls.n	8000d3c <HAL_RCC_OscConfig+0x128>
 8000d52:	e7d6      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
    hsi_state = RCC_OscInitStruct->HSIState;
 8000d54:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d56:	2e04      	cmp	r6, #4
 8000d58:	d004      	beq.n	8000d64 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d5a:	2e0c      	cmp	r6, #12
 8000d5c:	d125      	bne.n	8000daa <HAL_RCC_OscConfig+0x196>
 8000d5e:	9b01      	ldr	r3, [sp, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d122      	bne.n	8000daa <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000d64:	6823      	ldr	r3, [r4, #0]
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	d502      	bpl.n	8000d70 <HAL_RCC_OscConfig+0x15c>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d100      	bne.n	8000d70 <HAL_RCC_OscConfig+0x15c>
 8000d6e:	e756      	b.n	8000c1e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d70:	6861      	ldr	r1, [r4, #4]
 8000d72:	692b      	ldr	r3, [r5, #16]
 8000d74:	4870      	ldr	r0, [pc, #448]	; (8000f38 <HAL_RCC_OscConfig+0x324>)
 8000d76:	021b      	lsls	r3, r3, #8
 8000d78:	4001      	ands	r1, r0
 8000d7a:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d7c:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7e:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d80:	6823      	ldr	r3, [r4, #0]
 8000d82:	438b      	bics	r3, r1
 8000d84:	4313      	orrs	r3, r2
 8000d86:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d88:	f7ff ff04 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
 8000d8c:	68e3      	ldr	r3, [r4, #12]
 8000d8e:	4a66      	ldr	r2, [pc, #408]	; (8000f28 <HAL_RCC_OscConfig+0x314>)
 8000d90:	061b      	lsls	r3, r3, #24
 8000d92:	0f1b      	lsrs	r3, r3, #28
 8000d94:	5cd3      	ldrb	r3, [r2, r3]
 8000d96:	40d8      	lsrs	r0, r3
 8000d98:	4b64      	ldr	r3, [pc, #400]	; (8000f2c <HAL_RCC_OscConfig+0x318>)
 8000d9a:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fb55 	bl	800044c <HAL_InitTick>
      if(status != HAL_OK)
 8000da2:	2800      	cmp	r0, #0
 8000da4:	d100      	bne.n	8000da8 <HAL_RCC_OscConfig+0x194>
 8000da6:	e74d      	b.n	8000c44 <HAL_RCC_OscConfig+0x30>
 8000da8:	e73a      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000daa:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8000dac:	2a00      	cmp	r2, #0
 8000dae:	d018      	beq.n	8000de2 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000db0:	2109      	movs	r1, #9
 8000db2:	438b      	bics	r3, r1
 8000db4:	4313      	orrs	r3, r2
 8000db6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000db8:	f7ff fb7c 	bl	80004b4 <HAL_GetTick>
 8000dbc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	4213      	tst	r3, r2
 8000dc4:	d007      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dc6:	6862      	ldr	r2, [r4, #4]
 8000dc8:	692b      	ldr	r3, [r5, #16]
 8000dca:	495b      	ldr	r1, [pc, #364]	; (8000f38 <HAL_RCC_OscConfig+0x324>)
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	400a      	ands	r2, r1
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	6063      	str	r3, [r4, #4]
 8000dd4:	e736      	b.n	8000c44 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fb6d 	bl	80004b4 <HAL_GetTick>
 8000dda:	1bc0      	subs	r0, r0, r7
 8000ddc:	2802      	cmp	r0, #2
 8000dde:	d9ee      	bls.n	8000dbe <HAL_RCC_OscConfig+0x1aa>
 8000de0:	e78f      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8000de2:	2201      	movs	r2, #1
 8000de4:	4393      	bics	r3, r2
 8000de6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000de8:	f7ff fb64 	bl	80004b4 <HAL_GetTick>
 8000dec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000dee:	2204      	movs	r2, #4
 8000df0:	6823      	ldr	r3, [r4, #0]
 8000df2:	4213      	tst	r3, r2
 8000df4:	d100      	bne.n	8000df8 <HAL_RCC_OscConfig+0x1e4>
 8000df6:	e725      	b.n	8000c44 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000df8:	f7ff fb5c 	bl	80004b4 <HAL_GetTick>
 8000dfc:	1bc0      	subs	r0, r0, r7
 8000dfe:	2802      	cmp	r0, #2
 8000e00:	d9f5      	bls.n	8000dee <HAL_RCC_OscConfig+0x1da>
 8000e02:	e77e      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e04:	69eb      	ldr	r3, [r5, #28]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d020      	beq.n	8000e4c <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 8000e0a:	2380      	movs	r3, #128	; 0x80
 8000e0c:	6822      	ldr	r2, [r4, #0]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4313      	orrs	r3, r2
 8000e12:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e14:	f7ff fb4e 	bl	80004b4 <HAL_GetTick>
 8000e18:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e1a:	2280      	movs	r2, #128	; 0x80
 8000e1c:	6823      	ldr	r3, [r4, #0]
 8000e1e:	0092      	lsls	r2, r2, #2
 8000e20:	4213      	tst	r3, r2
 8000e22:	d00d      	beq.n	8000e40 <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e24:	6863      	ldr	r3, [r4, #4]
 8000e26:	4a3f      	ldr	r2, [pc, #252]	; (8000f24 <HAL_RCC_OscConfig+0x310>)
 8000e28:	4013      	ands	r3, r2
 8000e2a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e30:	6862      	ldr	r2, [r4, #4]
 8000e32:	6a2b      	ldr	r3, [r5, #32]
 8000e34:	0212      	lsls	r2, r2, #8
 8000e36:	061b      	lsls	r3, r3, #24
 8000e38:	0a12      	lsrs	r2, r2, #8
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	6063      	str	r3, [r4, #4]
 8000e3e:	e72d      	b.n	8000c9c <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e40:	f7ff fb38 	bl	80004b4 <HAL_GetTick>
 8000e44:	1bc0      	subs	r0, r0, r7
 8000e46:	2802      	cmp	r0, #2
 8000e48:	d9e7      	bls.n	8000e1a <HAL_RCC_OscConfig+0x206>
 8000e4a:	e75a      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8000e4c:	6823      	ldr	r3, [r4, #0]
 8000e4e:	4a3b      	ldr	r2, [pc, #236]	; (8000f3c <HAL_RCC_OscConfig+0x328>)
 8000e50:	4013      	ands	r3, r2
 8000e52:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e54:	f7ff fb2e 	bl	80004b4 <HAL_GetTick>
 8000e58:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000e5a:	2280      	movs	r2, #128	; 0x80
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	0092      	lsls	r2, r2, #2
 8000e60:	4213      	tst	r3, r2
 8000e62:	d100      	bne.n	8000e66 <HAL_RCC_OscConfig+0x252>
 8000e64:	e71a      	b.n	8000c9c <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e66:	f7ff fb25 	bl	80004b4 <HAL_GetTick>
 8000e6a:	1bc0      	subs	r0, r0, r7
 8000e6c:	2802      	cmp	r0, #2
 8000e6e:	d9f4      	bls.n	8000e5a <HAL_RCC_OscConfig+0x246>
 8000e70:	e747      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e72:	696a      	ldr	r2, [r5, #20]
 8000e74:	2301      	movs	r3, #1
 8000e76:	2a00      	cmp	r2, #0
 8000e78:	d010      	beq.n	8000e9c <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8000e7a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000e80:	f7ff fb18 	bl	80004b4 <HAL_GetTick>
 8000e84:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000e86:	2202      	movs	r2, #2
 8000e88:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000e8a:	4213      	tst	r3, r2
 8000e8c:	d000      	beq.n	8000e90 <HAL_RCC_OscConfig+0x27c>
 8000e8e:	e709      	b.n	8000ca4 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e90:	f7ff fb10 	bl	80004b4 <HAL_GetTick>
 8000e94:	1bc0      	subs	r0, r0, r7
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9f5      	bls.n	8000e86 <HAL_RCC_OscConfig+0x272>
 8000e9a:	e732      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 8000e9c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000e9e:	439a      	bics	r2, r3
 8000ea0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000ea2:	f7ff fb07 	bl	80004b4 <HAL_GetTick>
 8000ea6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000eac:	4213      	tst	r3, r2
 8000eae:	d100      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x29e>
 8000eb0:	e6f8      	b.n	8000ca4 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eb2:	f7ff faff 	bl	80004b4 <HAL_GetTick>
 8000eb6:	1bc0      	subs	r0, r0, r7
 8000eb8:	2802      	cmp	r0, #2
 8000eba:	d9f5      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x294>
 8000ebc:	e721      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ebe:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ec0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ec2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ec4:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8000ec6:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ec8:	421a      	tst	r2, r3
 8000eca:	d104      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ecc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	4f19      	ldr	r7, [pc, #100]	; (8000f40 <HAL_RCC_OscConfig+0x32c>)
 8000eda:	0052      	lsls	r2, r2, #1
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	4213      	tst	r3, r2
 8000ee0:	d008      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ee2:	2280      	movs	r2, #128	; 0x80
 8000ee4:	68ab      	ldr	r3, [r5, #8]
 8000ee6:	0052      	lsls	r2, r2, #1
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d12b      	bne.n	8000f44 <HAL_RCC_OscConfig+0x330>
 8000eec:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	6523      	str	r3, [r4, #80]	; 0x50
 8000ef2:	e04c      	b.n	8000f8e <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ef4:	2280      	movs	r2, #128	; 0x80
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	0052      	lsls	r2, r2, #1
 8000efa:	4313      	orrs	r3, r2
 8000efc:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000efe:	f7ff fad9 	bl	80004b4 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8000f06:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f08:	9303      	str	r3, [sp, #12]
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	9a03      	ldr	r2, [sp, #12]
 8000f0e:	4213      	tst	r3, r2
 8000f10:	d1e7      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f12:	f7ff facf 	bl	80004b4 <HAL_GetTick>
 8000f16:	9b02      	ldr	r3, [sp, #8]
 8000f18:	1ac0      	subs	r0, r0, r3
 8000f1a:	2864      	cmp	r0, #100	; 0x64
 8000f1c:	d9f5      	bls.n	8000f0a <HAL_RCC_OscConfig+0x2f6>
 8000f1e:	e6f0      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
 8000f20:	40021000 	.word	0x40021000
 8000f24:	ffff1fff 	.word	0xffff1fff
 8000f28:	080042dc 	.word	0x080042dc
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	fffeffff 	.word	0xfffeffff
 8000f34:	fffbffff 	.word	0xfffbffff
 8000f38:	ffffe0ff 	.word	0xffffe0ff
 8000f3c:	fffffeff 	.word	0xfffffeff
 8000f40:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d116      	bne.n	8000f76 <HAL_RCC_OscConfig+0x362>
 8000f48:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f4a:	4a6c      	ldr	r2, [pc, #432]	; (80010fc <HAL_RCC_OscConfig+0x4e8>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	6523      	str	r3, [r4, #80]	; 0x50
 8000f50:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f52:	4a6b      	ldr	r2, [pc, #428]	; (8001100 <HAL_RCC_OscConfig+0x4ec>)
 8000f54:	4013      	ands	r3, r2
 8000f56:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000f58:	f7ff faac 	bl	80004b4 <HAL_GetTick>
 8000f5c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f62:	0092      	lsls	r2, r2, #2
 8000f64:	4213      	tst	r3, r2
 8000f66:	d02a      	beq.n	8000fbe <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f68:	f7ff faa4 	bl	80004b4 <HAL_GetTick>
 8000f6c:	4b65      	ldr	r3, [pc, #404]	; (8001104 <HAL_RCC_OscConfig+0x4f0>)
 8000f6e:	1bc0      	subs	r0, r0, r7
 8000f70:	4298      	cmp	r0, r3
 8000f72:	d9f4      	bls.n	8000f5e <HAL_RCC_OscConfig+0x34a>
 8000f74:	e6c5      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f76:	21a0      	movs	r1, #160	; 0xa0
 8000f78:	00c9      	lsls	r1, r1, #3
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d10b      	bne.n	8000f96 <HAL_RCC_OscConfig+0x382>
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	430b      	orrs	r3, r1
 8000f86:	6523      	str	r3, [r4, #80]	; 0x50
 8000f88:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fa91 	bl	80004b4 <HAL_GetTick>
 8000f92:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000f94:	e00e      	b.n	8000fb4 <HAL_RCC_OscConfig+0x3a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f96:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f98:	4a58      	ldr	r2, [pc, #352]	; (80010fc <HAL_RCC_OscConfig+0x4e8>)
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	6523      	str	r3, [r4, #80]	; 0x50
 8000f9e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000fa0:	4a57      	ldr	r2, [pc, #348]	; (8001100 <HAL_RCC_OscConfig+0x4ec>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	e7a4      	b.n	8000ef0 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fa85 	bl	80004b4 <HAL_GetTick>
 8000faa:	4b56      	ldr	r3, [pc, #344]	; (8001104 <HAL_RCC_OscConfig+0x4f0>)
 8000fac:	1bc0      	subs	r0, r0, r7
 8000fae:	4298      	cmp	r0, r3
 8000fb0:	d900      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x3a0>
 8000fb2:	e6a6      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000fb4:	2280      	movs	r2, #128	; 0x80
 8000fb6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000fb8:	0092      	lsls	r2, r2, #2
 8000fba:	4213      	tst	r3, r2
 8000fbc:	d0f3      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 8000fbe:	9b01      	ldr	r3, [sp, #4]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d000      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x3b2>
 8000fc4:	e672      	b.n	8000cac <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000fc8:	4a4f      	ldr	r2, [pc, #316]	; (8001108 <HAL_RCC_OscConfig+0x4f4>)
 8000fca:	4013      	ands	r3, r2
 8000fcc:	63a3      	str	r3, [r4, #56]	; 0x38
 8000fce:	e66d      	b.n	8000cac <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fd0:	69a9      	ldr	r1, [r5, #24]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	4a4d      	ldr	r2, [pc, #308]	; (800110c <HAL_RCC_OscConfig+0x4f8>)
 8000fd6:	2900      	cmp	r1, #0
 8000fd8:	d018      	beq.n	800100c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_HSI48_ENABLE();
 8000fda:	68a1      	ldr	r1, [r4, #8]
 8000fdc:	4319      	orrs	r1, r3
 8000fde:	60a1      	str	r1, [r4, #8]
 8000fe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000fe2:	430b      	orrs	r3, r1
 8000fe4:	6363      	str	r3, [r4, #52]	; 0x34
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	6a11      	ldr	r1, [r2, #32]
 8000fea:	019b      	lsls	r3, r3, #6
 8000fec:	430b      	orrs	r3, r1
 8000fee:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000ff0:	f7ff fa60 	bl	80004b4 <HAL_GetTick>
 8000ff4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	68a3      	ldr	r3, [r4, #8]
 8000ffa:	4213      	tst	r3, r2
 8000ffc:	d000      	beq.n	8001000 <HAL_RCC_OscConfig+0x3ec>
 8000ffe:	e659      	b.n	8000cb4 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001000:	f7ff fa58 	bl	80004b4 <HAL_GetTick>
 8001004:	1bc0      	subs	r0, r0, r7
 8001006:	2802      	cmp	r0, #2
 8001008:	d9f5      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x3e2>
 800100a:	e67a      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 800100c:	68a1      	ldr	r1, [r4, #8]
 800100e:	4399      	bics	r1, r3
 8001010:	60a1      	str	r1, [r4, #8]
 8001012:	6a13      	ldr	r3, [r2, #32]
 8001014:	493e      	ldr	r1, [pc, #248]	; (8001110 <HAL_RCC_OscConfig+0x4fc>)
 8001016:	400b      	ands	r3, r1
 8001018:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800101a:	f7ff fa4b 	bl	80004b4 <HAL_GetTick>
 800101e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001020:	2202      	movs	r2, #2
 8001022:	68a3      	ldr	r3, [r4, #8]
 8001024:	4213      	tst	r3, r2
 8001026:	d100      	bne.n	800102a <HAL_RCC_OscConfig+0x416>
 8001028:	e644      	b.n	8000cb4 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800102a:	f7ff fa43 	bl	80004b4 <HAL_GetTick>
 800102e:	1bc0      	subs	r0, r0, r7
 8001030:	2802      	cmp	r0, #2
 8001032:	d9f5      	bls.n	8001020 <HAL_RCC_OscConfig+0x40c>
 8001034:	e665      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001036:	2e0c      	cmp	r6, #12
 8001038:	d043      	beq.n	80010c2 <HAL_RCC_OscConfig+0x4ae>
 800103a:	4a36      	ldr	r2, [pc, #216]	; (8001114 <HAL_RCC_OscConfig+0x500>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800103c:	2b02      	cmp	r3, #2
 800103e:	d12e      	bne.n	800109e <HAL_RCC_OscConfig+0x48a>
        __HAL_RCC_PLL_DISABLE();
 8001040:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001042:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001044:	4013      	ands	r3, r2
 8001046:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001048:	f7ff fa34 	bl	80004b4 <HAL_GetTick>
 800104c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800104e:	04b6      	lsls	r6, r6, #18
 8001050:	6823      	ldr	r3, [r4, #0]
 8001052:	4233      	tst	r3, r6
 8001054:	d11d      	bne.n	8001092 <HAL_RCC_OscConfig+0x47e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001056:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001058:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800105a:	68e2      	ldr	r2, [r4, #12]
 800105c:	430b      	orrs	r3, r1
 800105e:	492e      	ldr	r1, [pc, #184]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8001060:	400a      	ands	r2, r1
 8001062:	4313      	orrs	r3, r2
 8001064:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001066:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001068:	4313      	orrs	r3, r2
 800106a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	6822      	ldr	r2, [r4, #0]
 8001070:	045b      	lsls	r3, r3, #17
 8001072:	4313      	orrs	r3, r2
 8001074:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001076:	f7ff fa1d 	bl	80004b4 <HAL_GetTick>
 800107a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800107c:	04ad      	lsls	r5, r5, #18
 800107e:	6823      	ldr	r3, [r4, #0]
 8001080:	422b      	tst	r3, r5
 8001082:	d000      	beq.n	8001086 <HAL_RCC_OscConfig+0x472>
 8001084:	e61a      	b.n	8000cbc <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001086:	f7ff fa15 	bl	80004b4 <HAL_GetTick>
 800108a:	1b80      	subs	r0, r0, r6
 800108c:	2802      	cmp	r0, #2
 800108e:	d9f6      	bls.n	800107e <HAL_RCC_OscConfig+0x46a>
 8001090:	e637      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001092:	f7ff fa0f 	bl	80004b4 <HAL_GetTick>
 8001096:	1bc0      	subs	r0, r0, r7
 8001098:	2802      	cmp	r0, #2
 800109a:	d9d9      	bls.n	8001050 <HAL_RCC_OscConfig+0x43c>
 800109c:	e631      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 800109e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80010a0:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80010a2:	4013      	ands	r3, r2
 80010a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010a6:	f7ff fa05 	bl	80004b4 <HAL_GetTick>
 80010aa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80010ac:	04ad      	lsls	r5, r5, #18
 80010ae:	6823      	ldr	r3, [r4, #0]
 80010b0:	422b      	tst	r3, r5
 80010b2:	d100      	bne.n	80010b6 <HAL_RCC_OscConfig+0x4a2>
 80010b4:	e602      	b.n	8000cbc <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010b6:	f7ff f9fd 	bl	80004b4 <HAL_GetTick>
 80010ba:	1b80      	subs	r0, r0, r6
 80010bc:	2802      	cmp	r0, #2
 80010be:	d9f6      	bls.n	80010ae <HAL_RCC_OscConfig+0x49a>
 80010c0:	e61f      	b.n	8000d02 <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 80010c2:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d100      	bne.n	80010ca <HAL_RCC_OscConfig+0x4b6>
 80010c8:	e5aa      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ca:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80010cc:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ce:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80010d0:	0252      	lsls	r2, r2, #9
 80010d2:	401a      	ands	r2, r3
        return HAL_ERROR;
 80010d4:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d6:	428a      	cmp	r2, r1
 80010d8:	d000      	beq.n	80010dc <HAL_RCC_OscConfig+0x4c8>
 80010da:	e5a1      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010dc:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010de:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010e0:	0392      	lsls	r2, r2, #14
 80010e2:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010e4:	428a      	cmp	r2, r1
 80010e6:	d000      	beq.n	80010ea <HAL_RCC_OscConfig+0x4d6>
 80010e8:	e59a      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80010ea:	20c0      	movs	r0, #192	; 0xc0
 80010ec:	0400      	lsls	r0, r0, #16
 80010ee:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010f0:	6b68      	ldr	r0, [r5, #52]	; 0x34
 80010f2:	1a18      	subs	r0, r3, r0
 80010f4:	1e43      	subs	r3, r0, #1
 80010f6:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 80010f8:	b2c0      	uxtb	r0, r0
 80010fa:	e591      	b.n	8000c20 <HAL_RCC_OscConfig+0xc>
 80010fc:	fffffeff 	.word	0xfffffeff
 8001100:	fffffbff 	.word	0xfffffbff
 8001104:	00001388 	.word	0x00001388
 8001108:	efffffff 	.word	0xefffffff
 800110c:	40010000 	.word	0x40010000
 8001110:	ffffdfff 	.word	0xffffdfff
 8001114:	feffffff 	.word	0xfeffffff
 8001118:	ff02ffff 	.word	0xff02ffff

0800111c <HAL_RCC_ClockConfig>:
{
 800111c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800111e:	1e06      	subs	r6, r0, #0
 8001120:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8001122:	d101      	bne.n	8001128 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8001124:	2001      	movs	r0, #1
}
 8001126:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001128:	2201      	movs	r2, #1
 800112a:	4c51      	ldr	r4, [pc, #324]	; (8001270 <HAL_RCC_ClockConfig+0x154>)
 800112c:	9901      	ldr	r1, [sp, #4]
 800112e:	6823      	ldr	r3, [r4, #0]
 8001130:	4013      	ands	r3, r2
 8001132:	428b      	cmp	r3, r1
 8001134:	d327      	bcc.n	8001186 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001136:	6832      	ldr	r2, [r6, #0]
 8001138:	0793      	lsls	r3, r2, #30
 800113a:	d42f      	bmi.n	800119c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800113c:	07d3      	lsls	r3, r2, #31
 800113e:	d435      	bmi.n	80011ac <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001140:	2301      	movs	r3, #1
 8001142:	6822      	ldr	r2, [r4, #0]
 8001144:	9901      	ldr	r1, [sp, #4]
 8001146:	401a      	ands	r2, r3
 8001148:	428a      	cmp	r2, r1
 800114a:	d900      	bls.n	800114e <HAL_RCC_ClockConfig+0x32>
 800114c:	e081      	b.n	8001252 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800114e:	6832      	ldr	r2, [r6, #0]
 8001150:	4c48      	ldr	r4, [pc, #288]	; (8001274 <HAL_RCC_ClockConfig+0x158>)
 8001152:	0753      	lsls	r3, r2, #29
 8001154:	d500      	bpl.n	8001158 <HAL_RCC_ClockConfig+0x3c>
 8001156:	e084      	b.n	8001262 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001158:	0713      	lsls	r3, r2, #28
 800115a:	d506      	bpl.n	800116a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800115c:	68e2      	ldr	r2, [r4, #12]
 800115e:	6933      	ldr	r3, [r6, #16]
 8001160:	4945      	ldr	r1, [pc, #276]	; (8001278 <HAL_RCC_ClockConfig+0x15c>)
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	400a      	ands	r2, r1
 8001166:	4313      	orrs	r3, r2
 8001168:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800116a:	f7ff fd13 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
 800116e:	68e3      	ldr	r3, [r4, #12]
 8001170:	4a42      	ldr	r2, [pc, #264]	; (800127c <HAL_RCC_ClockConfig+0x160>)
 8001172:	061b      	lsls	r3, r3, #24
 8001174:	0f1b      	lsrs	r3, r3, #28
 8001176:	5cd3      	ldrb	r3, [r2, r3]
 8001178:	40d8      	lsrs	r0, r3
 800117a:	4b41      	ldr	r3, [pc, #260]	; (8001280 <HAL_RCC_ClockConfig+0x164>)
 800117c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 800117e:	2000      	movs	r0, #0
 8001180:	f7ff f964 	bl	800044c <HAL_InitTick>
 8001184:	e7cf      	b.n	8001126 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001186:	6823      	ldr	r3, [r4, #0]
 8001188:	9901      	ldr	r1, [sp, #4]
 800118a:	4393      	bics	r3, r2
 800118c:	430b      	orrs	r3, r1
 800118e:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001190:	6823      	ldr	r3, [r4, #0]
 8001192:	4013      	ands	r3, r2
 8001194:	9a01      	ldr	r2, [sp, #4]
 8001196:	4293      	cmp	r3, r2
 8001198:	d1c4      	bne.n	8001124 <HAL_RCC_ClockConfig+0x8>
 800119a:	e7cc      	b.n	8001136 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800119c:	20f0      	movs	r0, #240	; 0xf0
 800119e:	4935      	ldr	r1, [pc, #212]	; (8001274 <HAL_RCC_ClockConfig+0x158>)
 80011a0:	68cb      	ldr	r3, [r1, #12]
 80011a2:	4383      	bics	r3, r0
 80011a4:	68b0      	ldr	r0, [r6, #8]
 80011a6:	4303      	orrs	r3, r0
 80011a8:	60cb      	str	r3, [r1, #12]
 80011aa:	e7c7      	b.n	800113c <HAL_RCC_ClockConfig+0x20>
 80011ac:	4d31      	ldr	r5, [pc, #196]	; (8001274 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ae:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011b0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011b2:	2a02      	cmp	r2, #2
 80011b4:	d119      	bne.n	80011ea <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011b6:	039b      	lsls	r3, r3, #14
 80011b8:	d5b4      	bpl.n	8001124 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ba:	2103      	movs	r1, #3
 80011bc:	68eb      	ldr	r3, [r5, #12]
 80011be:	438b      	bics	r3, r1
 80011c0:	4313      	orrs	r3, r2
 80011c2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80011c4:	f7ff f976 	bl	80004b4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011c8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80011ca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d119      	bne.n	8001204 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011d0:	220c      	movs	r2, #12
 80011d2:	68eb      	ldr	r3, [r5, #12]
 80011d4:	4013      	ands	r3, r2
 80011d6:	2b08      	cmp	r3, #8
 80011d8:	d0b2      	beq.n	8001140 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011da:	f7ff f96b 	bl	80004b4 <HAL_GetTick>
 80011de:	4b29      	ldr	r3, [pc, #164]	; (8001284 <HAL_RCC_ClockConfig+0x168>)
 80011e0:	1bc0      	subs	r0, r0, r7
 80011e2:	4298      	cmp	r0, r3
 80011e4:	d9f4      	bls.n	80011d0 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 80011e6:	2003      	movs	r0, #3
 80011e8:	e79d      	b.n	8001126 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011ea:	2a03      	cmp	r2, #3
 80011ec:	d102      	bne.n	80011f4 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80011ee:	019b      	lsls	r3, r3, #6
 80011f0:	d4e3      	bmi.n	80011ba <HAL_RCC_ClockConfig+0x9e>
 80011f2:	e797      	b.n	8001124 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80011f4:	2a01      	cmp	r2, #1
 80011f6:	d102      	bne.n	80011fe <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011f8:	075b      	lsls	r3, r3, #29
 80011fa:	d4de      	bmi.n	80011ba <HAL_RCC_ClockConfig+0x9e>
 80011fc:	e792      	b.n	8001124 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80011fe:	059b      	lsls	r3, r3, #22
 8001200:	d4db      	bmi.n	80011ba <HAL_RCC_ClockConfig+0x9e>
 8001202:	e78f      	b.n	8001124 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001204:	2b03      	cmp	r3, #3
 8001206:	d10b      	bne.n	8001220 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001208:	220c      	movs	r2, #12
 800120a:	68eb      	ldr	r3, [r5, #12]
 800120c:	4013      	ands	r3, r2
 800120e:	4293      	cmp	r3, r2
 8001210:	d096      	beq.n	8001140 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001212:	f7ff f94f 	bl	80004b4 <HAL_GetTick>
 8001216:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <HAL_RCC_ClockConfig+0x168>)
 8001218:	1bc0      	subs	r0, r0, r7
 800121a:	4298      	cmp	r0, r3
 800121c:	d9f4      	bls.n	8001208 <HAL_RCC_ClockConfig+0xec>
 800121e:	e7e2      	b.n	80011e6 <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001220:	2b01      	cmp	r3, #1
 8001222:	d010      	beq.n	8001246 <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001224:	220c      	movs	r2, #12
 8001226:	68eb      	ldr	r3, [r5, #12]
 8001228:	4213      	tst	r3, r2
 800122a:	d089      	beq.n	8001140 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122c:	f7ff f942 	bl	80004b4 <HAL_GetTick>
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <HAL_RCC_ClockConfig+0x168>)
 8001232:	1bc0      	subs	r0, r0, r7
 8001234:	4298      	cmp	r0, r3
 8001236:	d9f5      	bls.n	8001224 <HAL_RCC_ClockConfig+0x108>
 8001238:	e7d5      	b.n	80011e6 <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800123a:	f7ff f93b 	bl	80004b4 <HAL_GetTick>
 800123e:	4b11      	ldr	r3, [pc, #68]	; (8001284 <HAL_RCC_ClockConfig+0x168>)
 8001240:	1bc0      	subs	r0, r0, r7
 8001242:	4298      	cmp	r0, r3
 8001244:	d8cf      	bhi.n	80011e6 <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001246:	220c      	movs	r2, #12
 8001248:	68eb      	ldr	r3, [r5, #12]
 800124a:	4013      	ands	r3, r2
 800124c:	2b04      	cmp	r3, #4
 800124e:	d1f4      	bne.n	800123a <HAL_RCC_ClockConfig+0x11e>
 8001250:	e776      	b.n	8001140 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001252:	6822      	ldr	r2, [r4, #0]
 8001254:	439a      	bics	r2, r3
 8001256:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001258:	6822      	ldr	r2, [r4, #0]
 800125a:	421a      	tst	r2, r3
 800125c:	d100      	bne.n	8001260 <HAL_RCC_ClockConfig+0x144>
 800125e:	e776      	b.n	800114e <HAL_RCC_ClockConfig+0x32>
 8001260:	e760      	b.n	8001124 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001262:	68e3      	ldr	r3, [r4, #12]
 8001264:	4908      	ldr	r1, [pc, #32]	; (8001288 <HAL_RCC_ClockConfig+0x16c>)
 8001266:	400b      	ands	r3, r1
 8001268:	68f1      	ldr	r1, [r6, #12]
 800126a:	430b      	orrs	r3, r1
 800126c:	60e3      	str	r3, [r4, #12]
 800126e:	e773      	b.n	8001158 <HAL_RCC_ClockConfig+0x3c>
 8001270:	40022000 	.word	0x40022000
 8001274:	40021000 	.word	0x40021000
 8001278:	ffffc7ff 	.word	0xffffc7ff
 800127c:	080042dc 	.word	0x080042dc
 8001280:	20000000 	.word	0x20000000
 8001284:	00001388 	.word	0x00001388
 8001288:	fffff8ff 	.word	0xfffff8ff

0800128c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800128c:	4b01      	ldr	r3, [pc, #4]	; (8001294 <HAL_RCC_GetHCLKFreq+0x8>)
 800128e:	6818      	ldr	r0, [r3, #0]
}
 8001290:	4770      	bx	lr
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	20000000 	.word	0x20000000

08001298 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001298:	4b04      	ldr	r3, [pc, #16]	; (80012ac <HAL_RCC_GetPCLK1Freq+0x14>)
 800129a:	4a05      	ldr	r2, [pc, #20]	; (80012b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	055b      	lsls	r3, r3, #21
 80012a0:	0f5b      	lsrs	r3, r3, #29
 80012a2:	5cd3      	ldrb	r3, [r2, r3]
 80012a4:	4a03      	ldr	r2, [pc, #12]	; (80012b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012a6:	6810      	ldr	r0, [r2, #0]
 80012a8:	40d8      	lsrs	r0, r3
}
 80012aa:	4770      	bx	lr
 80012ac:	40021000 	.word	0x40021000
 80012b0:	080042ec 	.word	0x080042ec
 80012b4:	20000000 	.word	0x20000000

080012b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <HAL_RCC_GetPCLK2Freq+0x14>)
 80012ba:	4a05      	ldr	r2, [pc, #20]	; (80012d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	049b      	lsls	r3, r3, #18
 80012c0:	0f5b      	lsrs	r3, r3, #29
 80012c2:	5cd3      	ldrb	r3, [r2, r3]
 80012c4:	4a03      	ldr	r2, [pc, #12]	; (80012d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80012c6:	6810      	ldr	r0, [r2, #0]
 80012c8:	40d8      	lsrs	r0, r3
}
 80012ca:	4770      	bx	lr
 80012cc:	40021000 	.word	0x40021000
 80012d0:	080042ec 	.word	0x080042ec
 80012d4:	20000000 	.word	0x20000000

080012d8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80012d8:	6803      	ldr	r3, [r0, #0]
{
 80012da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012dc:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80012de:	069b      	lsls	r3, r3, #26
 80012e0:	d53b      	bpl.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x82>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e2:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80012e4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e6:	4c59      	ldr	r4, [pc, #356]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80012e8:	055b      	lsls	r3, r3, #21
 80012ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 80012ec:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ee:	421a      	tst	r2, r3
 80012f0:	d104      	bne.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80012f4:	4313      	orrs	r3, r2
 80012f6:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80012f8:	2301      	movs	r3, #1
 80012fa:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fc:	2780      	movs	r7, #128	; 0x80
 80012fe:	4e54      	ldr	r6, [pc, #336]	; (8001450 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001300:	007f      	lsls	r7, r7, #1
 8001302:	6833      	ldr	r3, [r6, #0]
 8001304:	423b      	tst	r3, r7
 8001306:	d061      	beq.n	80013cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001308:	6868      	ldr	r0, [r5, #4]
 800130a:	23c0      	movs	r3, #192	; 0xc0
 800130c:	26c0      	movs	r6, #192	; 0xc0
 800130e:	0001      	movs	r1, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001310:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001312:	03b6      	lsls	r6, r6, #14
 8001314:	029b      	lsls	r3, r3, #10
 8001316:	4030      	ands	r0, r6
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001318:	4032      	ands	r2, r6
 800131a:	4019      	ands	r1, r3
 800131c:	001e      	movs	r6, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800131e:	4290      	cmp	r0, r2
 8001320:	d165      	bne.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0x116>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001322:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001324:	4033      	ands	r3, r6

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001326:	d16a      	bne.n	80013fe <HAL_RCCEx_PeriphCLKConfig+0x126>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001328:	6869      	ldr	r1, [r5, #4]
 800132a:	23c0      	movs	r3, #192	; 0xc0
 800132c:	000a      	movs	r2, r1
 800132e:	029b      	lsls	r3, r3, #10
 8001330:	401a      	ands	r2, r3
 8001332:	429a      	cmp	r2, r3
 8001334:	d107      	bne.n	8001346 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8001336:	6823      	ldr	r3, [r4, #0]
 8001338:	4846      	ldr	r0, [pc, #280]	; (8001454 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 800133a:	4003      	ands	r3, r0
 800133c:	20c0      	movs	r0, #192	; 0xc0
 800133e:	0380      	lsls	r0, r0, #14
 8001340:	4001      	ands	r1, r0
 8001342:	430b      	orrs	r3, r1
 8001344:	6023      	str	r3, [r4, #0]
 8001346:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001348:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800134a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800134c:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800134e:	2b01      	cmp	r3, #1
 8001350:	d103      	bne.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001352:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001354:	4a40      	ldr	r2, [pc, #256]	; (8001458 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8001356:	4013      	ands	r3, r2
 8001358:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800135a:	682b      	ldr	r3, [r5, #0]
 800135c:	07da      	lsls	r2, r3, #31
 800135e:	d506      	bpl.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001360:	2003      	movs	r0, #3
 8001362:	493a      	ldr	r1, [pc, #232]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8001364:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001366:	4382      	bics	r2, r0
 8001368:	68a8      	ldr	r0, [r5, #8]
 800136a:	4302      	orrs	r2, r0
 800136c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800136e:	079a      	lsls	r2, r3, #30
 8001370:	d506      	bpl.n	8001380 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001372:	200c      	movs	r0, #12
 8001374:	4935      	ldr	r1, [pc, #212]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8001376:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001378:	4382      	bics	r2, r0
 800137a:	68e8      	ldr	r0, [r5, #12]
 800137c:	4302      	orrs	r2, r0
 800137e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001380:	075a      	lsls	r2, r3, #29
 8001382:	d506      	bpl.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0xba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001384:	4931      	ldr	r1, [pc, #196]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8001386:	4835      	ldr	r0, [pc, #212]	; (800145c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001388:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800138a:	4002      	ands	r2, r0
 800138c:	6928      	ldr	r0, [r5, #16]
 800138e:	4302      	orrs	r2, r0
 8001390:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001392:	071a      	lsls	r2, r3, #28
 8001394:	d506      	bpl.n	80013a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001396:	492d      	ldr	r1, [pc, #180]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8001398:	4831      	ldr	r0, [pc, #196]	; (8001460 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800139a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800139c:	4002      	ands	r2, r0
 800139e:	6968      	ldr	r0, [r5, #20]
 80013a0:	4302      	orrs	r2, r0
 80013a2:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80013a4:	065a      	lsls	r2, r3, #25
 80013a6:	d506      	bpl.n	80013b6 <HAL_RCCEx_PeriphCLKConfig+0xde>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80013a8:	4928      	ldr	r1, [pc, #160]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80013aa:	482e      	ldr	r0, [pc, #184]	; (8001464 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80013ac:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80013ae:	4002      	ands	r2, r0
 80013b0:	69e8      	ldr	r0, [r5, #28]
 80013b2:	4302      	orrs	r2, r0
 80013b4:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80013b6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80013b8:	061b      	lsls	r3, r3, #24
 80013ba:	d517      	bpl.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80013bc:	4a23      	ldr	r2, [pc, #140]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80013be:	492a      	ldr	r1, [pc, #168]	; (8001468 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80013c0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80013c2:	400b      	ands	r3, r1
 80013c4:	69a9      	ldr	r1, [r5, #24]
 80013c6:	430b      	orrs	r3, r1
 80013c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ca:	e00f      	b.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0x114>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013cc:	6833      	ldr	r3, [r6, #0]
 80013ce:	433b      	orrs	r3, r7
 80013d0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80013d2:	f7ff f86f 	bl	80004b4 <HAL_GetTick>
 80013d6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d8:	6833      	ldr	r3, [r6, #0]
 80013da:	423b      	tst	r3, r7
 80013dc:	d194      	bne.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013de:	f7ff f869 	bl	80004b4 <HAL_GetTick>
 80013e2:	9b01      	ldr	r3, [sp, #4]
 80013e4:	1ac0      	subs	r0, r0, r3
 80013e6:	2864      	cmp	r0, #100	; 0x64
 80013e8:	d9f6      	bls.n	80013d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
          return HAL_TIMEOUT;
 80013ea:	2003      	movs	r0, #3
}
 80013ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80013ee:	4299      	cmp	r1, r3
 80013f0:	d197      	bne.n	8001322 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80013f2:	6823      	ldr	r3, [r4, #0]
          return HAL_ERROR;
 80013f4:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80013f6:	039b      	lsls	r3, r3, #14
 80013f8:	d400      	bmi.n	80013fc <HAL_RCCEx_PeriphCLKConfig+0x124>
 80013fa:	e792      	b.n	8001322 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80013fc:	e7f6      	b.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0x114>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80013fe:	428b      	cmp	r3, r1
 8001400:	d100      	bne.n	8001404 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8001402:	e791      	b.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x50>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001404:	682b      	ldr	r3, [r5, #0]
 8001406:	069b      	lsls	r3, r3, #26
 8001408:	d400      	bmi.n	800140c <HAL_RCCEx_PeriphCLKConfig+0x134>
 800140a:	e78d      	b.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_BACKUPRESET_FORCE();
 800140c:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800140e:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8001410:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001412:	0312      	lsls	r2, r2, #12
 8001414:	4302      	orrs	r2, r0
 8001416:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001418:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800141a:	4b14      	ldr	r3, [pc, #80]	; (800146c <HAL_RCCEx_PeriphCLKConfig+0x194>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800141c:	4814      	ldr	r0, [pc, #80]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x198>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800141e:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001420:	4002      	ands	r2, r0
 8001422:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8001424:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001426:	05cb      	lsls	r3, r1, #23
 8001428:	d400      	bmi.n	800142c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800142a:	e77d      	b.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x50>
        tickstart = HAL_GetTick();
 800142c:	f7ff f842 	bl	80004b4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001430:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001432:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001434:	00bf      	lsls	r7, r7, #2
 8001436:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001438:	423b      	tst	r3, r7
 800143a:	d000      	beq.n	800143e <HAL_RCCEx_PeriphCLKConfig+0x166>
 800143c:	e774      	b.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x50>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800143e:	f7ff f839 	bl	80004b4 <HAL_GetTick>
 8001442:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8001444:	1b80      	subs	r0, r0, r6
 8001446:	4298      	cmp	r0, r3
 8001448:	d9f5      	bls.n	8001436 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800144a:	e7ce      	b.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x112>
 800144c:	40021000 	.word	0x40021000
 8001450:	40007000 	.word	0x40007000
 8001454:	ffcfffff 	.word	0xffcfffff
 8001458:	efffffff 	.word	0xefffffff
 800145c:	fffff3ff 	.word	0xfffff3ff
 8001460:	ffffcfff 	.word	0xffffcfff
 8001464:	fbffffff 	.word	0xfbffffff
 8001468:	fff3ffff 	.word	0xfff3ffff
 800146c:	fffcffff 	.word	0xfffcffff
 8001470:	fff7ffff 	.word	0xfff7ffff
 8001474:	00001388 	.word	0x00001388

08001478 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800147a:	0004      	movs	r4, r0
 800147c:	000d      	movs	r5, r1
 800147e:	0016      	movs	r6, r2
 8001480:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001482:	6822      	ldr	r2, [r4, #0]
 8001484:	6893      	ldr	r3, [r2, #8]
 8001486:	402b      	ands	r3, r5
 8001488:	429d      	cmp	r5, r3
 800148a:	d001      	beq.n	8001490 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800148c:	2000      	movs	r0, #0
 800148e:	e031      	b.n	80014f4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8001490:	1c73      	adds	r3, r6, #1
 8001492:	d0f7      	beq.n	8001484 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001494:	f7ff f80e 	bl	80004b4 <HAL_GetTick>
 8001498:	1bc0      	subs	r0, r0, r7
 800149a:	4286      	cmp	r6, r0
 800149c:	d8f1      	bhi.n	8001482 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800149e:	21e0      	movs	r1, #224	; 0xe0
 80014a0:	6823      	ldr	r3, [r4, #0]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	438a      	bics	r2, r1
 80014a6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014a8:	2282      	movs	r2, #130	; 0x82
 80014aa:	6861      	ldr	r1, [r4, #4]
 80014ac:	0052      	lsls	r2, r2, #1
 80014ae:	4291      	cmp	r1, r2
 80014b0:	d10c      	bne.n	80014cc <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	68a2      	ldr	r2, [r4, #8]
 80014b6:	0209      	lsls	r1, r1, #8
 80014b8:	428a      	cmp	r2, r1
 80014ba:	d003      	beq.n	80014c4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80014bc:	2180      	movs	r1, #128	; 0x80
 80014be:	00c9      	lsls	r1, r1, #3
 80014c0:	428a      	cmp	r2, r1
 80014c2:	d103      	bne.n	80014cc <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
          __HAL_SPI_DISABLE(hspi);
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	438a      	bics	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80014d0:	0189      	lsls	r1, r1, #6
 80014d2:	428a      	cmp	r2, r1
 80014d4:	d106      	bne.n	80014e4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6c>
          SPI_RESET_CRC(hspi);
 80014d6:	6819      	ldr	r1, [r3, #0]
 80014d8:	4807      	ldr	r0, [pc, #28]	; (80014f8 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x80>)
 80014da:	4001      	ands	r1, r0
 80014dc:	6019      	str	r1, [r3, #0]
 80014de:	6819      	ldr	r1, [r3, #0]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80014e4:	0023      	movs	r3, r4
 80014e6:	2201      	movs	r2, #1
 80014e8:	3351      	adds	r3, #81	; 0x51
 80014ea:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80014ec:	2300      	movs	r3, #0
 80014ee:	2003      	movs	r0, #3
 80014f0:	3450      	adds	r4, #80	; 0x50
 80014f2:	7023      	strb	r3, [r4, #0]
}
 80014f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	ffffdfff 	.word	0xffffdfff

080014fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80014fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014fe:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001500:	2282      	movs	r2, #130	; 0x82
{
 8001502:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001504:	6840      	ldr	r0, [r0, #4]
 8001506:	0052      	lsls	r2, r2, #1
 8001508:	4290      	cmp	r0, r2
 800150a:	d11e      	bne.n	800154a <SPI_EndRxTransaction+0x4e>
 800150c:	2080      	movs	r0, #128	; 0x80
 800150e:	2580      	movs	r5, #128	; 0x80
 8001510:	68a2      	ldr	r2, [r4, #8]
 8001512:	0200      	lsls	r0, r0, #8
 8001514:	00ed      	lsls	r5, r5, #3
 8001516:	4282      	cmp	r2, r0
 8001518:	d001      	beq.n	800151e <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800151a:	42aa      	cmp	r2, r5
 800151c:	d106      	bne.n	800152c <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800151e:	2740      	movs	r7, #64	; 0x40
 8001520:	6826      	ldr	r6, [r4, #0]
 8001522:	6830      	ldr	r0, [r6, #0]
 8001524:	43b8      	bics	r0, r7
 8001526:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001528:	42aa      	cmp	r2, r5
 800152a:	d00e      	beq.n	800154a <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800152c:	000a      	movs	r2, r1
 800152e:	2180      	movs	r1, #128	; 0x80
 8001530:	0020      	movs	r0, r4
 8001532:	f7ff ffa1 	bl	8001478 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8001536:	2800      	cmp	r0, #0
 8001538:	d101      	bne.n	800153e <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800153a:	2000      	movs	r0, #0
}
 800153c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800153e:	2320      	movs	r3, #32
 8001540:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001542:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001544:	4313      	orrs	r3, r2
 8001546:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001548:	e7f8      	b.n	800153c <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800154a:	000a      	movs	r2, r1
 800154c:	2101      	movs	r1, #1
 800154e:	e7ef      	b.n	8001530 <SPI_EndRxTransaction+0x34>

08001550 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001550:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001552:	2282      	movs	r2, #130	; 0x82
{
 8001554:	b510      	push	{r4, lr}
 8001556:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001558:	6840      	ldr	r0, [r0, #4]
 800155a:	0052      	lsls	r2, r2, #1
 800155c:	4290      	cmp	r0, r2
 800155e:	d108      	bne.n	8001572 <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001560:	000a      	movs	r2, r1
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	0020      	movs	r0, r4
 8001566:	f7ff ff87 	bl	8001478 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800156a:	2800      	cmp	r0, #0
 800156c:	d109      	bne.n	8001582 <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800156e:	2000      	movs	r0, #0
}
 8001570:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8001572:	0022      	movs	r2, r4
 8001574:	3251      	adds	r2, #81	; 0x51
 8001576:	7812      	ldrb	r2, [r2, #0]
 8001578:	2a05      	cmp	r2, #5
 800157a:	d1f8      	bne.n	800156e <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800157c:	000a      	movs	r2, r1
 800157e:	2101      	movs	r1, #1
 8001580:	e7f0      	b.n	8001564 <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001582:	2320      	movs	r3, #32
 8001584:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001586:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001588:	4313      	orrs	r3, r2
 800158a:	6563      	str	r3, [r4, #84]	; 0x54
 800158c:	e7f0      	b.n	8001570 <SPI_EndRxTxTransaction+0x20>
	...

08001590 <HAL_SPI_Init>:
{
 8001590:	b570      	push	{r4, r5, r6, lr}
 8001592:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001594:	2001      	movs	r0, #1
  if (hspi == NULL)
 8001596:	2c00      	cmp	r4, #0
 8001598:	d037      	beq.n	800160a <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800159a:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800159c:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800159e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80015a0:	3551      	adds	r5, #81	; 0x51
 80015a2:	782b      	ldrb	r3, [r5, #0]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d105      	bne.n	80015b6 <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 80015aa:	0022      	movs	r2, r4
 80015ac:	3250      	adds	r2, #80	; 0x50
 80015ae:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 80015b0:	0020      	movs	r0, r4
 80015b2:	f001 ffab 	bl	800350c <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80015b6:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80015b8:	2240      	movs	r2, #64	; 0x40
 80015ba:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80015bc:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80015be:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015c0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80015c2:	4393      	bics	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015c6:	6863      	ldr	r3, [r4, #4]
 80015c8:	69a2      	ldr	r2, [r4, #24]
 80015ca:	4303      	orrs	r3, r0
 80015cc:	68e0      	ldr	r0, [r4, #12]
 80015ce:	4303      	orrs	r3, r0
 80015d0:	6920      	ldr	r0, [r4, #16]
 80015d2:	4303      	orrs	r3, r0
 80015d4:	6960      	ldr	r0, [r4, #20]
 80015d6:	4303      	orrs	r3, r0
 80015d8:	69e0      	ldr	r0, [r4, #28]
 80015da:	4303      	orrs	r3, r0
 80015dc:	6a20      	ldr	r0, [r4, #32]
 80015de:	4303      	orrs	r3, r0
 80015e0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80015e2:	4303      	orrs	r3, r0
 80015e4:	2080      	movs	r0, #128	; 0x80
 80015e6:	0080      	lsls	r0, r0, #2
 80015e8:	4010      	ands	r0, r2
 80015ea:	4303      	orrs	r3, r0
 80015ec:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015ee:	2304      	movs	r3, #4
 80015f0:	0c12      	lsrs	r2, r2, #16
 80015f2:	401a      	ands	r2, r3
 80015f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015f6:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015f8:	431a      	orrs	r2, r3
 80015fa:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015fc:	69cb      	ldr	r3, [r1, #28]
 80015fe:	4a03      	ldr	r2, [pc, #12]	; (800160c <HAL_SPI_Init+0x7c>)
 8001600:	4013      	ands	r3, r2
 8001602:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001604:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001606:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001608:	702b      	strb	r3, [r5, #0]
}
 800160a:	bd70      	pop	{r4, r5, r6, pc}
 800160c:	fffff7ff 	.word	0xfffff7ff

08001610 <HAL_SPI_TransmitReceive>:
{
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8001614:	0003      	movs	r3, r0
 8001616:	3350      	adds	r3, #80	; 0x50
{
 8001618:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 800161a:	781a      	ldrb	r2, [r3, #0]
{
 800161c:	0004      	movs	r4, r0
 800161e:	b085      	sub	sp, #20
 8001620:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8001622:	2002      	movs	r0, #2
 8001624:	2a01      	cmp	r2, #1
 8001626:	d100      	bne.n	800162a <HAL_SPI_TransmitReceive+0x1a>
 8001628:	e099      	b.n	800175e <HAL_SPI_TransmitReceive+0x14e>
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800162e:	f7fe ff41 	bl	80004b4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001632:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8001634:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8001636:	3351      	adds	r3, #81	; 0x51
 8001638:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800163a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800163c:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800163e:	2b01      	cmp	r3, #1
 8001640:	d00c      	beq.n	800165c <HAL_SPI_TransmitReceive+0x4c>
 8001642:	2282      	movs	r2, #130	; 0x82
    errorcode = HAL_BUSY;
 8001644:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001646:	0052      	lsls	r2, r2, #1
 8001648:	4291      	cmp	r1, r2
 800164a:	d000      	beq.n	800164e <HAL_SPI_TransmitReceive+0x3e>
 800164c:	e080      	b.n	8001750 <HAL_SPI_TransmitReceive+0x140>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800164e:	68a2      	ldr	r2, [r4, #8]
 8001650:	2a00      	cmp	r2, #0
 8001652:	d000      	beq.n	8001656 <HAL_SPI_TransmitReceive+0x46>
 8001654:	e07c      	b.n	8001750 <HAL_SPI_TransmitReceive+0x140>
 8001656:	2b04      	cmp	r3, #4
 8001658:	d000      	beq.n	800165c <HAL_SPI_TransmitReceive+0x4c>
 800165a:	e079      	b.n	8001750 <HAL_SPI_TransmitReceive+0x140>
    errorcode = HAL_ERROR;
 800165c:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800165e:	2d00      	cmp	r5, #0
 8001660:	d076      	beq.n	8001750 <HAL_SPI_TransmitReceive+0x140>
 8001662:	2f00      	cmp	r7, #0
 8001664:	d074      	beq.n	8001750 <HAL_SPI_TransmitReceive+0x140>
 8001666:	2e00      	cmp	r6, #0
 8001668:	d072      	beq.n	8001750 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800166a:	0023      	movs	r3, r4
 800166c:	3351      	adds	r3, #81	; 0x51
 800166e:	781a      	ldrb	r2, [r3, #0]
 8001670:	2a04      	cmp	r2, #4
 8001672:	d001      	beq.n	8001678 <HAL_SPI_TransmitReceive+0x68>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001674:	2205      	movs	r2, #5
 8001676:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001678:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800167a:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800167c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800167e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001680:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001682:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001684:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001686:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001688:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800168a:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800168c:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800168e:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001690:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001692:	4210      	tst	r0, r2
 8001694:	d102      	bne.n	800169c <HAL_SPI_TransmitReceive+0x8c>
    __HAL_SPI_ENABLE(hspi);
 8001696:	6818      	ldr	r0, [r3, #0]
 8001698:	4302      	orrs	r2, r0
 800169a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800169c:	2280      	movs	r2, #128	; 0x80
 800169e:	68e0      	ldr	r0, [r4, #12]
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	4290      	cmp	r0, r2
 80016a4:	d15d      	bne.n	8001762 <HAL_SPI_TransmitReceive+0x152>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80016a6:	2900      	cmp	r1, #0
 80016a8:	d001      	beq.n	80016ae <HAL_SPI_TransmitReceive+0x9e>
 80016aa:	2e01      	cmp	r6, #1
 80016ac:	d107      	bne.n	80016be <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016ae:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80016b0:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016b2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80016b4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80016b6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80016b8:	3b01      	subs	r3, #1
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80016be:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80016c0:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80016c2:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80016c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d115      	bne.n	80016f6 <HAL_SPI_TransmitReceive+0xe6>
 80016ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d112      	bne.n	80016f6 <HAL_SPI_TransmitReceive+0xe6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80016d0:	9a01      	ldr	r2, [sp, #4]
 80016d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80016d4:	0020      	movs	r0, r4
 80016d6:	f7ff ff3b 	bl	8001550 <SPI_EndRxTxTransaction>
 80016da:	2800      	cmp	r0, #0
 80016dc:	d000      	beq.n	80016e0 <HAL_SPI_TransmitReceive+0xd0>
 80016de:	e086      	b.n	80017ee <HAL_SPI_TransmitReceive+0x1de>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80016e0:	68a3      	ldr	r3, [r4, #8]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d134      	bne.n	8001750 <HAL_SPI_TransmitReceive+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80016e6:	6823      	ldr	r3, [r4, #0]
 80016e8:	9003      	str	r0, [sp, #12]
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	9203      	str	r2, [sp, #12]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	9303      	str	r3, [sp, #12]
 80016f2:	9b03      	ldr	r3, [sp, #12]
 80016f4:	e02c      	b.n	8001750 <HAL_SPI_TransmitReceive+0x140>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80016f6:	6822      	ldr	r2, [r4, #0]
 80016f8:	6893      	ldr	r3, [r2, #8]
 80016fa:	423b      	tst	r3, r7
 80016fc:	d00e      	beq.n	800171c <HAL_SPI_TransmitReceive+0x10c>
 80016fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00b      	beq.n	800171c <HAL_SPI_TransmitReceive+0x10c>
 8001704:	2d01      	cmp	r5, #1
 8001706:	d109      	bne.n	800171c <HAL_SPI_TransmitReceive+0x10c>
        txallowed = 0U;
 8001708:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800170a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800170c:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800170e:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001710:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001712:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001714:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001716:	3b01      	subs	r3, #1
 8001718:	b29b      	uxth	r3, r3
 800171a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800171c:	6893      	ldr	r3, [r2, #8]
 800171e:	4233      	tst	r3, r6
 8001720:	d00c      	beq.n	800173c <HAL_SPI_TransmitReceive+0x12c>
 8001722:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001724:	2b00      	cmp	r3, #0
 8001726:	d009      	beq.n	800173c <HAL_SPI_TransmitReceive+0x12c>
        txallowed = 1U;
 8001728:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800172a:	68d2      	ldr	r2, [r2, #12]
 800172c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800172e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001730:	3302      	adds	r3, #2
 8001732:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001734:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001736:	3b01      	subs	r3, #1
 8001738:	b29b      	uxth	r3, r3
 800173a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800173c:	f7fe feba 	bl	80004b4 <HAL_GetTick>
 8001740:	9b01      	ldr	r3, [sp, #4]
 8001742:	1ac0      	subs	r0, r0, r3
 8001744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001746:	4283      	cmp	r3, r0
 8001748:	d8bc      	bhi.n	80016c4 <HAL_SPI_TransmitReceive+0xb4>
 800174a:	3301      	adds	r3, #1
 800174c:	d0ba      	beq.n	80016c4 <HAL_SPI_TransmitReceive+0xb4>
        errorcode = HAL_TIMEOUT;
 800174e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001750:	0023      	movs	r3, r4
 8001752:	2201      	movs	r2, #1
 8001754:	3351      	adds	r3, #81	; 0x51
 8001756:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8001758:	2300      	movs	r3, #0
 800175a:	3450      	adds	r4, #80	; 0x50
 800175c:	7023      	strb	r3, [r4, #0]
}
 800175e:	b005      	add	sp, #20
 8001760:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001762:	2900      	cmp	r1, #0
 8001764:	d001      	beq.n	800176a <HAL_SPI_TransmitReceive+0x15a>
 8001766:	2e01      	cmp	r6, #1
 8001768:	d108      	bne.n	800177c <HAL_SPI_TransmitReceive+0x16c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800176a:	782a      	ldrb	r2, [r5, #0]
 800176c:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800176e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001770:	3301      	adds	r3, #1
 8001772:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001774:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001776:	3b01      	subs	r3, #1
 8001778:	b29b      	uxth	r3, r3
 800177a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800177c:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800177e:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001780:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001782:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001784:	2b00      	cmp	r3, #0
 8001786:	d102      	bne.n	800178e <HAL_SPI_TransmitReceive+0x17e>
 8001788:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0a0      	beq.n	80016d0 <HAL_SPI_TransmitReceive+0xc0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800178e:	6823      	ldr	r3, [r4, #0]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	423a      	tst	r2, r7
 8001794:	d00f      	beq.n	80017b6 <HAL_SPI_TransmitReceive+0x1a6>
 8001796:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001798:	2a00      	cmp	r2, #0
 800179a:	d00c      	beq.n	80017b6 <HAL_SPI_TransmitReceive+0x1a6>
 800179c:	2d01      	cmp	r5, #1
 800179e:	d10a      	bne.n	80017b6 <HAL_SPI_TransmitReceive+0x1a6>
        txallowed = 0U;
 80017a0:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80017a2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80017a4:	7812      	ldrb	r2, [r2, #0]
 80017a6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80017a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017aa:	3301      	adds	r3, #1
 80017ac:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80017ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017b0:	3b01      	subs	r3, #1
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	4232      	tst	r2, r6
 80017bc:	d00d      	beq.n	80017da <HAL_SPI_TransmitReceive+0x1ca>
 80017be:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80017c0:	2a00      	cmp	r2, #0
 80017c2:	d00a      	beq.n	80017da <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 80017c4:	0035      	movs	r5, r6
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80017ca:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 80017cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017ce:	3301      	adds	r3, #1
 80017d0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80017d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80017d4:	3b01      	subs	r3, #1
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80017da:	f7fe fe6b 	bl	80004b4 <HAL_GetTick>
 80017de:	9b01      	ldr	r3, [sp, #4]
 80017e0:	1ac0      	subs	r0, r0, r3
 80017e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80017e4:	4283      	cmp	r3, r0
 80017e6:	d8cc      	bhi.n	8001782 <HAL_SPI_TransmitReceive+0x172>
 80017e8:	3301      	adds	r3, #1
 80017ea:	d0ca      	beq.n	8001782 <HAL_SPI_TransmitReceive+0x172>
 80017ec:	e7af      	b.n	800174e <HAL_SPI_TransmitReceive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80017ee:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 80017f0:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80017f2:	6563      	str	r3, [r4, #84]	; 0x54
 80017f4:	e7ac      	b.n	8001750 <HAL_SPI_TransmitReceive+0x140>
	...

080017f8 <HAL_SPI_TransmitReceive_DMA>:
{
 80017f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 80017fa:	0006      	movs	r6, r0
{
 80017fc:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(hspi);
 80017fe:	3650      	adds	r6, #80	; 0x50
 8001800:	7835      	ldrb	r5, [r6, #0]
{
 8001802:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8001804:	2002      	movs	r0, #2
 8001806:	2d01      	cmp	r5, #1
 8001808:	d048      	beq.n	800189c <HAL_SPI_TransmitReceive_DMA+0xa4>
  tmp_state           = hspi->State;
 800180a:	0025      	movs	r5, r4
  __HAL_LOCK(hspi);
 800180c:	3801      	subs	r0, #1
 800180e:	7030      	strb	r0, [r6, #0]
  tmp_state           = hspi->State;
 8001810:	3551      	adds	r5, #81	; 0x51
 8001812:	782f      	ldrb	r7, [r5, #0]
 8001814:	b2ff      	uxtb	r7, r7
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8001816:	4287      	cmp	r7, r0
 8001818:	d00c      	beq.n	8001834 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800181a:	3004      	adds	r0, #4
 800181c:	30ff      	adds	r0, #255	; 0xff
 800181e:	4684      	mov	ip, r0
 8001820:	6861      	ldr	r1, [r4, #4]
    errorcode = HAL_BUSY;
 8001822:	3803      	subs	r0, #3
 8001824:	38ff      	subs	r0, #255	; 0xff
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8001826:	4561      	cmp	r1, ip
 8001828:	d136      	bne.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800182a:	68a1      	ldr	r1, [r4, #8]
 800182c:	2900      	cmp	r1, #0
 800182e:	d133      	bne.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
 8001830:	2f04      	cmp	r7, #4
 8001832:	d131      	bne.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001834:	9901      	ldr	r1, [sp, #4]
    errorcode = HAL_ERROR;
 8001836:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001838:	2900      	cmp	r1, #0
 800183a:	d02d      	beq.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
 800183c:	2a00      	cmp	r2, #0
 800183e:	d02b      	beq.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
 8001840:	2b00      	cmp	r3, #0
 8001842:	d029      	beq.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001844:	7828      	ldrb	r0, [r5, #0]
 8001846:	2804      	cmp	r0, #4
 8001848:	d001      	beq.n	800184e <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800184a:	2005      	movs	r0, #5
 800184c:	7028      	strb	r0, [r5, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800184e:	2000      	movs	r0, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001850:	9901      	ldr	r1, [sp, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001852:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001854:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8001856:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 8001858:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800185a:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800185c:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800185e:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001860:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001862:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8001864:	782b      	ldrb	r3, [r5, #0]
 8001866:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001868:	2b04      	cmp	r3, #4
 800186a:	d118      	bne.n	800189e <HAL_SPI_TransmitReceive_DMA+0xa6>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800186c:	4b23      	ldr	r3, [pc, #140]	; (80018fc <HAL_SPI_TransmitReceive_DMA+0x104>)
 800186e:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8001870:	4b23      	ldr	r3, [pc, #140]	; (8001900 <HAL_SPI_TransmitReceive_DMA+0x108>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8001872:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001874:	4b23      	ldr	r3, [pc, #140]	; (8001904 <HAL_SPI_TransmitReceive_DMA+0x10c>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001876:	6821      	ldr	r1, [r4, #0]
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001878:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800187a:	2300      	movs	r3, #0
 800187c:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800187e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001880:	310c      	adds	r1, #12
 8001882:	b29b      	uxth	r3, r3
 8001884:	f7fe fed2 	bl	800062c <HAL_DMA_Start_IT>
 8001888:	1e03      	subs	r3, r0, #0
 800188a:	d00c      	beq.n	80018a6 <HAL_SPI_TransmitReceive_DMA+0xae>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800188c:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 800188e:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001890:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001892:	4313      	orrs	r3, r2
 8001894:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8001896:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 8001898:	2300      	movs	r3, #0
 800189a:	7033      	strb	r3, [r6, #0]
}
 800189c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800189e:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <HAL_SPI_TransmitReceive_DMA+0x110>)
 80018a0:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80018a2:	4b1a      	ldr	r3, [pc, #104]	; (800190c <HAL_SPI_TransmitReceive_DMA+0x114>)
 80018a4:	e7e5      	b.n	8001872 <HAL_SPI_TransmitReceive_DMA+0x7a>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80018a6:	2701      	movs	r7, #1
 80018a8:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80018aa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80018ac:	6851      	ldr	r1, [r2, #4]
 80018ae:	4339      	orrs	r1, r7
 80018b0:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80018b2:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80018b4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80018b6:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80018b8:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80018ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80018bc:	320c      	adds	r2, #12
 80018be:	b29b      	uxth	r3, r3
 80018c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80018c2:	f7fe feb3 	bl	800062c <HAL_DMA_Start_IT>
 80018c6:	2800      	cmp	r0, #0
 80018c8:	d006      	beq.n	80018d8 <HAL_SPI_TransmitReceive_DMA+0xe0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80018ca:	2310      	movs	r3, #16
 80018cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80018ce:	0038      	movs	r0, r7
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80018d0:	4313      	orrs	r3, r2
 80018d2:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80018d4:	702f      	strb	r7, [r5, #0]
    goto error;
 80018d6:	e7df      	b.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018d8:	2240      	movs	r2, #64	; 0x40
 80018da:	6823      	ldr	r3, [r4, #0]
 80018dc:	6819      	ldr	r1, [r3, #0]
 80018de:	4211      	tst	r1, r2
 80018e0:	d102      	bne.n	80018e8 <HAL_SPI_TransmitReceive_DMA+0xf0>
    __HAL_SPI_ENABLE(hspi);
 80018e2:	6819      	ldr	r1, [r3, #0]
 80018e4:	430a      	orrs	r2, r1
 80018e6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80018e8:	2220      	movs	r2, #32
 80018ea:	6859      	ldr	r1, [r3, #4]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80018f0:	2202      	movs	r2, #2
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	430a      	orrs	r2, r1
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	e7ce      	b.n	8001898 <HAL_SPI_TransmitReceive_DMA+0xa0>
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	080019f9 	.word	0x080019f9
 8001900:	08001a35 	.word	0x08001a35
 8001904:	08001a11 	.word	0x08001a11
 8001908:	08001a05 	.word	0x08001a05
 800190c:	08001a8b 	.word	0x08001a8b

08001910 <HAL_SPI_Receive_DMA>:
{
 8001910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001912:	6883      	ldr	r3, [r0, #8]
{
 8001914:	0004      	movs	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10f      	bne.n	800193a <HAL_SPI_Receive_DMA+0x2a>
 800191a:	2082      	movs	r0, #130	; 0x82
 800191c:	6865      	ldr	r5, [r4, #4]
 800191e:	0040      	lsls	r0, r0, #1
 8001920:	4285      	cmp	r5, r0
 8001922:	d10a      	bne.n	800193a <HAL_SPI_Receive_DMA+0x2a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001924:	0023      	movs	r3, r4
 8001926:	3801      	subs	r0, #1
 8001928:	3351      	adds	r3, #81	; 0x51
 800192a:	38ff      	subs	r0, #255	; 0xff
 800192c:	7018      	strb	r0, [r3, #0]
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800192e:	0013      	movs	r3, r2
 8001930:	0020      	movs	r0, r4
 8001932:	000a      	movs	r2, r1
 8001934:	f7ff ff60 	bl	80017f8 <HAL_SPI_TransmitReceive_DMA>
}
 8001938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 800193a:	0025      	movs	r5, r4
 800193c:	3550      	adds	r5, #80	; 0x50
 800193e:	782e      	ldrb	r6, [r5, #0]
 8001940:	2002      	movs	r0, #2
 8001942:	2e01      	cmp	r6, #1
 8001944:	d0f8      	beq.n	8001938 <HAL_SPI_Receive_DMA+0x28>
  if (hspi->State != HAL_SPI_STATE_READY)
 8001946:	0026      	movs	r6, r4
  __HAL_LOCK(hspi);
 8001948:	3801      	subs	r0, #1
 800194a:	7028      	strb	r0, [r5, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 800194c:	3651      	adds	r6, #81	; 0x51
 800194e:	7837      	ldrb	r7, [r6, #0]
    errorcode = HAL_BUSY;
 8001950:	3001      	adds	r0, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8001952:	b2ff      	uxtb	r7, r7
 8001954:	2f01      	cmp	r7, #1
 8001956:	d130      	bne.n	80019ba <HAL_SPI_Receive_DMA+0xaa>
    errorcode = HAL_ERROR;
 8001958:	0038      	movs	r0, r7
  if ((pData == NULL) || (Size == 0U))
 800195a:	2900      	cmp	r1, #0
 800195c:	d02d      	beq.n	80019ba <HAL_SPI_Receive_DMA+0xaa>
 800195e:	2a00      	cmp	r2, #0
 8001960:	d02b      	beq.n	80019ba <HAL_SPI_Receive_DMA+0xaa>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001962:	3003      	adds	r0, #3
 8001964:	7030      	strb	r0, [r6, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001966:	2000      	movs	r0, #0
 8001968:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800196a:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800196c:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800196e:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8001970:	86a0      	strh	r0, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001972:	86e0      	strh	r0, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001974:	2080      	movs	r0, #128	; 0x80
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001976:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001978:	87a2      	strh	r2, [r4, #60]	; 0x3c
 800197a:	6827      	ldr	r7, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800197c:	0200      	lsls	r0, r0, #8
 800197e:	4283      	cmp	r3, r0
 8001980:	d103      	bne.n	800198a <HAL_SPI_Receive_DMA+0x7a>
    SPI_1LINE_RX(hspi);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	4817      	ldr	r0, [pc, #92]	; (80019e4 <HAL_SPI_Receive_DMA+0xd4>)
 8001986:	4003      	ands	r3, r0
 8001988:	603b      	str	r3, [r7, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800198a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800198c:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <HAL_SPI_Receive_DMA+0xd8>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800198e:	370c      	adds	r7, #12
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8001990:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <HAL_SPI_Receive_DMA+0xdc>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001994:	000a      	movs	r2, r1
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8001996:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001998:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_SPI_Receive_DMA+0xe0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800199a:	0039      	movs	r1, r7
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800199c:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80019a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	f7fe fe41 	bl	800062c <HAL_DMA_Start_IT>
 80019aa:	2800      	cmp	r0, #0
 80019ac:	d008      	beq.n	80019c0 <HAL_SPI_Receive_DMA+0xb0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80019ae:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 80019b0:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80019b2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80019b4:	4313      	orrs	r3, r2
 80019b6:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80019b8:	7030      	strb	r0, [r6, #0]
  __HAL_UNLOCK(hspi);
 80019ba:	2300      	movs	r3, #0
 80019bc:	702b      	strb	r3, [r5, #0]
  return errorcode;
 80019be:	e7bb      	b.n	8001938 <HAL_SPI_Receive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019c0:	2240      	movs	r2, #64	; 0x40
 80019c2:	6823      	ldr	r3, [r4, #0]
 80019c4:	6819      	ldr	r1, [r3, #0]
 80019c6:	4211      	tst	r1, r2
 80019c8:	d102      	bne.n	80019d0 <HAL_SPI_Receive_DMA+0xc0>
    __HAL_SPI_ENABLE(hspi);
 80019ca:	6819      	ldr	r1, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80019d0:	2220      	movs	r2, #32
 80019d2:	6859      	ldr	r1, [r3, #4]
 80019d4:	430a      	orrs	r2, r1
 80019d6:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80019d8:	2201      	movs	r2, #1
 80019da:	6859      	ldr	r1, [r3, #4]
 80019dc:	430a      	orrs	r2, r1
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	e7eb      	b.n	80019ba <HAL_SPI_Receive_DMA+0xaa>
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	ffffbfff 	.word	0xffffbfff
 80019e8:	080019f9 	.word	0x080019f9
 80019ec:	08001a35 	.word	0x08001a35
 80019f0:	08001a11 	.word	0x08001a11

080019f4 <HAL_SPI_TxRxCpltCallback>:
 80019f4:	4770      	bx	lr

080019f6 <HAL_SPI_RxHalfCpltCallback>:
 80019f6:	4770      	bx	lr

080019f8 <SPI_DMAHalfReceiveCplt>:
{
 80019f8:	b510      	push	{r4, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 80019fa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80019fc:	f7ff fffb 	bl	80019f6 <HAL_SPI_RxHalfCpltCallback>
}
 8001a00:	bd10      	pop	{r4, pc}

08001a02 <HAL_SPI_TxRxHalfCpltCallback>:
 8001a02:	4770      	bx	lr

08001a04 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8001a04:	b510      	push	{r4, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8001a06:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001a08:	f7ff fffb 	bl	8001a02 <HAL_SPI_TxRxHalfCpltCallback>
}
 8001a0c:	bd10      	pop	{r4, pc}

08001a0e <HAL_SPI_ErrorCallback>:
 8001a0e:	4770      	bx	lr

08001a10 <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a10:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a12:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8001a14:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a16:	6802      	ldr	r2, [r0, #0]
 8001a18:	6853      	ldr	r3, [r2, #4]
 8001a1a:	438b      	bics	r3, r1
 8001a1c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001a1e:	2310      	movs	r3, #16
 8001a20:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001a22:	4313      	orrs	r3, r2
 8001a24:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001a26:	0003      	movs	r3, r0
 8001a28:	2201      	movs	r2, #1
 8001a2a:	3351      	adds	r3, #81	; 0x51
 8001a2c:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 8001a2e:	f7ff ffee 	bl	8001a0e <HAL_SPI_ErrorCallback>
}
 8001a32:	bd10      	pop	{r4, pc}

08001a34 <SPI_DMAReceiveCplt>:
{
 8001a34:	b570      	push	{r4, r5, r6, lr}
 8001a36:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a38:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001a3a:	f7fe fd3b 	bl	80004b4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a3e:	682b      	ldr	r3, [r5, #0]
 8001a40:	2520      	movs	r5, #32
 8001a42:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8001a44:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a46:	422b      	tst	r3, r5
 8001a48:	d11b      	bne.n	8001a82 <SPI_DMAReceiveCplt+0x4e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a4a:	2003      	movs	r0, #3
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001a4c:	6823      	ldr	r3, [r4, #0]
 8001a4e:	6859      	ldr	r1, [r3, #4]
 8001a50:	43a9      	bics	r1, r5
 8001a52:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a54:	6859      	ldr	r1, [r3, #4]
 8001a56:	4381      	bics	r1, r0
 8001a58:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001a5a:	0020      	movs	r0, r4
 8001a5c:	2164      	movs	r1, #100	; 0x64
 8001a5e:	f7ff fd4d 	bl	80014fc <SPI_EndRxTransaction>
 8001a62:	2800      	cmp	r0, #0
 8001a64:	d000      	beq.n	8001a68 <SPI_DMAReceiveCplt+0x34>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a66:	6565      	str	r5, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001a6c:	0023      	movs	r3, r4
 8001a6e:	2201      	movs	r2, #1
 8001a70:	3351      	adds	r3, #81	; 0x51
 8001a72:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <SPI_DMAReceiveCplt+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8001a7a:	0020      	movs	r0, r4
 8001a7c:	f7ff ffc7 	bl	8001a0e <HAL_SPI_ErrorCallback>
}
 8001a80:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8001a82:	0020      	movs	r0, r4
 8001a84:	f000 fdbe 	bl	8002604 <HAL_SPI_RxCpltCallback>
 8001a88:	e7fa      	b.n	8001a80 <SPI_DMAReceiveCplt+0x4c>

08001a8a <SPI_DMATransmitReceiveCplt>:
{
 8001a8a:	b570      	push	{r4, r5, r6, lr}
 8001a8c:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a8e:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001a90:	f7fe fd10 	bl	80004b4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a94:	682b      	ldr	r3, [r5, #0]
 8001a96:	2520      	movs	r5, #32
 8001a98:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8001a9a:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a9c:	422b      	tst	r3, r5
 8001a9e:	d11f      	bne.n	8001ae0 <SPI_DMATransmitReceiveCplt+0x56>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001aa0:	6821      	ldr	r1, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001aa2:	0020      	movs	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001aa4:	684b      	ldr	r3, [r1, #4]
 8001aa6:	43ab      	bics	r3, r5
 8001aa8:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001aaa:	2164      	movs	r1, #100	; 0x64
 8001aac:	f7ff fd50 	bl	8001550 <SPI_EndRxTxTransaction>
 8001ab0:	2800      	cmp	r0, #0
 8001ab2:	d002      	beq.n	8001aba <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ab4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ab6:	431d      	orrs	r5, r3
 8001ab8:	6565      	str	r5, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001aba:	2103      	movs	r1, #3
 8001abc:	6822      	ldr	r2, [r4, #0]
 8001abe:	6853      	ldr	r3, [r2, #4]
 8001ac0:	438b      	bics	r3, r1
 8001ac2:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8001ac8:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001aca:	0023      	movs	r3, r4
 8001acc:	2201      	movs	r2, #1
 8001ace:	3351      	adds	r3, #81	; 0x51
 8001ad0:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ad2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <SPI_DMATransmitReceiveCplt+0x56>
      HAL_SPI_ErrorCallback(hspi);
 8001ad8:	0020      	movs	r0, r4
 8001ada:	f7ff ff98 	bl	8001a0e <HAL_SPI_ErrorCallback>
}
 8001ade:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8001ae0:	0020      	movs	r0, r4
 8001ae2:	f7ff ff87 	bl	80019f4 <HAL_SPI_TxRxCpltCallback>
 8001ae6:	e7fa      	b.n	8001ade <SPI_DMATransmitReceiveCplt+0x54>

08001ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aea:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001aec:	6925      	ldr	r5, [r4, #16]
 8001aee:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8001af0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001af2:	432a      	orrs	r2, r5
 8001af4:	6965      	ldr	r5, [r4, #20]
 8001af6:	69c1      	ldr	r1, [r0, #28]
 8001af8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001afa:	6818      	ldr	r0, [r3, #0]
 8001afc:	4d7a      	ldr	r5, [pc, #488]	; (8001ce8 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001afe:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001b00:	4028      	ands	r0, r5
 8001b02:	4302      	orrs	r2, r0
 8001b04:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	4878      	ldr	r0, [pc, #480]	; (8001cec <UART_SetConfig+0x204>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001b0a:	4d79      	ldr	r5, [pc, #484]	; (8001cf0 <UART_SetConfig+0x208>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b0c:	4002      	ands	r2, r0
 8001b0e:	68e0      	ldr	r0, [r4, #12]
 8001b10:	4302      	orrs	r2, r0
 8001b12:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b14:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001b16:	42ab      	cmp	r3, r5
 8001b18:	d001      	beq.n	8001b1e <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001b1a:	6a22      	ldr	r2, [r4, #32]
 8001b1c:	4310      	orrs	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	4e74      	ldr	r6, [pc, #464]	; (8001cf4 <UART_SetConfig+0x20c>)
 8001b22:	4032      	ands	r2, r6
 8001b24:	4302      	orrs	r2, r0
 8001b26:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b28:	4a73      	ldr	r2, [pc, #460]	; (8001cf8 <UART_SetConfig+0x210>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d114      	bne.n	8001b58 <UART_SetConfig+0x70>
 8001b2e:	2203      	movs	r2, #3
 8001b30:	4b72      	ldr	r3, [pc, #456]	; (8001cfc <UART_SetConfig+0x214>)
 8001b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b34:	4013      	ands	r3, r2
 8001b36:	4a72      	ldr	r2, [pc, #456]	; (8001d00 <UART_SetConfig+0x218>)
 8001b38:	5cd0      	ldrb	r0, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b3a:	2380      	movs	r3, #128	; 0x80
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	4299      	cmp	r1, r3
 8001b40:	d000      	beq.n	8001b44 <UART_SetConfig+0x5c>
 8001b42:	e094      	b.n	8001c6e <UART_SetConfig+0x186>
  {
    switch (clocksource)
 8001b44:	2808      	cmp	r0, #8
 8001b46:	d900      	bls.n	8001b4a <UART_SetConfig+0x62>
 8001b48:	e08e      	b.n	8001c68 <UART_SetConfig+0x180>
 8001b4a:	f7fe fadd 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001b4e:	6159      	.short	0x6159
 8001b50:	8d858d64 	.word	0x8d858d64
 8001b54:	8d8d      	.short	0x8d8d
 8001b56:	88          	.byte	0x88
 8001b57:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b58:	4a6a      	ldr	r2, [pc, #424]	; (8001d04 <UART_SetConfig+0x21c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d105      	bne.n	8001b6a <UART_SetConfig+0x82>
 8001b5e:	220c      	movs	r2, #12
 8001b60:	4b66      	ldr	r3, [pc, #408]	; (8001cfc <UART_SetConfig+0x214>)
 8001b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b64:	4013      	ands	r3, r2
 8001b66:	4a68      	ldr	r2, [pc, #416]	; (8001d08 <UART_SetConfig+0x220>)
 8001b68:	e7e6      	b.n	8001b38 <UART_SetConfig+0x50>
 8001b6a:	42ab      	cmp	r3, r5
 8001b6c:	d000      	beq.n	8001b70 <UART_SetConfig+0x88>
 8001b6e:	e0b4      	b.n	8001cda <UART_SetConfig+0x1f2>
 8001b70:	21c0      	movs	r1, #192	; 0xc0
 8001b72:	2080      	movs	r0, #128	; 0x80
 8001b74:	4a61      	ldr	r2, [pc, #388]	; (8001cfc <UART_SetConfig+0x214>)
 8001b76:	0109      	lsls	r1, r1, #4
 8001b78:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001b7a:	00c0      	lsls	r0, r0, #3
 8001b7c:	400b      	ands	r3, r1
 8001b7e:	4283      	cmp	r3, r0
 8001b80:	d03b      	beq.n	8001bfa <UART_SetConfig+0x112>
 8001b82:	d803      	bhi.n	8001b8c <UART_SetConfig+0xa4>
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00a      	beq.n	8001b9e <UART_SetConfig+0xb6>
        ret = HAL_ERROR;
 8001b88:	2501      	movs	r5, #1
 8001b8a:	e00d      	b.n	8001ba8 <UART_SetConfig+0xc0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b8c:	2080      	movs	r0, #128	; 0x80
 8001b8e:	0100      	lsls	r0, r0, #4
 8001b90:	4283      	cmp	r3, r0
 8001b92:	d00e      	beq.n	8001bb2 <UART_SetConfig+0xca>
 8001b94:	428b      	cmp	r3, r1
 8001b96:	d1f7      	bne.n	8001b88 <UART_SetConfig+0xa0>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001b98:	2080      	movs	r0, #128	; 0x80
 8001b9a:	0200      	lsls	r0, r0, #8
 8001b9c:	e010      	b.n	8001bc0 <UART_SetConfig+0xd8>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001b9e:	f7ff fb7b 	bl	8001298 <HAL_RCC_GetPCLK1Freq>
 8001ba2:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8001ba4:	42a8      	cmp	r0, r5
 8001ba6:	d10b      	bne.n	8001bc0 <UART_SetConfig+0xd8>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001ba8:	2300      	movs	r3, #0
  huart->TxISR = NULL;

  return ret;
}
 8001baa:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8001bac:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001bae:	6663      	str	r3, [r4, #100]	; 0x64
}
 8001bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001bb2:	6810      	ldr	r0, [r2, #0]
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001bb4:	4b55      	ldr	r3, [pc, #340]	; (8001d0c <UART_SetConfig+0x224>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001bb6:	06c0      	lsls	r0, r0, #27
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001bb8:	17c0      	asrs	r0, r0, #31
 8001bba:	4018      	ands	r0, r3
 8001bbc:	4b54      	ldr	r3, [pc, #336]	; (8001d10 <UART_SetConfig+0x228>)
 8001bbe:	18c0      	adds	r0, r0, r3
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	6863      	ldr	r3, [r4, #4]
 8001bc4:	435a      	muls	r2, r3
 8001bc6:	4282      	cmp	r2, r0
 8001bc8:	d8de      	bhi.n	8001b88 <UART_SetConfig+0xa0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001bca:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bcc:	4282      	cmp	r2, r0
 8001bce:	d3db      	bcc.n	8001b88 <UART_SetConfig+0xa0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8001bd0:	2700      	movs	r7, #0
 8001bd2:	0e02      	lsrs	r2, r0, #24
 8001bd4:	0201      	lsls	r1, r0, #8
 8001bd6:	085e      	lsrs	r6, r3, #1
 8001bd8:	1989      	adds	r1, r1, r6
 8001bda:	417a      	adcs	r2, r7
 8001bdc:	0008      	movs	r0, r1
 8001bde:	0011      	movs	r1, r2
 8001be0:	001a      	movs	r2, r3
 8001be2:	003b      	movs	r3, r7
 8001be4:	f7fe fb26 	bl	8000234 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001be8:	4b4a      	ldr	r3, [pc, #296]	; (8001d14 <UART_SetConfig+0x22c>)
 8001bea:	18c2      	adds	r2, r0, r3
 8001bec:	4b4a      	ldr	r3, [pc, #296]	; (8001d18 <UART_SetConfig+0x230>)
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d8ca      	bhi.n	8001b88 <UART_SetConfig+0xa0>
          huart->Instance->BRR = usartdiv;
 8001bf2:	6823      	ldr	r3, [r4, #0]
 8001bf4:	003d      	movs	r5, r7
 8001bf6:	60d8      	str	r0, [r3, #12]
 8001bf8:	e7d6      	b.n	8001ba8 <UART_SetConfig+0xc0>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001bfa:	f7fe ffcb 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
        break;
 8001bfe:	e7d0      	b.n	8001ba2 <UART_SetConfig+0xba>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c00:	f7ff fb4a 	bl	8001298 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001c04:	6863      	ldr	r3, [r4, #4]
 8001c06:	0040      	lsls	r0, r0, #1
 8001c08:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c0a:	18c0      	adds	r0, r0, r3
 8001c0c:	6861      	ldr	r1, [r4, #4]
 8001c0e:	e00b      	b.n	8001c28 <UART_SetConfig+0x140>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001c10:	f7ff fb52 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 8001c14:	e7f6      	b.n	8001c04 <UART_SetConfig+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c16:	2510      	movs	r5, #16
 8001c18:	4b38      	ldr	r3, [pc, #224]	; (8001cfc <UART_SetConfig+0x214>)
 8001c1a:	6861      	ldr	r1, [r4, #4]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	0848      	lsrs	r0, r1, #1
 8001c20:	4015      	ands	r5, r2
 8001c22:	d006      	beq.n	8001c32 <UART_SetConfig+0x14a>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001c24:	4b3d      	ldr	r3, [pc, #244]	; (8001d1c <UART_SetConfig+0x234>)
 8001c26:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c28:	f7fe fa78 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c2c:	2500      	movs	r5, #0
 8001c2e:	b283      	uxth	r3, r0
        break;
 8001c30:	e004      	b.n	8001c3c <UART_SetConfig+0x154>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c32:	4b3b      	ldr	r3, [pc, #236]	; (8001d20 <UART_SetConfig+0x238>)
 8001c34:	18c0      	adds	r0, r0, r3
 8001c36:	f7fe fa71 	bl	800011c <__udivsi3>
 8001c3a:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c3c:	0019      	movs	r1, r3
 8001c3e:	4839      	ldr	r0, [pc, #228]	; (8001d24 <UART_SetConfig+0x23c>)
 8001c40:	3910      	subs	r1, #16
 8001c42:	4281      	cmp	r1, r0
 8001c44:	d8a0      	bhi.n	8001b88 <UART_SetConfig+0xa0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c46:	210f      	movs	r1, #15
 8001c48:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c4a:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c4c:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c4e:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8001c50:	6821      	ldr	r1, [r4, #0]
 8001c52:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8001c54:	60cb      	str	r3, [r1, #12]
 8001c56:	e7a7      	b.n	8001ba8 <UART_SetConfig+0xc0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c58:	f7fe ff9c 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
 8001c5c:	e7d2      	b.n	8001c04 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c5e:	6863      	ldr	r3, [r4, #4]
 8001c60:	0858      	lsrs	r0, r3, #1
 8001c62:	2380      	movs	r3, #128	; 0x80
 8001c64:	025b      	lsls	r3, r3, #9
 8001c66:	e7d0      	b.n	8001c0a <UART_SetConfig+0x122>
        ret = HAL_ERROR;
 8001c68:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e7e6      	b.n	8001c3c <UART_SetConfig+0x154>
    switch (clocksource)
 8001c6e:	2808      	cmp	r0, #8
 8001c70:	d837      	bhi.n	8001ce2 <UART_SetConfig+0x1fa>
 8001c72:	f7fe fa49 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001c76:	0c05      	.short	0x0c05
 8001c78:	362a360f 	.word	0x362a360f
 8001c7c:	3636      	.short	0x3636
 8001c7e:	2d          	.byte	0x2d
 8001c7f:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c80:	f7ff fb0a 	bl	8001298 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c84:	6863      	ldr	r3, [r4, #4]
 8001c86:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001c88:	18c0      	adds	r0, r0, r3
 8001c8a:	6861      	ldr	r1, [r4, #4]
 8001c8c:	e00b      	b.n	8001ca6 <UART_SetConfig+0x1be>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001c8e:	f7ff fb13 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 8001c92:	e7f7      	b.n	8001c84 <UART_SetConfig+0x19c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c94:	2510      	movs	r5, #16
 8001c96:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <UART_SetConfig+0x214>)
 8001c98:	6861      	ldr	r1, [r4, #4]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	0848      	lsrs	r0, r1, #1
 8001c9e:	4015      	ands	r5, r2
 8001ca0:	d00d      	beq.n	8001cbe <UART_SetConfig+0x1d6>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <UART_SetConfig+0x240>)
 8001ca4:	18c0      	adds	r0, r0, r3
 8001ca6:	f7fe fa39 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001caa:	2500      	movs	r5, #0
 8001cac:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001cae:	0019      	movs	r1, r3
 8001cb0:	481c      	ldr	r0, [pc, #112]	; (8001d24 <UART_SetConfig+0x23c>)
 8001cb2:	3910      	subs	r1, #16
 8001cb4:	4281      	cmp	r1, r0
 8001cb6:	d900      	bls.n	8001cba <UART_SetConfig+0x1d2>
 8001cb8:	e766      	b.n	8001b88 <UART_SetConfig+0xa0>
      huart->Instance->BRR = usartdiv;
 8001cba:	6821      	ldr	r1, [r4, #0]
 8001cbc:	e7ca      	b.n	8001c54 <UART_SetConfig+0x16c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001cbe:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <UART_SetConfig+0x228>)
 8001cc0:	18c0      	adds	r0, r0, r3
 8001cc2:	f7fe fa2b 	bl	800011c <__udivsi3>
 8001cc6:	b283      	uxth	r3, r0
 8001cc8:	e7f1      	b.n	8001cae <UART_SetConfig+0x1c6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001cca:	f7fe ff63 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
 8001cce:	e7d9      	b.n	8001c84 <UART_SetConfig+0x19c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001cd0:	6863      	ldr	r3, [r4, #4]
 8001cd2:	0858      	lsrs	r0, r3, #1
 8001cd4:	2380      	movs	r3, #128	; 0x80
 8001cd6:	021b      	lsls	r3, r3, #8
 8001cd8:	e7d6      	b.n	8001c88 <UART_SetConfig+0x1a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	021b      	lsls	r3, r3, #8
 8001cde:	4299      	cmp	r1, r3
 8001ce0:	d0c2      	beq.n	8001c68 <UART_SetConfig+0x180>
        ret = HAL_ERROR;
 8001ce2:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e7e2      	b.n	8001cae <UART_SetConfig+0x1c6>
 8001ce8:	efff69f3 	.word	0xefff69f3
 8001cec:	ffffcfff 	.word	0xffffcfff
 8001cf0:	40004800 	.word	0x40004800
 8001cf4:	fffff4ff 	.word	0xfffff4ff
 8001cf8:	40013800 	.word	0x40013800
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	0800394c 	.word	0x0800394c
 8001d04:	40004400 	.word	0x40004400
 8001d08:	08003950 	.word	0x08003950
 8001d0c:	ff48e500 	.word	0xff48e500
 8001d10:	00f42400 	.word	0x00f42400
 8001d14:	fffffd00 	.word	0xfffffd00
 8001d18:	000ffcff 	.word	0x000ffcff
 8001d1c:	007a1200 	.word	0x007a1200
 8001d20:	01e84800 	.word	0x01e84800
 8001d24:	0000ffef 	.word	0x0000ffef
 8001d28:	003d0900 	.word	0x003d0900

08001d2c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d2c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001d2e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d30:	07da      	lsls	r2, r3, #31
 8001d32:	d506      	bpl.n	8001d42 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001d34:	6801      	ldr	r1, [r0, #0]
 8001d36:	4c28      	ldr	r4, [pc, #160]	; (8001dd8 <UART_AdvFeatureConfig+0xac>)
 8001d38:	684a      	ldr	r2, [r1, #4]
 8001d3a:	4022      	ands	r2, r4
 8001d3c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001d3e:	4322      	orrs	r2, r4
 8001d40:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d42:	079a      	lsls	r2, r3, #30
 8001d44:	d506      	bpl.n	8001d54 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001d46:	6801      	ldr	r1, [r0, #0]
 8001d48:	4c24      	ldr	r4, [pc, #144]	; (8001ddc <UART_AdvFeatureConfig+0xb0>)
 8001d4a:	684a      	ldr	r2, [r1, #4]
 8001d4c:	4022      	ands	r2, r4
 8001d4e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001d50:	4322      	orrs	r2, r4
 8001d52:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001d54:	075a      	lsls	r2, r3, #29
 8001d56:	d506      	bpl.n	8001d66 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001d58:	6801      	ldr	r1, [r0, #0]
 8001d5a:	4c21      	ldr	r4, [pc, #132]	; (8001de0 <UART_AdvFeatureConfig+0xb4>)
 8001d5c:	684a      	ldr	r2, [r1, #4]
 8001d5e:	4022      	ands	r2, r4
 8001d60:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001d62:	4322      	orrs	r2, r4
 8001d64:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001d66:	071a      	lsls	r2, r3, #28
 8001d68:	d506      	bpl.n	8001d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001d6a:	6801      	ldr	r1, [r0, #0]
 8001d6c:	4c1d      	ldr	r4, [pc, #116]	; (8001de4 <UART_AdvFeatureConfig+0xb8>)
 8001d6e:	684a      	ldr	r2, [r1, #4]
 8001d70:	4022      	ands	r2, r4
 8001d72:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001d74:	4322      	orrs	r2, r4
 8001d76:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001d78:	06da      	lsls	r2, r3, #27
 8001d7a:	d506      	bpl.n	8001d8a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001d7c:	6801      	ldr	r1, [r0, #0]
 8001d7e:	4c1a      	ldr	r4, [pc, #104]	; (8001de8 <UART_AdvFeatureConfig+0xbc>)
 8001d80:	688a      	ldr	r2, [r1, #8]
 8001d82:	4022      	ands	r2, r4
 8001d84:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001d86:	4322      	orrs	r2, r4
 8001d88:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001d8a:	069a      	lsls	r2, r3, #26
 8001d8c:	d506      	bpl.n	8001d9c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001d8e:	6801      	ldr	r1, [r0, #0]
 8001d90:	4c16      	ldr	r4, [pc, #88]	; (8001dec <UART_AdvFeatureConfig+0xc0>)
 8001d92:	688a      	ldr	r2, [r1, #8]
 8001d94:	4022      	ands	r2, r4
 8001d96:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001d98:	4322      	orrs	r2, r4
 8001d9a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001d9c:	065a      	lsls	r2, r3, #25
 8001d9e:	d510      	bpl.n	8001dc2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001da0:	6801      	ldr	r1, [r0, #0]
 8001da2:	4d13      	ldr	r5, [pc, #76]	; (8001df0 <UART_AdvFeatureConfig+0xc4>)
 8001da4:	684a      	ldr	r2, [r1, #4]
 8001da6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001da8:	402a      	ands	r2, r5
 8001daa:	4322      	orrs	r2, r4
 8001dac:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001dae:	2280      	movs	r2, #128	; 0x80
 8001db0:	0352      	lsls	r2, r2, #13
 8001db2:	4294      	cmp	r4, r2
 8001db4:	d105      	bne.n	8001dc2 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001db6:	684a      	ldr	r2, [r1, #4]
 8001db8:	4c0e      	ldr	r4, [pc, #56]	; (8001df4 <UART_AdvFeatureConfig+0xc8>)
 8001dba:	4022      	ands	r2, r4
 8001dbc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001dbe:	4322      	orrs	r2, r4
 8001dc0:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001dc2:	061b      	lsls	r3, r3, #24
 8001dc4:	d506      	bpl.n	8001dd4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001dc6:	6802      	ldr	r2, [r0, #0]
 8001dc8:	490b      	ldr	r1, [pc, #44]	; (8001df8 <UART_AdvFeatureConfig+0xcc>)
 8001dca:	6853      	ldr	r3, [r2, #4]
 8001dcc:	400b      	ands	r3, r1
 8001dce:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	6053      	str	r3, [r2, #4]
  }
}
 8001dd4:	bd30      	pop	{r4, r5, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	fffdffff 	.word	0xfffdffff
 8001ddc:	fffeffff 	.word	0xfffeffff
 8001de0:	fffbffff 	.word	0xfffbffff
 8001de4:	ffff7fff 	.word	0xffff7fff
 8001de8:	ffffefff 	.word	0xffffefff
 8001dec:	ffffdfff 	.word	0xffffdfff
 8001df0:	ffefffff 	.word	0xffefffff
 8001df4:	ff9fffff 	.word	0xff9fffff
 8001df8:	fff7ffff 	.word	0xfff7ffff

08001dfc <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dfe:	0004      	movs	r4, r0
 8001e00:	000e      	movs	r6, r1
 8001e02:	0015      	movs	r5, r2
 8001e04:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e06:	6822      	ldr	r2, [r4, #0]
 8001e08:	69d3      	ldr	r3, [r2, #28]
 8001e0a:	4033      	ands	r3, r6
 8001e0c:	1b9b      	subs	r3, r3, r6
 8001e0e:	4259      	negs	r1, r3
 8001e10:	414b      	adcs	r3, r1
 8001e12:	42ab      	cmp	r3, r5
 8001e14:	d001      	beq.n	8001e1a <UART_WaitOnFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001e16:	2000      	movs	r0, #0
 8001e18:	e01b      	b.n	8001e52 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8001e1a:	9b06      	ldr	r3, [sp, #24]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	d0f3      	beq.n	8001e08 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e20:	f7fe fb48 	bl	80004b4 <HAL_GetTick>
 8001e24:	9b06      	ldr	r3, [sp, #24]
 8001e26:	1bc0      	subs	r0, r0, r7
 8001e28:	4298      	cmp	r0, r3
 8001e2a:	d801      	bhi.n	8001e30 <UART_WaitOnFlagUntilTimeout+0x34>
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1ea      	bne.n	8001e06 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e30:	6823      	ldr	r3, [r4, #0]
 8001e32:	4908      	ldr	r1, [pc, #32]	; (8001e54 <UART_WaitOnFlagUntilTimeout+0x58>)
 8001e34:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001e36:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e38:	400a      	ands	r2, r1
 8001e3a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	31a3      	adds	r1, #163	; 0xa3
 8001e40:	31ff      	adds	r1, #255	; 0xff
 8001e42:	438a      	bics	r2, r1
 8001e44:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001e46:	2320      	movs	r3, #32
 8001e48:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001e4a:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	3470      	adds	r4, #112	; 0x70
 8001e50:	7023      	strb	r3, [r4, #0]
}
 8001e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e54:	fffffe5f 	.word	0xfffffe5f

08001e58 <UART_CheckIdleState>:
{
 8001e58:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e5a:	2600      	movs	r6, #0
{
 8001e5c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e5e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001e60:	f7fe fb28 	bl	80004b4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e64:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001e66:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	071b      	lsls	r3, r3, #28
 8001e6c:	d415      	bmi.n	8001e9a <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	075b      	lsls	r3, r3, #29
 8001e74:	d50a      	bpl.n	8001e8c <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <UART_CheckIdleState+0x5c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	03c9      	lsls	r1, r1, #15
 8001e80:	002b      	movs	r3, r5
 8001e82:	0020      	movs	r0, r4
 8001e84:	f7ff ffba 	bl	8001dfc <UART_WaitOnFlagUntilTimeout>
 8001e88:	2800      	cmp	r0, #0
 8001e8a:	d111      	bne.n	8001eb0 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8001e8c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001e8e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001e90:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001e92:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8001e94:	3470      	adds	r4, #112	; 0x70
 8001e96:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8001e98:	e00b      	b.n	8001eb2 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e9a:	2180      	movs	r1, #128	; 0x80
 8001e9c:	4b05      	ldr	r3, [pc, #20]	; (8001eb4 <UART_CheckIdleState+0x5c>)
 8001e9e:	0032      	movs	r2, r6
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	0389      	lsls	r1, r1, #14
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	0020      	movs	r0, r4
 8001ea8:	f7ff ffa8 	bl	8001dfc <UART_WaitOnFlagUntilTimeout>
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d0de      	beq.n	8001e6e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001eb0:	2003      	movs	r0, #3
}
 8001eb2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8001eb4:	01ffffff 	.word	0x01ffffff

08001eb8 <HAL_UART_Init>:
{
 8001eb8:	b510      	push	{r4, lr}
 8001eba:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001ebc:	d101      	bne.n	8001ec2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
}
 8001ec0:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8001ec2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d104      	bne.n	8001ed2 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8001ec8:	0002      	movs	r2, r0
 8001eca:	3270      	adds	r2, #112	; 0x70
 8001ecc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001ece:	f001 fc17 	bl	8003700 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001ed2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ed8:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001eda:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001edc:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001ede:	438b      	bics	r3, r1
 8001ee0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ee2:	f7ff fe01 	bl	8001ae8 <UART_SetConfig>
 8001ee6:	2801      	cmp	r0, #1
 8001ee8:	d0e9      	beq.n	8001ebe <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001eea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d002      	beq.n	8001ef6 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8001ef0:	0020      	movs	r0, r4
 8001ef2:	f7ff ff1b 	bl	8001d2c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	4907      	ldr	r1, [pc, #28]	; (8001f18 <HAL_UART_Init+0x60>)
 8001efa:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8001efc:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001efe:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f00:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f04:	689a      	ldr	r2, [r3, #8]
 8001f06:	438a      	bics	r2, r1
 8001f08:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	6819      	ldr	r1, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001f12:	f7ff ffa1 	bl	8001e58 <UART_CheckIdleState>
 8001f16:	e7d3      	b.n	8001ec0 <HAL_UART_Init+0x8>
 8001f18:	ffffb7ff 	.word	0xffffb7ff

08001f1c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8001f1c:	b510      	push	{r4, lr}
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8001f1e:	287f      	cmp	r0, #127	; 0x7f
 8001f20:	d907      	bls.n	8001f32 <ff_convert+0x16>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8001f22:	2900      	cmp	r1, #0
 8001f24:	d006      	beq.n	8001f34 <ff_convert+0x18>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8001f26:	28ff      	cmp	r0, #255	; 0xff
 8001f28:	d811      	bhi.n	8001f4e <ff_convert+0x32>
 8001f2a:	3880      	subs	r0, #128	; 0x80
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <ff_convert+0x38>)
 8001f2e:	0040      	lsls	r0, r0, #1
 8001f30:	5ac0      	ldrh	r0, [r0, r3]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 8001f32:	bd10      	pop	{r4, pc}
				if (chr == Tbl[c]) break;
 8001f34:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <ff_convert+0x38>)
 8001f36:	004c      	lsls	r4, r1, #1
 8001f38:	5b14      	ldrh	r4, [r2, r4]
 8001f3a:	b28b      	uxth	r3, r1
 8001f3c:	4284      	cmp	r4, r0
 8001f3e:	d003      	beq.n	8001f48 <ff_convert+0x2c>
 8001f40:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 8001f42:	2980      	cmp	r1, #128	; 0x80
 8001f44:	d1f7      	bne.n	8001f36 <ff_convert+0x1a>
 8001f46:	000b      	movs	r3, r1
			c = (c + 0x80) & 0xFF;
 8001f48:	3380      	adds	r3, #128	; 0x80
 8001f4a:	b2d8      	uxtb	r0, r3
 8001f4c:	e7f1      	b.n	8001f32 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8001f4e:	2000      	movs	r0, #0
 8001f50:	e7ef      	b.n	8001f32 <ff_convert+0x16>
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	0800395e 	.word	0x0800395e

08001f58 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted */
)
{
 8001f58:	b5f0      	push	{r4, r5, r6, r7, lr}
									0xFF21,0xFF22,0xFF23,0xFF24,0xFF25,0xFF26,0xFF27,0xFF28,0xFF29,0xFF2A,0xFF2B,0xFF2C,0xFF2D,0xFF2E,0xFF2F,0xFF30,0xFF31,0xFF32,0xFF33,0xFF34,0xFF35,0xFF36,0xFF37,0xFF38,0xFF39,0xFF3A
	};
	UINT i, n, hi, li;


	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 8001f5a:	287f      	cmp	r0, #127	; 0x7f
 8001f5c:	d806      	bhi.n	8001f6c <ff_wtoupper+0x14>
		if (chr >= 0x61 && chr <= 0x7A) chr -= 0x20;
 8001f5e:	0003      	movs	r3, r0
 8001f60:	3b61      	subs	r3, #97	; 0x61
 8001f62:	2b19      	cmp	r3, #25
 8001f64:	d801      	bhi.n	8001f6a <ff_wtoupper+0x12>
 8001f66:	3820      	subs	r0, #32
 8001f68:	b280      	uxth	r0, r0
		} while (--n);
		if (n) chr = upper[i];
	}

	return chr;
}
 8001f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 8001f6c:	25f7      	movs	r5, #247	; 0xf7
 8001f6e:	220c      	movs	r2, #12
 8001f70:	2100      	movs	r1, #0
			if (chr == lower[i]) break;
 8001f72:	4e0a      	ldr	r6, [pc, #40]	; (8001f9c <ff_wtoupper+0x44>)
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 8001f74:	006d      	lsls	r5, r5, #1
			i = li + (hi - li) / 2;
 8001f76:	1a6b      	subs	r3, r5, r1
 8001f78:	085b      	lsrs	r3, r3, #1
 8001f7a:	185b      	adds	r3, r3, r1
			if (chr == lower[i]) break;
 8001f7c:	005c      	lsls	r4, r3, #1
 8001f7e:	5ba7      	ldrh	r7, [r4, r6]
 8001f80:	4287      	cmp	r7, r0
 8001f82:	d007      	beq.n	8001f94 <ff_wtoupper+0x3c>
			if (chr > lower[i]) li = i; else hi = i;
 8001f84:	d304      	bcc.n	8001f90 <ff_wtoupper+0x38>
			i = li + (hi - li) / 2;
 8001f86:	001d      	movs	r5, r3
 8001f88:	3a01      	subs	r2, #1
		} while (--n);
 8001f8a:	2a00      	cmp	r2, #0
 8001f8c:	d1f3      	bne.n	8001f76 <ff_wtoupper+0x1e>
 8001f8e:	e7ec      	b.n	8001f6a <ff_wtoupper+0x12>
			i = li + (hi - li) / 2;
 8001f90:	0019      	movs	r1, r3
 8001f92:	e7f9      	b.n	8001f88 <ff_wtoupper+0x30>
		if (n) chr = upper[i];
 8001f94:	4b02      	ldr	r3, [pc, #8]	; (8001fa0 <ff_wtoupper+0x48>)
 8001f96:	5ae0      	ldrh	r0, [r4, r3]
	return chr;
 8001f98:	e7e7      	b.n	8001f6a <ff_wtoupper+0x12>
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	08003a5e 	.word	0x08003a5e
 8001fa0:	08003e3a 	.word	0x08003e3a

08001fa4 <disk_status>:

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
	if (SD_ff_hw.initialized)
 8001fa4:	4b02      	ldr	r3, [pc, #8]	; (8001fb0 <disk_status+0xc>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	4243      	negs	r3, r0
 8001faa:	4158      	adcs	r0, r3
 8001fac:	b2c0      	uxtb	r0, r0
		return 0;

	return STA_NOINIT;
}
 8001fae:	4770      	bx	lr
 8001fb0:	20000230 	.word	0x20000230

08001fb4 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001fb4:	b510      	push	{r4, lr}
	if (hwif_init(&SD_ff_hw) == 0)
 8001fb6:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <disk_initialize+0x10>)
 8001fb8:	f000 fa60 	bl	800247c <hwif_init>
 8001fbc:	1e43      	subs	r3, r0, #1
 8001fbe:	4198      	sbcs	r0, r3
		return 0;

	return STA_NOINIT;
}
 8001fc0:	b2c0      	uxtb	r0, r0
 8001fc2:	bd10      	pop	{r4, pc}
 8001fc4:	20000230 	.word	0x20000230

08001fc8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001fc8:	b570      	push	{r4, r5, r6, lr}
 8001fca:	0014      	movs	r4, r2
 8001fcc:	000d      	movs	r5, r1
 8001fce:	189e      	adds	r6, r3, r2
	int i;

	for (i=0; i<count; i++)
 8001fd0:	42b4      	cmp	r4, r6
 8001fd2:	d101      	bne.n	8001fd8 <disk_read+0x10>
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
			return RES_ERROR;

	return RES_OK;
 8001fd4:	2000      	movs	r0, #0
}
 8001fd6:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
 8001fd8:	002a      	movs	r2, r5
 8001fda:	0021      	movs	r1, r4
 8001fdc:	4805      	ldr	r0, [pc, #20]	; (8001ff4 <disk_read+0x2c>)
 8001fde:	f000 faf3 	bl	80025c8 <sd_read>
 8001fe2:	2380      	movs	r3, #128	; 0x80
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	3401      	adds	r4, #1
 8001fe8:	18ed      	adds	r5, r5, r3
 8001fea:	2800      	cmp	r0, #0
 8001fec:	d0f0      	beq.n	8001fd0 <disk_read+0x8>
			return RES_ERROR;
 8001fee:	2001      	movs	r0, #1
 8001ff0:	e7f1      	b.n	8001fd6 <disk_read+0xe>
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	20000230 	.word	0x20000230

08001ff8 <crc7_one>:
	int i;
	const uint8_t g = 0x89;
	t ^= data;
	for (i=0; i<8; i++) {
		if (t & 0x80)
			t ^= g;
 8001ff8:	2277      	movs	r2, #119	; 0x77
	t ^= data;
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	4048      	eors	r0, r1
			t ^= g;
 8001ffe:	4252      	negs	r2, r2
		if (t & 0x80)
 8002000:	b241      	sxtb	r1, r0
 8002002:	2900      	cmp	r1, #0
 8002004:	da01      	bge.n	800200a <crc7_one+0x12>
			t ^= g;
 8002006:	4050      	eors	r0, r2
 8002008:	b2c0      	uxtb	r0, r0
		t <<= 1;
 800200a:	0040      	lsls	r0, r0, #1
 800200c:	3b01      	subs	r3, #1
 800200e:	b2c0      	uxtb	r0, r0
	for (i=0; i<8; i++) {
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f5      	bne.n	8002000 <crc7_one+0x8>
	}
	return t;
}
 8002014:	4770      	bx	lr
	...

08002018 <spi_txrx>:
{
 8002018:	b510      	push	{r4, lr}
	uint8_t out = 0;
 800201a:	2417      	movs	r4, #23
 800201c:	2300      	movs	r3, #0
{
 800201e:	210f      	movs	r1, #15
 8002020:	b086      	sub	sp, #24
	uint8_t out = 0;
 8002022:	446c      	add	r4, sp
 8002024:	7023      	strb	r3, [r4, #0]
{
 8002026:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8002028:	3b01      	subs	r3, #1
{
 800202a:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 800202c:	0022      	movs	r2, r4
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	4803      	ldr	r0, [pc, #12]	; (8002040 <spi_txrx+0x28>)
 8002032:	3302      	adds	r3, #2
 8002034:	f7ff faec 	bl	8001610 <HAL_SPI_TransmitReceive>
	return out;
 8002038:	7820      	ldrb	r0, [r4, #0]
}
 800203a:	b006      	add	sp, #24
 800203c:	bd10      	pop	{r4, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	20000b2c 	.word	0x20000b2c

08002044 <sd_cmd>:


/*** sd functions - on top of spi code ***/

static void sd_cmd(uint8_t cmd, uint32_t arg)
{
 8002044:	b570      	push	{r4, r5, r6, lr}
	uint8_t crc = 0;
	spi_txrx(0x40 | cmd);
 8002046:	2540      	movs	r5, #64	; 0x40
 8002048:	4305      	orrs	r5, r0
 800204a:	0028      	movs	r0, r5
{
 800204c:	000c      	movs	r4, r1
	spi_txrx(0x40 | cmd);
 800204e:	f7ff ffe3 	bl	8002018 <spi_txrx>
	crc = crc7_one(crc, 0x40 | cmd);
 8002052:	0029      	movs	r1, r5
 8002054:	2000      	movs	r0, #0
 8002056:	f7ff ffcf 	bl	8001ff8 <crc7_one>
 800205a:	0006      	movs	r6, r0
	spi_txrx(arg >> 24);
 800205c:	0e25      	lsrs	r5, r4, #24
 800205e:	0028      	movs	r0, r5
 8002060:	f7ff ffda 	bl	8002018 <spi_txrx>
	crc = crc7_one(crc, arg >> 24);
 8002064:	0029      	movs	r1, r5
 8002066:	0030      	movs	r0, r6
 8002068:	f7ff ffc6 	bl	8001ff8 <crc7_one>
 800206c:	0006      	movs	r6, r0
	spi_txrx(arg >> 16);
 800206e:	0c25      	lsrs	r5, r4, #16
 8002070:	b2ed      	uxtb	r5, r5
 8002072:	0028      	movs	r0, r5
 8002074:	f7ff ffd0 	bl	8002018 <spi_txrx>
	crc = crc7_one(crc, arg >> 16);
 8002078:	0029      	movs	r1, r5
 800207a:	0030      	movs	r0, r6
 800207c:	f7ff ffbc 	bl	8001ff8 <crc7_one>
 8002080:	0006      	movs	r6, r0
	spi_txrx(arg >> 8);
 8002082:	0a25      	lsrs	r5, r4, #8
 8002084:	b2ed      	uxtb	r5, r5
 8002086:	0028      	movs	r0, r5
 8002088:	f7ff ffc6 	bl	8002018 <spi_txrx>
	crc = crc7_one(crc, arg >> 8);
 800208c:	0029      	movs	r1, r5
 800208e:	0030      	movs	r0, r6
 8002090:	f7ff ffb2 	bl	8001ff8 <crc7_one>
 8002094:	0005      	movs	r5, r0
	spi_txrx(arg);
 8002096:	b2e4      	uxtb	r4, r4
 8002098:	0020      	movs	r0, r4
 800209a:	f7ff ffbd 	bl	8002018 <spi_txrx>
	crc = crc7_one(crc, arg);
 800209e:	0021      	movs	r1, r4
 80020a0:	0028      	movs	r0, r5
 80020a2:	f7ff ffa9 	bl	8001ff8 <crc7_one>
 80020a6:	0003      	movs	r3, r0
	//spi_txrx(0x95);
	spi_txrx(crc | 0x1);	/* crc7, for cmd0 */
 80020a8:	2001      	movs	r0, #1
 80020aa:	4318      	orrs	r0, r3
 80020ac:	b2c0      	uxtb	r0, r0
 80020ae:	f7ff ffb3 	bl	8002018 <spi_txrx>
}
 80020b2:	bd70      	pop	{r4, r5, r6, pc}

080020b4 <sd_get_r1>:

static uint8_t sd_get_r1()
{
 80020b4:	b510      	push	{r4, lr}
	int tries = 1000;
	uint8_t r;

	while (tries--) {
 80020b6:	4c05      	ldr	r4, [pc, #20]	; (80020cc <sd_get_r1+0x18>)
 80020b8:	3c01      	subs	r4, #1
		r = spi_txrx(0xff);
 80020ba:	20ff      	movs	r0, #255	; 0xff
	while (tries--) {
 80020bc:	2c00      	cmp	r4, #0
 80020be:	d003      	beq.n	80020c8 <sd_get_r1+0x14>
		r = spi_txrx(0xff);
 80020c0:	f7ff ffaa 	bl	8002018 <spi_txrx>
		if ((r & 0x80) == 0)
 80020c4:	0603      	lsls	r3, r0, #24
 80020c6:	d4f7      	bmi.n	80020b8 <sd_get_r1+0x4>
			return r;
	}
	return 0xff;
}
 80020c8:	bd10      	pop	{r4, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	000003e9 	.word	0x000003e9

080020d0 <sd_nec>:


/* Nec (=Ncr? which is limited to [0,8]) dummy bytes before lowering CS,
 * as described in sandisk doc, 5.4. */
static void sd_nec()
{
 80020d0:	b510      	push	{r4, lr}
 80020d2:	2408      	movs	r4, #8
	int i;
	for (i=0; i<8; i++)
		spi_txrx(0xff);
 80020d4:	20ff      	movs	r0, #255	; 0xff
 80020d6:	3c01      	subs	r4, #1
 80020d8:	f7ff ff9e 	bl	8002018 <spi_txrx>
	for (i=0; i<8; i++)
 80020dc:	2c00      	cmp	r4, #0
 80020de:	d1f9      	bne.n	80020d4 <sd_nec+0x4>
}
 80020e0:	bd10      	pop	{r4, pc}

080020e2 <sd_get_r7>:
{
 80020e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e4:	0006      	movs	r6, r0
	r = sd_get_r1();
 80020e6:	f7ff ffe5 	bl	80020b4 <sd_get_r1>
 80020ea:	0005      	movs	r5, r0
	if (r != 0x01)
 80020ec:	2801      	cmp	r0, #1
 80020ee:	d113      	bne.n	8002118 <sd_get_r7+0x36>
	r = spi_txrx(0xff) << 24;
 80020f0:	20ff      	movs	r0, #255	; 0xff
 80020f2:	f7ff ff91 	bl	8002018 <spi_txrx>
 80020f6:	0604      	lsls	r4, r0, #24
	r |= spi_txrx(0xff) << 16;
 80020f8:	20ff      	movs	r0, #255	; 0xff
 80020fa:	f7ff ff8d 	bl	8002018 <spi_txrx>
 80020fe:	0407      	lsls	r7, r0, #16
	r |= spi_txrx(0xff) << 8;
 8002100:	20ff      	movs	r0, #255	; 0xff
 8002102:	f7ff ff89 	bl	8002018 <spi_txrx>
	r |= spi_txrx(0xff) << 16;
 8002106:	4327      	orrs	r7, r4
	r |= spi_txrx(0xff) << 8;
 8002108:	0004      	movs	r4, r0
	r |= spi_txrx(0xff);
 800210a:	20ff      	movs	r0, #255	; 0xff
 800210c:	f7ff ff84 	bl	8002018 <spi_txrx>
	r |= spi_txrx(0xff) << 8;
 8002110:	0224      	lsls	r4, r4, #8
 8002112:	4307      	orrs	r7, r0
	r |= spi_txrx(0xff);
 8002114:	433c      	orrs	r4, r7
	*r7 = r;
 8002116:	6034      	str	r4, [r6, #0]
}
 8002118:	0028      	movs	r0, r5
 800211a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800211c <sd_read_status.isra.2>:

static int sd_read_status(hwif *hw)
{
	uint16_t r2;

	spi_cs_low();
 800211c:	20a0      	movs	r0, #160	; 0xa0
static int sd_read_status(hwif *hw)
 800211e:	b570      	push	{r4, r5, r6, lr}
	spi_cs_low();
 8002120:	2200      	movs	r2, #0
 8002122:	2110      	movs	r1, #16
 8002124:	05c0      	lsls	r0, r0, #23
 8002126:	f7fe fbc9 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(13, 0);
 800212a:	2100      	movs	r1, #0
 800212c:	200d      	movs	r0, #13
 800212e:	f7ff ff89 	bl	8002044 <sd_cmd>
 8002132:	4d0b      	ldr	r5, [pc, #44]	; (8002160 <sd_read_status.isra.2+0x44>)
 8002134:	3d01      	subs	r5, #1
	while (tries--) {
 8002136:	2d00      	cmp	r5, #0
 8002138:	d109      	bne.n	800214e <sd_read_status.isra.2+0x32>
	r2 = sd_get_r2();
	sd_nec();
 800213a:	f7ff ffc9 	bl	80020d0 <sd_nec>
	spi_cs_high();
 800213e:	20a0      	movs	r0, #160	; 0xa0
 8002140:	2201      	movs	r2, #1
 8002142:	2110      	movs	r1, #16
 8002144:	05c0      	lsls	r0, r0, #23
 8002146:	f7fe fbb9 	bl	80008bc <HAL_GPIO_WritePin>
	if (r2 & 0x8000)
		return -1;
	if (r2)

	return 0;
}
 800214a:	2000      	movs	r0, #0
 800214c:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 800214e:	20ff      	movs	r0, #255	; 0xff
 8002150:	f7ff ff62 	bl	8002018 <spi_txrx>
		if ((r & 0x80) == 0)
 8002154:	0603      	lsls	r3, r0, #24
 8002156:	d4ed      	bmi.n	8002134 <sd_read_status.isra.2+0x18>
	r = r<<8 | spi_txrx(0xff);
 8002158:	20ff      	movs	r0, #255	; 0xff
 800215a:	f7ff ff5d 	bl	8002018 <spi_txrx>
 800215e:	e7ec      	b.n	800213a <sd_read_status.isra.2+0x1e>
 8002160:	000003e9 	.word	0x000003e9

08002164 <sd_get_data.isra.3>:

/* 0xfe marks data start, then len bytes of data and crc16 */
static int sd_get_data(hwif *hw, uint8_t *buf, int len)
 8002164:	b570      	push	{r4, r5, r6, lr}
 8002166:	0006      	movs	r6, r0
 8002168:	000c      	movs	r4, r1
 800216a:	4d0c      	ldr	r5, [pc, #48]	; (800219c <sd_get_data.isra.3+0x38>)
 800216c:	3d01      	subs	r5, #1
	uint8_t r;
	uint16_t _crc16;
	uint16_t calc_crc;
	int i;

	while (tries--) {
 800216e:	2d00      	cmp	r5, #0
 8002170:	d102      	bne.n	8002178 <sd_get_data.isra.3+0x14>
		r = spi_txrx(0xff);
		if (r == 0xfe)
			break;
	}
	if (tries < 0)
		return -1;
 8002172:	2001      	movs	r0, #1
 8002174:	4240      	negs	r0, r0
	//if (_crc16 != calc_crc) {
	//	return -1;
	//}

	return 0;
}
 8002176:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8002178:	20ff      	movs	r0, #255	; 0xff
 800217a:	f7ff ff4d 	bl	8002018 <spi_txrx>
		if (r == 0xfe)
 800217e:	28fe      	cmp	r0, #254	; 0xfe
 8002180:	d1f4      	bne.n	800216c <sd_get_data.isra.3+0x8>
	dma_complete = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	4d06      	ldr	r5, [pc, #24]	; (80021a0 <sd_get_data.isra.3+0x3c>)
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8002186:	b2a2      	uxth	r2, r4
 8002188:	0031      	movs	r1, r6
 800218a:	4806      	ldr	r0, [pc, #24]	; (80021a4 <sd_get_data.isra.3+0x40>)
	dma_complete = 0;
 800218c:	702b      	strb	r3, [r5, #0]
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 800218e:	f7ff fbbf 	bl	8001910 <HAL_SPI_Receive_DMA>
	while (dma_complete == 0);
 8002192:	782b      	ldrb	r3, [r5, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0fc      	beq.n	8002192 <sd_get_data.isra.3+0x2e>
 8002198:	2000      	movs	r0, #0
 800219a:	e7ec      	b.n	8002176 <sd_get_data.isra.3+0x12>
 800219c:	00004e21 	.word	0x00004e21
 80021a0:	20000020 	.word	0x20000020
 80021a4:	20000b2c 	.word	0x20000b2c

080021a8 <sd_readsector.isra.6>:

	return 0;
}


static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 80021a8:	b570      	push	{r4, r5, r6, lr}
 80021aa:	0005      	movs	r5, r0
{
	int r;

	spi_cs_low();
 80021ac:	20a0      	movs	r0, #160	; 0xa0
static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 80021ae:	000c      	movs	r4, r1
 80021b0:	0016      	movs	r6, r2
	spi_cs_low();
 80021b2:	2110      	movs	r1, #16
 80021b4:	2200      	movs	r2, #0
 80021b6:	05c0      	lsls	r0, r0, #23
 80021b8:	f7fe fb80 	bl	80008bc <HAL_GPIO_WritePin>
	if (hw->capabilities & CAP_SDHC)
 80021bc:	682b      	ldr	r3, [r5, #0]
		sd_cmd(17, address); /* read single block */
 80021be:	0021      	movs	r1, r4
	if (hw->capabilities & CAP_SDHC)
 80021c0:	079b      	lsls	r3, r3, #30
 80021c2:	d400      	bmi.n	80021c6 <sd_readsector.isra.6+0x1e>
	else
		sd_cmd(17, address*512); /* read single block */
 80021c4:	0261      	lsls	r1, r4, #9
 80021c6:	2011      	movs	r0, #17
 80021c8:	f7ff ff3c 	bl	8002044 <sd_cmd>

	r = sd_get_r1();
 80021cc:	f7ff ff72 	bl	80020b4 <sd_get_r1>
	if (r == 0xff) {
 80021d0:	28ff      	cmp	r0, #255	; 0xff
 80021d2:	d108      	bne.n	80021e6 <sd_readsector.isra.6+0x3e>
		spi_cs_high();
 80021d4:	20a0      	movs	r0, #160	; 0xa0
 80021d6:	2201      	movs	r2, #1
 80021d8:	05c0      	lsls	r0, r0, #23
 80021da:	2110      	movs	r1, #16
 80021dc:	f7fe fb6e 	bl	80008bc <HAL_GPIO_WritePin>
		r = -1;
 80021e0:	2001      	movs	r0, #1

	r = sd_get_data(hw, buf, 512);
	sd_nec();
	spi_cs_high();
	if (r == -1) {
		r = -3;
 80021e2:	4240      	negs	r0, r0
	}

	return 0;
 fail:
	return r;
}
 80021e4:	bd70      	pop	{r4, r5, r6, pc}
	if (r & 0xfe) {
 80021e6:	2501      	movs	r5, #1
 80021e8:	43a8      	bics	r0, r5
 80021ea:	b2c4      	uxtb	r4, r0
 80021ec:	2c00      	cmp	r4, #0
 80021ee:	d007      	beq.n	8002200 <sd_readsector.isra.6+0x58>
		spi_cs_high();
 80021f0:	20a0      	movs	r0, #160	; 0xa0
 80021f2:	002a      	movs	r2, r5
 80021f4:	05c0      	lsls	r0, r0, #23
 80021f6:	2110      	movs	r1, #16
 80021f8:	f7fe fb60 	bl	80008bc <HAL_GPIO_WritePin>
		r = -2;
 80021fc:	2002      	movs	r0, #2
 80021fe:	e7f0      	b.n	80021e2 <sd_readsector.isra.6+0x3a>
	r = sd_get_data(hw, buf, 512);
 8002200:	2180      	movs	r1, #128	; 0x80
 8002202:	0030      	movs	r0, r6
 8002204:	0089      	lsls	r1, r1, #2
 8002206:	f7ff ffad 	bl	8002164 <sd_get_data.isra.3>
 800220a:	0006      	movs	r6, r0
	sd_nec();
 800220c:	f7ff ff60 	bl	80020d0 <sd_nec>
	spi_cs_high();
 8002210:	20a0      	movs	r0, #160	; 0xa0
 8002212:	002a      	movs	r2, r5
 8002214:	05c0      	lsls	r0, r0, #23
 8002216:	2110      	movs	r1, #16
 8002218:	f7fe fb50 	bl	80008bc <HAL_GPIO_WritePin>
	return 0;
 800221c:	0020      	movs	r0, r4
	if (r == -1) {
 800221e:	1c73      	adds	r3, r6, #1
 8002220:	d1e0      	bne.n	80021e4 <sd_readsector.isra.6+0x3c>
		r = -3;
 8002222:	2003      	movs	r0, #3
 8002224:	e7dd      	b.n	80021e2 <sd_readsector.isra.6+0x3a>
	...

08002228 <sd_init.isra.1>:
	hw->capabilities = 0;
 8002228:	2300      	movs	r3, #0
static int sd_init(hwif *hw)
 800222a:	b5f0      	push	{r4, r5, r6, r7, lr}
	hw->capabilities = 0;
 800222c:	6003      	str	r3, [r0, #0]
static int sd_init(hwif *hw)
 800222e:	0004      	movs	r4, r0
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002230:	4890      	ldr	r0, [pc, #576]	; (8002474 <sd_init.isra.1+0x24c>)
 8002232:	3328      	adds	r3, #40	; 0x28
static int sd_init(hwif *hw)
 8002234:	b085      	sub	sp, #20
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002236:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8002238:	f7ff f9aa 	bl	8001590 <HAL_SPI_Init>
	spi_cs_high();
 800223c:	20a0      	movs	r0, #160	; 0xa0
 800223e:	2201      	movs	r2, #1
 8002240:	2110      	movs	r1, #16
 8002242:	05c0      	lsls	r0, r0, #23
 8002244:	f7fe fb3a 	bl	80008bc <HAL_GPIO_WritePin>
 8002248:	250a      	movs	r5, #10
		spi_txrx(0xff);
 800224a:	20ff      	movs	r0, #255	; 0xff
 800224c:	3d01      	subs	r5, #1
 800224e:	f7ff fee3 	bl	8002018 <spi_txrx>
	for (i=0; i<10; i++)
 8002252:	2d00      	cmp	r5, #0
 8002254:	d1f9      	bne.n	800224a <sd_init.isra.1+0x22>
	spi_cs_low();
 8002256:	20a0      	movs	r0, #160	; 0xa0
 8002258:	002a      	movs	r2, r5
 800225a:	2110      	movs	r1, #16
 800225c:	05c0      	lsls	r0, r0, #23
 800225e:	f7fe fb2d 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(0, 0);
 8002262:	0029      	movs	r1, r5
 8002264:	0028      	movs	r0, r5
 8002266:	f7ff feed 	bl	8002044 <sd_cmd>
	r = sd_get_r1();
 800226a:	f7ff ff23 	bl	80020b4 <sd_get_r1>
 800226e:	0006      	movs	r6, r0
	sd_nec();
 8002270:	f7ff ff2e 	bl	80020d0 <sd_nec>
	spi_cs_high();
 8002274:	20a0      	movs	r0, #160	; 0xa0
 8002276:	2201      	movs	r2, #1
 8002278:	2110      	movs	r1, #16
 800227a:	05c0      	lsls	r0, r0, #23
 800227c:	f7fe fb1e 	bl	80008bc <HAL_GPIO_WritePin>
	if (r == 0xff)
 8002280:	2eff      	cmp	r6, #255	; 0xff
 8002282:	d104      	bne.n	800228e <sd_init.isra.1+0x66>
	return -1;
 8002284:	2501      	movs	r5, #1
	return -2;
 8002286:	426d      	negs	r5, r5
}
 8002288:	0028      	movs	r0, r5
 800228a:	b005      	add	sp, #20
 800228c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (r != 0x01) {
 800228e:	2e01      	cmp	r6, #1
 8002290:	d001      	beq.n	8002296 <sd_init.isra.1+0x6e>
	return -2;
 8002292:	2502      	movs	r5, #2
 8002294:	e7f7      	b.n	8002286 <sd_init.isra.1+0x5e>
	spi_cs_low();
 8002296:	20a0      	movs	r0, #160	; 0xa0
 8002298:	002a      	movs	r2, r5
 800229a:	2110      	movs	r1, #16
 800229c:	05c0      	lsls	r0, r0, #23
 800229e:	f7fe fb0d 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(8, 0x1aa /* VHS = 1 */);
 80022a2:	21d5      	movs	r1, #213	; 0xd5
 80022a4:	2008      	movs	r0, #8
 80022a6:	0049      	lsls	r1, r1, #1
 80022a8:	f7ff fecc 	bl	8002044 <sd_cmd>
	r = sd_get_r7(&r7);
 80022ac:	a802      	add	r0, sp, #8
 80022ae:	f7ff ff18 	bl	80020e2 <sd_get_r7>
 80022b2:	0005      	movs	r5, r0
	sd_nec();
 80022b4:	f7ff ff0c 	bl	80020d0 <sd_nec>
	spi_cs_high();
 80022b8:	20a0      	movs	r0, #160	; 0xa0
 80022ba:	0032      	movs	r2, r6
 80022bc:	2110      	movs	r1, #16
 80022be:	05c0      	lsls	r0, r0, #23
 80022c0:	f7fe fafc 	bl	80008bc <HAL_GPIO_WritePin>
	hw->capabilities |= CAP_VER2_00;
 80022c4:	0032      	movs	r2, r6
 80022c6:	6823      	ldr	r3, [r4, #0]
 80022c8:	431a      	orrs	r2, r3
 80022ca:	6022      	str	r2, [r4, #0]
	if (r == 0xff)
 80022cc:	2dff      	cmp	r5, #255	; 0xff
 80022ce:	d0d9      	beq.n	8002284 <sd_init.isra.1+0x5c>
	if (r == 0x01)
 80022d0:	2d01      	cmp	r5, #1
 80022d2:	d003      	beq.n	80022dc <sd_init.isra.1+0xb4>
	else if (r & 0x4) {
 80022d4:	076a      	lsls	r2, r5, #29
 80022d6:	d5dc      	bpl.n	8002292 <sd_init.isra.1+0x6a>
		hw->capabilities &= ~CAP_VER2_00;
 80022d8:	43b3      	bics	r3, r6
 80022da:	6023      	str	r3, [r4, #0]
	spi_cs_low();
 80022dc:	20a0      	movs	r0, #160	; 0xa0
 80022de:	2200      	movs	r2, #0
 80022e0:	2110      	movs	r1, #16
 80022e2:	05c0      	lsls	r0, r0, #23
 80022e4:	f7fe faea 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(58, 0);
 80022e8:	2100      	movs	r1, #0
 80022ea:	203a      	movs	r0, #58	; 0x3a
 80022ec:	f7ff feaa 	bl	8002044 <sd_cmd>
	r = sd_get_r3(&r3);
 80022f0:	a803      	add	r0, sp, #12
 80022f2:	f7ff fef6 	bl	80020e2 <sd_get_r7>
 80022f6:	0005      	movs	r5, r0
	sd_nec();
 80022f8:	f7ff feea 	bl	80020d0 <sd_nec>
	spi_cs_high();
 80022fc:	20a0      	movs	r0, #160	; 0xa0
 80022fe:	2201      	movs	r2, #1
 8002300:	2110      	movs	r1, #16
 8002302:	05c0      	lsls	r0, r0, #23
 8002304:	f7fe fada 	bl	80008bc <HAL_GPIO_WritePin>
	if (r == 0xff)
 8002308:	2dff      	cmp	r5, #255	; 0xff
 800230a:	d0bb      	beq.n	8002284 <sd_init.isra.1+0x5c>
	if (r != 0x01 && !(r & 0x4)) { /* allow it to not be implemented - old cards */
 800230c:	2d01      	cmp	r5, #1
 800230e:	d001      	beq.n	8002314 <sd_init.isra.1+0xec>
 8002310:	076b      	lsls	r3, r5, #29
 8002312:	d5be      	bpl.n	8002292 <sd_init.isra.1+0x6a>
	uint32_t hcs = 0;
 8002314:	2301      	movs	r3, #1
		spi_cs_low();
 8002316:	27a0      	movs	r7, #160	; 0xa0
	uint32_t hcs = 0;
 8002318:	6822      	ldr	r2, [r4, #0]
		spi_cs_low();
 800231a:	05ff      	lsls	r7, r7, #23
	uint32_t hcs = 0;
 800231c:	4013      	ands	r3, r2
 800231e:	079b      	lsls	r3, r3, #30
 8002320:	9301      	str	r3, [sp, #4]
		hcs = 1<<30;
 8002322:	4b55      	ldr	r3, [pc, #340]	; (8002478 <sd_init.isra.1+0x250>)
 8002324:	9300      	str	r3, [sp, #0]
		spi_cs_low();
 8002326:	2200      	movs	r2, #0
 8002328:	2110      	movs	r1, #16
 800232a:	0038      	movs	r0, r7
 800232c:	f7fe fac6 	bl	80008bc <HAL_GPIO_WritePin>
		sd_cmd(55, 0);
 8002330:	2100      	movs	r1, #0
 8002332:	2037      	movs	r0, #55	; 0x37
 8002334:	f7ff fe86 	bl	8002044 <sd_cmd>
		r = sd_get_r1();
 8002338:	f7ff febc 	bl	80020b4 <sd_get_r1>
 800233c:	0005      	movs	r5, r0
		sd_nec();
 800233e:	f7ff fec7 	bl	80020d0 <sd_nec>
		spi_cs_high();
 8002342:	2201      	movs	r2, #1
 8002344:	2110      	movs	r1, #16
 8002346:	0038      	movs	r0, r7
 8002348:	f7fe fab8 	bl	80008bc <HAL_GPIO_WritePin>
		if (r == 0xff)
 800234c:	2dff      	cmp	r5, #255	; 0xff
 800234e:	d099      	beq.n	8002284 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 8002350:	2601      	movs	r6, #1
 8002352:	43b5      	bics	r5, r6
 8002354:	b2ea      	uxtb	r2, r5
 8002356:	2a00      	cmp	r2, #0
 8002358:	d19b      	bne.n	8002292 <sd_init.isra.1+0x6a>
		spi_cs_low();
 800235a:	2110      	movs	r1, #16
 800235c:	0038      	movs	r0, r7
 800235e:	f7fe faad 	bl	80008bc <HAL_GPIO_WritePin>
		sd_cmd(41, hcs);
 8002362:	9901      	ldr	r1, [sp, #4]
 8002364:	2029      	movs	r0, #41	; 0x29
 8002366:	f7ff fe6d 	bl	8002044 <sd_cmd>
		r = sd_get_r1();
 800236a:	f7ff fea3 	bl	80020b4 <sd_get_r1>
 800236e:	0005      	movs	r5, r0
		sd_nec();
 8002370:	f7ff feae 	bl	80020d0 <sd_nec>
		spi_cs_high();
 8002374:	0032      	movs	r2, r6
 8002376:	2110      	movs	r1, #16
 8002378:	0038      	movs	r0, r7
 800237a:	f7fe fa9f 	bl	80008bc <HAL_GPIO_WritePin>
		if (r == 0xff)
 800237e:	2dff      	cmp	r5, #255	; 0xff
 8002380:	d100      	bne.n	8002384 <sd_init.isra.1+0x15c>
 8002382:	e77f      	b.n	8002284 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 8002384:	002b      	movs	r3, r5
 8002386:	43b3      	bics	r3, r6
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d181      	bne.n	8002292 <sd_init.isra.1+0x6a>
	} while (r != 0 && tries--);
 800238e:	2d00      	cmp	r5, #0
 8002390:	d021      	beq.n	80023d6 <sd_init.isra.1+0x1ae>
 8002392:	9b00      	ldr	r3, [sp, #0]
 8002394:	3b01      	subs	r3, #1
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1c4      	bne.n	8002326 <sd_init.isra.1+0xfe>
 800239c:	e779      	b.n	8002292 <sd_init.isra.1+0x6a>
		spi_cs_low();
 800239e:	20a0      	movs	r0, #160	; 0xa0
 80023a0:	2110      	movs	r1, #16
 80023a2:	05c0      	lsls	r0, r0, #23
 80023a4:	f7fe fa8a 	bl	80008bc <HAL_GPIO_WritePin>
		sd_cmd(16, 512);
 80023a8:	2180      	movs	r1, #128	; 0x80
 80023aa:	2010      	movs	r0, #16
 80023ac:	0089      	lsls	r1, r1, #2
 80023ae:	f7ff fe49 	bl	8002044 <sd_cmd>
		r = sd_get_r1();
 80023b2:	f7ff fe7f 	bl	80020b4 <sd_get_r1>
 80023b6:	0004      	movs	r4, r0
		sd_nec();
 80023b8:	f7ff fe8a 	bl	80020d0 <sd_nec>
		spi_cs_high();
 80023bc:	20a0      	movs	r0, #160	; 0xa0
 80023be:	2201      	movs	r2, #1
 80023c0:	2110      	movs	r1, #16
 80023c2:	05c0      	lsls	r0, r0, #23
 80023c4:	f7fe fa7a 	bl	80008bc <HAL_GPIO_WritePin>
		if (r == 0xff)
 80023c8:	2cff      	cmp	r4, #255	; 0xff
 80023ca:	d100      	bne.n	80023ce <sd_init.isra.1+0x1a6>
 80023cc:	e75a      	b.n	8002284 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 80023ce:	23fe      	movs	r3, #254	; 0xfe
 80023d0:	421c      	tst	r4, r3
 80023d2:	d02d      	beq.n	8002430 <sd_init.isra.1+0x208>
 80023d4:	e75d      	b.n	8002292 <sd_init.isra.1+0x6a>
	if (hw->capabilities & CAP_VER2_00) {
 80023d6:	6823      	ldr	r3, [r4, #0]
 80023d8:	4233      	tst	r3, r6
 80023da:	d025      	beq.n	8002428 <sd_init.isra.1+0x200>
		spi_cs_low();
 80023dc:	20a0      	movs	r0, #160	; 0xa0
 80023de:	002a      	movs	r2, r5
 80023e0:	2110      	movs	r1, #16
 80023e2:	05c0      	lsls	r0, r0, #23
 80023e4:	f7fe fa6a 	bl	80008bc <HAL_GPIO_WritePin>
		sd_cmd(58, 0);
 80023e8:	0029      	movs	r1, r5
 80023ea:	203a      	movs	r0, #58	; 0x3a
 80023ec:	f7ff fe2a 	bl	8002044 <sd_cmd>
		r = sd_get_r3(&r3);
 80023f0:	a803      	add	r0, sp, #12
 80023f2:	f7ff fe76 	bl	80020e2 <sd_get_r7>
 80023f6:	0007      	movs	r7, r0
		sd_nec();
 80023f8:	f7ff fe6a 	bl	80020d0 <sd_nec>
		spi_cs_high();
 80023fc:	20a0      	movs	r0, #160	; 0xa0
 80023fe:	0032      	movs	r2, r6
 8002400:	2110      	movs	r1, #16
 8002402:	05c0      	lsls	r0, r0, #23
 8002404:	f7fe fa5a 	bl	80008bc <HAL_GPIO_WritePin>
		if (r == 0xff)
 8002408:	2fff      	cmp	r7, #255	; 0xff
 800240a:	d100      	bne.n	800240e <sd_init.isra.1+0x1e6>
 800240c:	e73a      	b.n	8002284 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 800240e:	43b7      	bics	r7, r6
 8002410:	b2ff      	uxtb	r7, r7
 8002412:	2f00      	cmp	r7, #0
 8002414:	d000      	beq.n	8002418 <sd_init.isra.1+0x1f0>
 8002416:	e73c      	b.n	8002292 <sd_init.isra.1+0x6a>
			if (r3>>30 & 1) {
 8002418:	9b03      	ldr	r3, [sp, #12]
 800241a:	0f9b      	lsrs	r3, r3, #30
 800241c:	4233      	tst	r3, r6
 800241e:	d003      	beq.n	8002428 <sd_init.isra.1+0x200>
				hw->capabilities |= CAP_SDHC;
 8002420:	2302      	movs	r3, #2
 8002422:	6822      	ldr	r2, [r4, #0]
 8002424:	4313      	orrs	r3, r2
 8002426:	6023      	str	r3, [r4, #0]
	if ((hw->capabilities & CAP_SDHC) == 0) {
 8002428:	2302      	movs	r3, #2
 800242a:	6822      	ldr	r2, [r4, #0]
 800242c:	401a      	ands	r2, r3
 800242e:	d0b6      	beq.n	800239e <sd_init.isra.1+0x176>
	spi_cs_low();
 8002430:	20a0      	movs	r0, #160	; 0xa0
 8002432:	2200      	movs	r2, #0
 8002434:	2110      	movs	r1, #16
 8002436:	05c0      	lsls	r0, r0, #23
 8002438:	f7fe fa40 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(59, 0);
 800243c:	2100      	movs	r1, #0
 800243e:	203b      	movs	r0, #59	; 0x3b
 8002440:	f7ff fe00 	bl	8002044 <sd_cmd>
	r = sd_get_r1();
 8002444:	f7ff fe36 	bl	80020b4 <sd_get_r1>
 8002448:	0004      	movs	r4, r0
	sd_nec();
 800244a:	f7ff fe41 	bl	80020d0 <sd_nec>
	spi_cs_high();
 800244e:	20a0      	movs	r0, #160	; 0xa0
 8002450:	2201      	movs	r2, #1
 8002452:	2110      	movs	r1, #16
 8002454:	05c0      	lsls	r0, r0, #23
 8002456:	f7fe fa31 	bl	80008bc <HAL_GPIO_WritePin>
	if (r == 0xff)
 800245a:	2cff      	cmp	r4, #255	; 0xff
 800245c:	d100      	bne.n	8002460 <sd_init.isra.1+0x238>
 800245e:	e711      	b.n	8002284 <sd_init.isra.1+0x5c>
	if (r & 0xfe) {
 8002460:	23fe      	movs	r3, #254	; 0xfe
 8002462:	421c      	tst	r4, r3
 8002464:	d000      	beq.n	8002468 <sd_init.isra.1+0x240>
 8002466:	e714      	b.n	8002292 <sd_init.isra.1+0x6a>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <sd_init.isra.1+0x24c>)
 800246a:	3bee      	subs	r3, #238	; 0xee
 800246c:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 800246e:	f7ff f88f 	bl	8001590 <HAL_SPI_Init>
 8002472:	e709      	b.n	8002288 <sd_init.isra.1+0x60>
 8002474:	20000b2c 	.word	0x20000b2c
 8002478:	000003e9 	.word	0x000003e9

0800247c <hwif_init>:


/*** public API - on top of sd/spi code ***/

int hwif_init(hwif* hw)
{
 800247c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int tries = 10;

	if (hw->initialized)
		return 0;
 800247e:	2500      	movs	r5, #0
	if (hw->initialized)
 8002480:	6803      	ldr	r3, [r0, #0]
{
 8002482:	0004      	movs	r4, r0
	if (hw->initialized)
 8002484:	42ab      	cmp	r3, r5
 8002486:	d10a      	bne.n	800249e <hwif_init+0x22>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002488:	2328      	movs	r3, #40	; 0x28
 800248a:	484e      	ldr	r0, [pc, #312]	; (80025c4 <hwif_init+0x148>)
	HAL_SPI_Init(&FAT_SD_SPI);
 800248c:	260b      	movs	r6, #11
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800248e:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8002490:	f7ff f87e 	bl	8001590 <HAL_SPI_Init>
 8002494:	3e01      	subs	r6, #1

	spi_init();

	while (tries--) {
 8002496:	2e00      	cmp	r6, #0
 8002498:	d104      	bne.n	80024a4 <hwif_init+0x28>
	/* read status register */
	sd_read_status(hw);

	sd_read_cid(hw);
	if (sd_read_csd(hw) != 0)
		return -1;
 800249a:	2501      	movs	r5, #1
 800249c:	426d      	negs	r5, r5

	hw->initialized = 1;
	return 0;
}
 800249e:	0028      	movs	r0, r5
 80024a0:	b004      	add	sp, #16
 80024a2:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_init(hw) == 0)
 80024a4:	0020      	movs	r0, r4
 80024a6:	300c      	adds	r0, #12
 80024a8:	f7ff febe 	bl	8002228 <sd_init.isra.1>
 80024ac:	1e05      	subs	r5, r0, #0
 80024ae:	d1f1      	bne.n	8002494 <hwif_init+0x18>
	sd_read_status(hw);
 80024b0:	f7ff fe34 	bl	800211c <sd_read_status.isra.2>
	spi_cs_low();
 80024b4:	20a0      	movs	r0, #160	; 0xa0
 80024b6:	002a      	movs	r2, r5
 80024b8:	2110      	movs	r1, #16
 80024ba:	05c0      	lsls	r0, r0, #23
 80024bc:	f7fe f9fe 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(10, 0);
 80024c0:	0029      	movs	r1, r5
 80024c2:	200a      	movs	r0, #10
 80024c4:	f7ff fdbe 	bl	8002044 <sd_cmd>
	r = sd_get_r1();
 80024c8:	f7ff fdf4 	bl	80020b4 <sd_get_r1>
	if (r == 0xff) {
 80024cc:	28ff      	cmp	r0, #255	; 0xff
 80024ce:	d11a      	bne.n	8002506 <hwif_init+0x8a>
		spi_cs_high();
 80024d0:	2201      	movs	r2, #1
	spi_cs_high();
 80024d2:	20a0      	movs	r0, #160	; 0xa0
 80024d4:	2110      	movs	r1, #16
 80024d6:	05c0      	lsls	r0, r0, #23
 80024d8:	f7fe f9f0 	bl	80008bc <HAL_GPIO_WritePin>
	spi_cs_low();
 80024dc:	20a0      	movs	r0, #160	; 0xa0
 80024de:	2200      	movs	r2, #0
 80024e0:	2110      	movs	r1, #16
 80024e2:	05c0      	lsls	r0, r0, #23
 80024e4:	f7fe f9ea 	bl	80008bc <HAL_GPIO_WritePin>
	sd_cmd(9, 0);
 80024e8:	2100      	movs	r1, #0
 80024ea:	2009      	movs	r0, #9
 80024ec:	f7ff fdaa 	bl	8002044 <sd_cmd>
	r = sd_get_r1();
 80024f0:	f7ff fde0 	bl	80020b4 <sd_get_r1>
	if (r == 0xff) {
 80024f4:	28ff      	cmp	r0, #255	; 0xff
 80024f6:	d113      	bne.n	8002520 <hwif_init+0xa4>
		spi_cs_high();
 80024f8:	20a0      	movs	r0, #160	; 0xa0
 80024fa:	2201      	movs	r2, #1
 80024fc:	2110      	movs	r1, #16
 80024fe:	05c0      	lsls	r0, r0, #23
 8002500:	f7fe f9dc 	bl	80008bc <HAL_GPIO_WritePin>
 8002504:	e7c9      	b.n	800249a <hwif_init+0x1e>
	if (r & 0xfe) {
 8002506:	2501      	movs	r5, #1
 8002508:	43a8      	bics	r0, r5
 800250a:	b2c0      	uxtb	r0, r0
 800250c:	2800      	cmp	r0, #0
 800250e:	d1df      	bne.n	80024d0 <hwif_init+0x54>
	r = sd_get_data(hw, buf, 16);
 8002510:	2110      	movs	r1, #16
 8002512:	4668      	mov	r0, sp
 8002514:	f7ff fe26 	bl	8002164 <sd_get_data.isra.3>
	sd_nec();
 8002518:	f7ff fdda 	bl	80020d0 <sd_nec>
	spi_cs_high();
 800251c:	002a      	movs	r2, r5
 800251e:	e7d8      	b.n	80024d2 <hwif_init+0x56>
	if (r & 0xfe) {
 8002520:	2601      	movs	r6, #1
 8002522:	43b0      	bics	r0, r6
 8002524:	b2c0      	uxtb	r0, r0
 8002526:	2800      	cmp	r0, #0
 8002528:	d1e6      	bne.n	80024f8 <hwif_init+0x7c>
	r = sd_get_data(hw, buf, 16);
 800252a:	2110      	movs	r1, #16
 800252c:	4668      	mov	r0, sp
 800252e:	f7ff fe19 	bl	8002164 <sd_get_data.isra.3>
 8002532:	0005      	movs	r5, r0
	sd_nec();
 8002534:	f7ff fdcc 	bl	80020d0 <sd_nec>
	spi_cs_high();
 8002538:	20a0      	movs	r0, #160	; 0xa0
 800253a:	0032      	movs	r2, r6
 800253c:	2110      	movs	r1, #16
 800253e:	05c0      	lsls	r0, r0, #23
 8002540:	f7fe f9bc 	bl	80008bc <HAL_GPIO_WritePin>
	if (r == -1) {
 8002544:	1c6b      	adds	r3, r5, #1
 8002546:	d0aa      	beq.n	800249e <hwif_init+0x22>
 8002548:	466b      	mov	r3, sp
 800254a:	7a99      	ldrb	r1, [r3, #10]
 800254c:	79da      	ldrb	r2, [r3, #7]
 800254e:	7a1d      	ldrb	r5, [r3, #8]
 8002550:	7a58      	ldrb	r0, [r3, #9]
	if ((buf[0] >> 6) + 1 == 1) {
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	d12a      	bne.n	80025ae <hwif_init+0x132>
	capacity = (((buf[6]&0x3)<<10 | buf[7]<<2 | buf[8]>>6)+1) << (2+(((buf[9]&3) << 1) | buf[10]>>7)) << ((buf[5] & 0xf) - 9);
 8002558:	466b      	mov	r3, sp
 800255a:	26c0      	movs	r6, #192	; 0xc0
 800255c:	799b      	ldrb	r3, [r3, #6]
 800255e:	0136      	lsls	r6, r6, #4
 8002560:	029b      	lsls	r3, r3, #10
 8002562:	0092      	lsls	r2, r2, #2
 8002564:	09ad      	lsrs	r5, r5, #6
 8002566:	432a      	orrs	r2, r5
 8002568:	4033      	ands	r3, r6
 800256a:	4313      	orrs	r3, r2
 800256c:	2206      	movs	r2, #6
 800256e:	0040      	lsls	r0, r0, #1
 8002570:	4010      	ands	r0, r2
 8002572:	09ca      	lsrs	r2, r1, #7
 8002574:	4310      	orrs	r0, r2
 8002576:	466a      	mov	r2, sp
 8002578:	3002      	adds	r0, #2
 800257a:	3301      	adds	r3, #1
 800257c:	4083      	lsls	r3, r0
 800257e:	200f      	movs	r0, #15
 8002580:	7952      	ldrb	r2, [r2, #5]
 8002582:	4002      	ands	r2, r0
 8002584:	3a09      	subs	r2, #9
 8002586:	4093      	lsls	r3, r2
	hw->sectors = capacity;
 8002588:	6063      	str	r3, [r4, #4]
	hw->erase_sectors = 1;
 800258a:	2301      	movs	r3, #1
	if (((buf[10]>>6)&1) == 0)
 800258c:	098a      	lsrs	r2, r1, #6
	hw->erase_sectors = 1;
 800258e:	60a3      	str	r3, [r4, #8]
	if (((buf[10]>>6)&1) == 0)
 8002590:	421a      	tst	r2, r3
 8002592:	d108      	bne.n	80025a6 <hwif_init+0x12a>
		hw->erase_sectors = ((buf[10]&0x3f)<<1 | buf[11]>>7) + 1;
 8002594:	4099      	lsls	r1, r3
 8002596:	337d      	adds	r3, #125	; 0x7d
 8002598:	4019      	ands	r1, r3
 800259a:	466b      	mov	r3, sp
 800259c:	7adb      	ldrb	r3, [r3, #11]
 800259e:	09db      	lsrs	r3, r3, #7
 80025a0:	4319      	orrs	r1, r3
 80025a2:	3101      	adds	r1, #1
 80025a4:	60a1      	str	r1, [r4, #8]
	hw->initialized = 1;
 80025a6:	2301      	movs	r3, #1
	return 0;
 80025a8:	2500      	movs	r5, #0
	hw->initialized = 1;
 80025aa:	6023      	str	r3, [r4, #0]
	return 0;
 80025ac:	e777      	b.n	800249e <hwif_init+0x22>
		hw->capabilities |= CAP_SDHC;
 80025ae:	2302      	movs	r3, #2
 80025b0:	68e6      	ldr	r6, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80025b2:	0412      	lsls	r2, r2, #16
		hw->capabilities |= CAP_SDHC;
 80025b4:	4333      	orrs	r3, r6
 80025b6:	60e3      	str	r3, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80025b8:	022b      	lsls	r3, r5, #8
 80025ba:	4313      	orrs	r3, r2
 80025bc:	4303      	orrs	r3, r0
	capacity *= 1024; /* in 512 B sectors */
 80025be:	029b      	lsls	r3, r3, #10
 80025c0:	e7e2      	b.n	8002588 <hwif_init+0x10c>
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	20000b2c 	.word	0x20000b2c

080025c8 <sd_read>:

int sd_read(hwif* hw, uint32_t address, uint8_t *buf)
{
 80025c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025ca:	300c      	adds	r0, #12
 80025cc:	9101      	str	r1, [sp, #4]
 80025ce:	0017      	movs	r7, r2
 80025d0:	0004      	movs	r4, r0
	int r;
	int tries = 10;

	r = sd_readsector(hw, address, buf);
 80025d2:	f7ff fde9 	bl	80021a8 <sd_readsector.isra.6>

	while (r < 0 && tries--) {
 80025d6:	260b      	movs	r6, #11
	r = sd_readsector(hw, address, buf);
 80025d8:	0005      	movs	r5, r0
	while (r < 0 && tries--) {
 80025da:	2d00      	cmp	r5, #0
 80025dc:	da02      	bge.n	80025e4 <sd_read+0x1c>
 80025de:	3e01      	subs	r6, #1
 80025e0:	2e00      	cmp	r6, #0
 80025e2:	d101      	bne.n	80025e8 <sd_read+0x20>
		r = sd_readsector(hw, address, buf);
	}
	if (tries == -1)

	return r;
}
 80025e4:	0028      	movs	r0, r5
 80025e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (sd_init(hw) != 0)
 80025e8:	0020      	movs	r0, r4
 80025ea:	f7ff fe1d 	bl	8002228 <sd_init.isra.1>
 80025ee:	2800      	cmp	r0, #0
 80025f0:	d1f3      	bne.n	80025da <sd_read+0x12>
		sd_read_status(hw);
 80025f2:	f7ff fd93 	bl	800211c <sd_read_status.isra.2>
		r = sd_readsector(hw, address, buf);
 80025f6:	003a      	movs	r2, r7
 80025f8:	9901      	ldr	r1, [sp, #4]
 80025fa:	0020      	movs	r0, r4
 80025fc:	f7ff fdd4 	bl	80021a8 <sd_readsector.isra.6>
 8002600:	0005      	movs	r5, r0
 8002602:	e7ea      	b.n	80025da <sd_read+0x12>

08002604 <HAL_SPI_RxCpltCallback>:

	return r;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi) {
    dma_complete = 1;
 8002604:	2201      	movs	r2, #1
 8002606:	4b01      	ldr	r3, [pc, #4]	; (800260c <HAL_SPI_RxCpltCallback+0x8>)
 8002608:	701a      	strb	r2, [r3, #0]
	return;
}
 800260a:	4770      	bx	lr
 800260c:	20000020 	.word	0x20000020

08002610 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002610:	6802      	ldr	r2, [r0, #0]
 8002612:	1e13      	subs	r3, r2, #0
 8002614:	d103      	bne.n	800261e <get_ldnumber+0xe>
	int vol = -1;
 8002616:	2001      	movs	r0, #1
 8002618:	4240      	negs	r0, r0
 800261a:	e00e      	b.n	800263a <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800261c:	3301      	adds	r3, #1
 800261e:	7819      	ldrb	r1, [r3, #0]
 8002620:	291f      	cmp	r1, #31
 8002622:	d909      	bls.n	8002638 <get_ldnumber+0x28>
 8002624:	293a      	cmp	r1, #58	; 0x3a
 8002626:	d1f9      	bne.n	800261c <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8002628:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800262a:	428b      	cmp	r3, r1
 800262c:	d1f3      	bne.n	8002616 <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800262e:	7812      	ldrb	r2, [r2, #0]
 8002630:	2a30      	cmp	r2, #48	; 0x30
 8002632:	d1f0      	bne.n	8002616 <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8002634:	3301      	adds	r3, #1
 8002636:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002638:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800263a:	4770      	bx	lr

0800263c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800263c:	b510      	push	{r4, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800263e:	2800      	cmp	r0, #0
 8002640:	d00f      	beq.n	8002662 <validate+0x26>
 8002642:	6803      	ldr	r3, [r0, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00c      	beq.n	8002662 <validate+0x26>
 8002648:	781a      	ldrb	r2, [r3, #0]
 800264a:	2a00      	cmp	r2, #0
 800264c:	d009      	beq.n	8002662 <validate+0x26>
 800264e:	88d9      	ldrh	r1, [r3, #6]
 8002650:	8882      	ldrh	r2, [r0, #4]
 8002652:	4291      	cmp	r1, r2
 8002654:	d105      	bne.n	8002662 <validate+0x26>
 8002656:	7858      	ldrb	r0, [r3, #1]
 8002658:	f7ff fca4 	bl	8001fa4 <disk_status>
		return FR_INVALID_OBJECT;

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800265c:	2300      	movs	r3, #0
	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800265e:	07c2      	lsls	r2, r0, #31
 8002660:	d500      	bpl.n	8002664 <validate+0x28>
		return FR_INVALID_OBJECT;
 8002662:	2309      	movs	r3, #9
}
 8002664:	0018      	movs	r0, r3
 8002666:	bd10      	pop	{r4, pc}

08002668 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002668:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800266a:	b570      	push	{r4, r5, r6, lr}
 800266c:	0004      	movs	r4, r0
 800266e:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 8002670:	2600      	movs	r6, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002672:	428b      	cmp	r3, r1
 8002674:	d00c      	beq.n	8002690 <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8002676:	000a      	movs	r2, r1
 8002678:	0021      	movs	r1, r4
 800267a:	7840      	ldrb	r0, [r0, #1]
 800267c:	2301      	movs	r3, #1
 800267e:	3128      	adds	r1, #40	; 0x28
 8002680:	f7ff fca2 	bl	8001fc8 <disk_read>
 8002684:	42b0      	cmp	r0, r6
 8002686:	d002      	beq.n	800268e <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002688:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 800268a:	3601      	adds	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800268c:	426d      	negs	r5, r5
			fs->winsect = sector;
 800268e:	6265      	str	r5, [r4, #36]	; 0x24
}
 8002690:	0030      	movs	r0, r6
 8002692:	bd70      	pop	{r4, r5, r6, pc}

08002694 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002694:	2300      	movs	r3, #0
{
 8002696:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002698:	7103      	strb	r3, [r0, #4]
 800269a:	3b01      	subs	r3, #1
 800269c:	6243      	str	r3, [r0, #36]	; 0x24
{
 800269e:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80026a0:	f7ff ffe2 	bl	8002668 <move_window>
		return 3;
 80026a4:	2303      	movs	r3, #3
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80026a6:	2800      	cmp	r0, #0
 80026a8:	d122      	bne.n	80026f0 <check_fs+0x5c>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80026aa:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <check_fs+0x60>)
 80026ac:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <check_fs+0x64>)
 80026ae:	5ce3      	ldrb	r3, [r4, r3]
 80026b0:	5ca2      	ldrb	r2, [r4, r2]
 80026b2:	021b      	lsls	r3, r3, #8
 80026b4:	431a      	orrs	r2, r3
 80026b6:	4911      	ldr	r1, [pc, #68]	; (80026fc <check_fs+0x68>)
 80026b8:	b212      	sxth	r2, r2
		return 2;
 80026ba:	2302      	movs	r3, #2
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80026bc:	428a      	cmp	r2, r1
 80026be:	d117      	bne.n	80026f0 <check_fs+0x5c>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80026c0:	0023      	movs	r3, r4
 80026c2:	335e      	adds	r3, #94	; 0x5e
 80026c4:	885a      	ldrh	r2, [r3, #2]
 80026c6:	8819      	ldrh	r1, [r3, #0]
 80026c8:	0412      	lsls	r2, r2, #16
 80026ca:	430a      	orrs	r2, r1
 80026cc:	490c      	ldr	r1, [pc, #48]	; (8002700 <check_fs+0x6c>)
 80026ce:	0212      	lsls	r2, r2, #8
 80026d0:	0a12      	lsrs	r2, r2, #8
		return 0;
 80026d2:	0003      	movs	r3, r0
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80026d4:	428a      	cmp	r2, r1
 80026d6:	d00b      	beq.n	80026f0 <check_fs+0x5c>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80026d8:	347a      	adds	r4, #122	; 0x7a
 80026da:	8863      	ldrh	r3, [r4, #2]
 80026dc:	8820      	ldrh	r0, [r4, #0]
 80026de:	041b      	lsls	r3, r3, #16
 80026e0:	4303      	orrs	r3, r0
 80026e2:	021b      	lsls	r3, r3, #8
 80026e4:	4a07      	ldr	r2, [pc, #28]	; (8002704 <check_fs+0x70>)
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	189b      	adds	r3, r3, r2
 80026ea:	1e58      	subs	r0, r3, #1
 80026ec:	4183      	sbcs	r3, r0
		return 3;
 80026ee:	b2db      	uxtb	r3, r3
}
 80026f0:	0018      	movs	r0, r3
 80026f2:	bd10      	pop	{r4, pc}
 80026f4:	00000227 	.word	0x00000227
 80026f8:	00000226 	.word	0x00000226
 80026fc:	ffffaa55 	.word	0xffffaa55
 8002700:	00544146 	.word	0x00544146
 8002704:	ffabbeba 	.word	0xffabbeba

08002708 <find_volume.isra.3>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8002708:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 800270a:	2600      	movs	r6, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 800270c:	b089      	sub	sp, #36	; 0x24
	*rfs = 0;
 800270e:	6006      	str	r6, [r0, #0]
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8002710:	0007      	movs	r7, r0
	vol = get_ldnumber(path);
 8002712:	0008      	movs	r0, r1
 8002714:	f7ff ff7c 	bl	8002610 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002718:	230b      	movs	r3, #11
	vol = get_ldnumber(path);
 800271a:	0005      	movs	r5, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 800271c:	42b0      	cmp	r0, r6
 800271e:	db15      	blt.n	800274c <find_volume.isra.3+0x44>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002720:	4b74      	ldr	r3, [pc, #464]	; (80028f4 <find_volume.isra.3+0x1ec>)
 8002722:	0082      	lsls	r2, r0, #2
 8002724:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002726:	230c      	movs	r3, #12
 8002728:	42b4      	cmp	r4, r6
 800272a:	d00f      	beq.n	800274c <find_volume.isra.3+0x44>
	if (fs->fs_type) {					/* If the volume has been mounted */
 800272c:	7823      	ldrb	r3, [r4, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 800272e:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002730:	42b3      	cmp	r3, r6
 8002732:	d10e      	bne.n	8002752 <find_volume.isra.3+0x4a>
	fs->fs_type = 0;					/* Clear the file system object */
 8002734:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002736:	b2e8      	uxtb	r0, r5
	fs->fs_type = 0;					/* Clear the file system object */
 8002738:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800273a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800273c:	f7ff fc3a 	bl	8001fb4 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002740:	2601      	movs	r6, #1
 8002742:	4030      	ands	r0, r6
 8002744:	0005      	movs	r5, r0
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002746:	2303      	movs	r3, #3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002748:	2800      	cmp	r0, #0
 800274a:	d009      	beq.n	8002760 <find_volume.isra.3+0x58>
}
 800274c:	0018      	movs	r0, r3
 800274e:	b009      	add	sp, #36	; 0x24
 8002750:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = disk_status(fs->drv);
 8002752:	7860      	ldrb	r0, [r4, #1]
 8002754:	f7ff fc26 	bl	8001fa4 <disk_status>
			return FR_OK;				/* The file system object is valid */
 8002758:	0033      	movs	r3, r6
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800275a:	07c2      	lsls	r2, r0, #31
 800275c:	d4ea      	bmi.n	8002734 <find_volume.isra.3+0x2c>
 800275e:	e7f5      	b.n	800274c <find_volume.isra.3+0x44>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002760:	0001      	movs	r1, r0
 8002762:	0020      	movs	r0, r4
 8002764:	f7ff ff96 	bl	8002694 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002768:	2801      	cmp	r0, #1
 800276a:	d12c      	bne.n	80027c6 <find_volume.isra.3+0xbe>
 800276c:	0022      	movs	r2, r4
 800276e:	32eb      	adds	r2, #235	; 0xeb
 8002770:	32ff      	adds	r2, #255	; 0xff
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002772:	2300      	movs	r3, #0
 8002774:	7811      	ldrb	r1, [r2, #0]
 8002776:	4299      	cmp	r1, r3
 8002778:	d009      	beq.n	800278e <find_volume.isra.3+0x86>
 800277a:	7951      	ldrb	r1, [r2, #5]
 800277c:	7913      	ldrb	r3, [r2, #4]
 800277e:	0209      	lsls	r1, r1, #8
 8002780:	4319      	orrs	r1, r3
 8002782:	7993      	ldrb	r3, [r2, #6]
 8002784:	041b      	lsls	r3, r3, #16
 8002786:	4319      	orrs	r1, r3
 8002788:	79d3      	ldrb	r3, [r2, #7]
 800278a:	061b      	lsls	r3, r3, #24
 800278c:	430b      	orrs	r3, r1
 800278e:	00a9      	lsls	r1, r5, #2
 8002790:	a804      	add	r0, sp, #16
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002792:	3501      	adds	r5, #1
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002794:	500b      	str	r3, [r1, r0]
 8002796:	3210      	adds	r2, #16
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002798:	2d04      	cmp	r5, #4
 800279a:	d1ea      	bne.n	8002772 <find_volume.isra.3+0x6a>
 800279c:	2600      	movs	r6, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800279e:	2702      	movs	r7, #2
			bsect = br[i];
 80027a0:	00b3      	lsls	r3, r6, #2
 80027a2:	aa04      	add	r2, sp, #16
 80027a4:	58d5      	ldr	r5, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80027a6:	0038      	movs	r0, r7
 80027a8:	2d00      	cmp	r5, #0
 80027aa:	d005      	beq.n	80027b8 <find_volume.isra.3+0xb0>
 80027ac:	0029      	movs	r1, r5
 80027ae:	0020      	movs	r0, r4
 80027b0:	f7ff ff70 	bl	8002694 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d00d      	beq.n	80027d4 <find_volume.isra.3+0xcc>
 80027b8:	3601      	adds	r6, #1
 80027ba:	2e04      	cmp	r6, #4
 80027bc:	d1f0      	bne.n	80027a0 <find_volume.isra.3+0x98>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80027be:	2301      	movs	r3, #1
 80027c0:	2803      	cmp	r0, #3
 80027c2:	d105      	bne.n	80027d0 <find_volume.isra.3+0xc8>
 80027c4:	e7c2      	b.n	800274c <find_volume.isra.3+0x44>
 80027c6:	0033      	movs	r3, r6
 80027c8:	2803      	cmp	r0, #3
 80027ca:	d0bf      	beq.n	800274c <find_volume.isra.3+0x44>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80027cc:	2800      	cmp	r0, #0
 80027ce:	d001      	beq.n	80027d4 <find_volume.isra.3+0xcc>
 80027d0:	230d      	movs	r3, #13
 80027d2:	e7bb      	b.n	800274c <find_volume.isra.3+0x44>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80027d4:	0023      	movs	r3, r4
 80027d6:	3334      	adds	r3, #52	; 0x34
 80027d8:	781a      	ldrb	r2, [r3, #0]
 80027da:	3b01      	subs	r3, #1
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	0212      	lsls	r2, r2, #8
 80027e0:	4313      	orrs	r3, r2
 80027e2:	2280      	movs	r2, #128	; 0x80
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	0092      	lsls	r2, r2, #2
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d1f1      	bne.n	80027d0 <find_volume.isra.3+0xc8>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 80027ec:	0023      	movs	r3, r4
 80027ee:	0022      	movs	r2, r4
 80027f0:	333f      	adds	r3, #63	; 0x3f
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	323e      	adds	r2, #62	; 0x3e
 80027f6:	7816      	ldrb	r6, [r2, #0]
 80027f8:	021b      	lsls	r3, r3, #8
 80027fa:	431e      	orrs	r6, r3
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 80027fc:	d100      	bne.n	8002800 <find_volume.isra.3+0xf8>
 80027fe:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8002800:	0023      	movs	r3, r4
	fs->fsize = fasize;
 8002802:	6126      	str	r6, [r4, #16]
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8002804:	3338      	adds	r3, #56	; 0x38
 8002806:	781b      	ldrb	r3, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002808:	1e5a      	subs	r2, r3, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	70e3      	strb	r3, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800280e:	2a01      	cmp	r2, #1
 8002810:	d8de      	bhi.n	80027d0 <find_volume.isra.3+0xc8>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002812:	0022      	movs	r2, r4
 8002814:	3235      	adds	r2, #53	; 0x35
 8002816:	7811      	ldrb	r1, [r2, #0]
 8002818:	70a1      	strb	r1, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800281a:	2900      	cmp	r1, #0
 800281c:	d0d8      	beq.n	80027d0 <find_volume.isra.3+0xc8>
 800281e:	1e4a      	subs	r2, r1, #1
 8002820:	4211      	tst	r1, r2
 8002822:	d1d5      	bne.n	80027d0 <find_volume.isra.3+0xc8>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002824:	0022      	movs	r2, r4
 8002826:	323a      	adds	r2, #58	; 0x3a
 8002828:	7817      	ldrb	r7, [r2, #0]
 800282a:	3a01      	subs	r2, #1
 800282c:	7812      	ldrb	r2, [r2, #0]
 800282e:	023f      	lsls	r7, r7, #8
 8002830:	4317      	orrs	r7, r2
 8002832:	8127      	strh	r7, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002834:	073b      	lsls	r3, r7, #28
 8002836:	d1cb      	bne.n	80027d0 <find_volume.isra.3+0xc8>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8002838:	0022      	movs	r2, r4
 800283a:	0020      	movs	r0, r4
 800283c:	323c      	adds	r2, #60	; 0x3c
 800283e:	7812      	ldrb	r2, [r2, #0]
 8002840:	303b      	adds	r0, #59	; 0x3b
 8002842:	7800      	ldrb	r0, [r0, #0]
 8002844:	0212      	lsls	r2, r2, #8
 8002846:	4310      	orrs	r0, r2
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 8002848:	d100      	bne.n	800284c <find_volume.isra.3+0x144>
 800284a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800284c:	2336      	movs	r3, #54	; 0x36
 800284e:	469c      	mov	ip, r3
 8002850:	0022      	movs	r2, r4
 8002852:	44a4      	add	ip, r4
 8002854:	4663      	mov	r3, ip
 8002856:	3237      	adds	r2, #55	; 0x37
 8002858:	7812      	ldrb	r2, [r2, #0]
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	0212      	lsls	r2, r2, #8
 800285e:	4313      	orrs	r3, r2
 8002860:	9302      	str	r3, [sp, #8]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002862:	d0b5      	beq.n	80027d0 <find_volume.isra.3+0xc8>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002864:	9b01      	ldr	r3, [sp, #4]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002866:	9a02      	ldr	r2, [sp, #8]
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002868:	4373      	muls	r3, r6
 800286a:	9303      	str	r3, [sp, #12]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800286c:	093b      	lsrs	r3, r7, #4
 800286e:	189b      	adds	r3, r3, r2
 8002870:	9a03      	ldr	r2, [sp, #12]
 8002872:	189b      	adds	r3, r3, r2
 8002874:	9301      	str	r3, [sp, #4]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002876:	4283      	cmp	r3, r0
 8002878:	d8aa      	bhi.n	80027d0 <find_volume.isra.3+0xc8>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800287a:	1ac0      	subs	r0, r0, r3
 800287c:	f7fd fc4e 	bl	800011c <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002880:	2800      	cmp	r0, #0
 8002882:	d0a5      	beq.n	80027d0 <find_volume.isra.3+0xc8>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002884:	4b1c      	ldr	r3, [pc, #112]	; (80028f8 <find_volume.isra.3+0x1f0>)
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002886:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <find_volume.isra.3+0x1f4>)
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002888:	4283      	cmp	r3, r0
 800288a:	419b      	sbcs	r3, r3
 800288c:	425b      	negs	r3, r3
 800288e:	3301      	adds	r3, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002890:	4290      	cmp	r0, r2
 8002892:	d900      	bls.n	8002896 <find_volume.isra.3+0x18e>
 8002894:	2303      	movs	r3, #3
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002896:	9a02      	ldr	r2, [sp, #8]
	fs->database = bsect + sysect;						/* Data start sector */
 8002898:	9901      	ldr	r1, [sp, #4]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800289a:	18aa      	adds	r2, r5, r2
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800289c:	3002      	adds	r0, #2
	fs->volbase = bsect;								/* Volume start sector */
 800289e:	6165      	str	r5, [r4, #20]
	fs->database = bsect + sysect;						/* Data start sector */
 80028a0:	186d      	adds	r5, r5, r1
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80028a2:	60e0      	str	r0, [r4, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80028a4:	61a2      	str	r2, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
 80028a6:	6225      	str	r5, [r4, #32]
	if (fmt == FS_FAT32) {
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d112      	bne.n	80028d2 <find_volume.isra.3+0x1ca>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d18f      	bne.n	80027d0 <find_volume.isra.3+0xc8>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80028b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80028b2:	0080      	lsls	r0, r0, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80028b4:	61e2      	str	r2, [r4, #28]
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80028b6:	4a12      	ldr	r2, [pc, #72]	; (8002900 <find_volume.isra.3+0x1f8>)
 80028b8:	1880      	adds	r0, r0, r2
 80028ba:	0a40      	lsrs	r0, r0, #9
 80028bc:	4286      	cmp	r6, r0
 80028be:	d387      	bcc.n	80027d0 <find_volume.isra.3+0xc8>
	fs->id = ++Fsid;	/* File system mount ID */
 80028c0:	4a10      	ldr	r2, [pc, #64]	; (8002904 <find_volume.isra.3+0x1fc>)
	fs->fs_type = fmt;	/* FAT sub-type */
 80028c2:	7023      	strb	r3, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80028c4:	8813      	ldrh	r3, [r2, #0]
 80028c6:	3301      	adds	r3, #1
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	8013      	strh	r3, [r2, #0]
 80028cc:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e73c      	b.n	800274c <find_volume.isra.3+0x44>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80028d2:	2f00      	cmp	r7, #0
 80028d4:	d100      	bne.n	80028d8 <find_volume.isra.3+0x1d0>
 80028d6:	e77b      	b.n	80027d0 <find_volume.isra.3+0xc8>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80028d8:	9903      	ldr	r1, [sp, #12]
 80028da:	188a      	adds	r2, r1, r2
 80028dc:	61e2      	str	r2, [r4, #28]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d101      	bne.n	80028e6 <find_volume.isra.3+0x1de>
 80028e2:	0040      	lsls	r0, r0, #1
 80028e4:	e7e7      	b.n	80028b6 <find_volume.isra.3+0x1ae>
 80028e6:	2203      	movs	r2, #3
 80028e8:	2101      	movs	r1, #1
 80028ea:	4342      	muls	r2, r0
 80028ec:	4008      	ands	r0, r1
 80028ee:	0852      	lsrs	r2, r2, #1
 80028f0:	1810      	adds	r0, r2, r0
 80028f2:	e7e0      	b.n	80028b6 <find_volume.isra.3+0x1ae>
 80028f4:	20000024 	.word	0x20000024
 80028f8:	00000ff5 	.word	0x00000ff5
 80028fc:	0000fff5 	.word	0x0000fff5
 8002900:	000001ff 	.word	0x000001ff
 8002904:	20000028 	.word	0x20000028

08002908 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002908:	68c2      	ldr	r2, [r0, #12]
	clst -= 2;
 800290a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800290c:	3a02      	subs	r2, #2
{
 800290e:	0003      	movs	r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002910:	2000      	movs	r0, #0
 8002912:	428a      	cmp	r2, r1
 8002914:	d903      	bls.n	800291e <clust2sect+0x16>
	return clst * fs->csize + fs->database;
 8002916:	7898      	ldrb	r0, [r3, #2]
 8002918:	4341      	muls	r1, r0
 800291a:	6a18      	ldr	r0, [r3, #32]
 800291c:	1808      	adds	r0, r1, r0
}
 800291e:	4770      	bx	lr

08002920 <get_fat>:
{
 8002920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		val = 1;	/* Internal error */
 8002922:	2501      	movs	r5, #1
{
 8002924:	0006      	movs	r6, r0
 8002926:	000c      	movs	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8002928:	42a9      	cmp	r1, r5
 800292a:	d914      	bls.n	8002956 <get_fat+0x36>
 800292c:	68c3      	ldr	r3, [r0, #12]
 800292e:	428b      	cmp	r3, r1
 8002930:	d911      	bls.n	8002956 <get_fat+0x36>
		switch (fs->fs_type) {
 8002932:	7803      	ldrb	r3, [r0, #0]
 8002934:	2b02      	cmp	r3, #2
 8002936:	d02e      	beq.n	8002996 <get_fat+0x76>
 8002938:	2b03      	cmp	r3, #3
 800293a:	d03e      	beq.n	80029ba <get_fat+0x9a>
 800293c:	42ab      	cmp	r3, r5
 800293e:	d10a      	bne.n	8002956 <get_fat+0x36>
			bc = (UINT)clst; bc += bc / 2;
 8002940:	084f      	lsrs	r7, r1, #1
 8002942:	187f      	adds	r7, r7, r1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002944:	6983      	ldr	r3, [r0, #24]
 8002946:	0a79      	lsrs	r1, r7, #9
 8002948:	18c9      	adds	r1, r1, r3
 800294a:	f7ff fe8d 	bl	8002668 <move_window>
 800294e:	2800      	cmp	r0, #0
 8002950:	d003      	beq.n	800295a <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002952:	2501      	movs	r5, #1
 8002954:	426d      	negs	r5, r5
}
 8002956:	0028      	movs	r0, r5
 8002958:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800295a:	1c7b      	adds	r3, r7, #1
 800295c:	05ff      	lsls	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800295e:	0a59      	lsrs	r1, r3, #9
			wc = fs->win[bc++ % SS(fs)];
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	0dff      	lsrs	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002964:	69b3      	ldr	r3, [r6, #24]
			wc = fs->win[bc++ % SS(fs)];
 8002966:	19f7      	adds	r7, r6, r7
 8002968:	3728      	adds	r7, #40	; 0x28
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800296a:	18c9      	adds	r1, r1, r3
 800296c:	0030      	movs	r0, r6
			wc = fs->win[bc++ % SS(fs)];
 800296e:	783f      	ldrb	r7, [r7, #0]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002970:	f7ff fe7a 	bl	8002668 <move_window>
 8002974:	2800      	cmp	r0, #0
 8002976:	d1ec      	bne.n	8002952 <get_fat+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8002978:	9b01      	ldr	r3, [sp, #4]
 800297a:	05db      	lsls	r3, r3, #23
 800297c:	0ddb      	lsrs	r3, r3, #23
 800297e:	18f6      	adds	r6, r6, r3
 8002980:	3628      	adds	r6, #40	; 0x28
 8002982:	7833      	ldrb	r3, [r6, #0]
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	431f      	orrs	r7, r3
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002988:	422c      	tst	r4, r5
 800298a:	d001      	beq.n	8002990 <get_fat+0x70>
 800298c:	093d      	lsrs	r5, r7, #4
 800298e:	e7e2      	b.n	8002956 <get_fat+0x36>
 8002990:	053f      	lsls	r7, r7, #20
 8002992:	0d3d      	lsrs	r5, r7, #20
 8002994:	e7df      	b.n	8002956 <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002996:	6983      	ldr	r3, [r0, #24]
 8002998:	0a09      	lsrs	r1, r1, #8
 800299a:	18c9      	adds	r1, r1, r3
 800299c:	f7ff fe64 	bl	8002668 <move_window>
 80029a0:	2800      	cmp	r0, #0
 80029a2:	d1d6      	bne.n	8002952 <get_fat+0x32>
			p = &fs->win[clst * 2 % SS(fs)];
 80029a4:	23ff      	movs	r3, #255	; 0xff
 80029a6:	0064      	lsls	r4, r4, #1
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	401c      	ands	r4, r3
			val = LD_WORD(p);
 80029ac:	1936      	adds	r6, r6, r4
 80029ae:	3628      	adds	r6, #40	; 0x28
 80029b0:	7875      	ldrb	r5, [r6, #1]
 80029b2:	7833      	ldrb	r3, [r6, #0]
 80029b4:	022d      	lsls	r5, r5, #8
 80029b6:	431d      	orrs	r5, r3
 80029b8:	e7cd      	b.n	8002956 <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80029ba:	6983      	ldr	r3, [r0, #24]
 80029bc:	09c9      	lsrs	r1, r1, #7
 80029be:	18c9      	adds	r1, r1, r3
 80029c0:	f7ff fe52 	bl	8002668 <move_window>
 80029c4:	2800      	cmp	r0, #0
 80029c6:	d1c4      	bne.n	8002952 <get_fat+0x32>
			p = &fs->win[clst * 4 % SS(fs)];
 80029c8:	23fe      	movs	r3, #254	; 0xfe
 80029ca:	00a4      	lsls	r4, r4, #2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	401c      	ands	r4, r3
 80029d0:	0023      	movs	r3, r4
 80029d2:	3328      	adds	r3, #40	; 0x28
 80029d4:	18f3      	adds	r3, r6, r3
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80029d6:	78dd      	ldrb	r5, [r3, #3]
 80029d8:	789a      	ldrb	r2, [r3, #2]
 80029da:	1936      	adds	r6, r6, r4
 80029dc:	0412      	lsls	r2, r2, #16
 80029de:	062d      	lsls	r5, r5, #24
 80029e0:	3628      	adds	r6, #40	; 0x28
 80029e2:	4315      	orrs	r5, r2
 80029e4:	785b      	ldrb	r3, [r3, #1]
 80029e6:	7832      	ldrb	r2, [r6, #0]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	4315      	orrs	r5, r2
 80029ec:	431d      	orrs	r5, r3
 80029ee:	012d      	lsls	r5, r5, #4
 80029f0:	092d      	lsrs	r5, r5, #4
 80029f2:	e7b0      	b.n	8002956 <get_fat+0x36>

080029f4 <dir_sdi.constprop.7>:
	dp->index = (WORD)idx;	/* Current index */
 80029f4:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80029f6:	b570      	push	{r4, r5, r6, lr}
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80029f8:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80029fa:	0005      	movs	r5, r0
	dp->index = (WORD)idx;	/* Current index */
 80029fc:	80c3      	strh	r3, [r0, #6]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80029fe:	2c01      	cmp	r4, #1
 8002a00:	d101      	bne.n	8002a06 <dir_sdi.constprop.7+0x12>
		return FR_INT_ERR;
 8002a02:	2002      	movs	r0, #2
}
 8002a04:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002a06:	6803      	ldr	r3, [r0, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	4294      	cmp	r4, r2
 8002a0c:	d2f9      	bcs.n	8002a02 <dir_sdi.constprop.7+0xe>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002a0e:	2c00      	cmp	r4, #0
 8002a10:	d112      	bne.n	8002a38 <dir_sdi.constprop.7+0x44>
 8002a12:	781a      	ldrb	r2, [r3, #0]
 8002a14:	2a03      	cmp	r2, #3
 8002a16:	d102      	bne.n	8002a1e <dir_sdi.constprop.7+0x2a>
		clst = dp->fs->dirbase;
 8002a18:	69da      	ldr	r2, [r3, #28]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002a1a:	2a00      	cmp	r2, #0
 8002a1c:	d10d      	bne.n	8002a3a <dir_sdi.constprop.7+0x46>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002a1e:	891a      	ldrh	r2, [r3, #8]
 8002a20:	2a00      	cmp	r2, #0
 8002a22:	d0ee      	beq.n	8002a02 <dir_sdi.constprop.7+0xe>
		sect = dp->fs->dirbase;
 8002a24:	69d8      	ldr	r0, [r3, #28]
	dp->clust = clst;	/* Current cluster# */
 8002a26:	60ec      	str	r4, [r5, #12]
	if (!sect) return FR_INT_ERR;
 8002a28:	2800      	cmp	r0, #0
 8002a2a:	d0ea      	beq.n	8002a02 <dir_sdi.constprop.7+0xe>
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002a2c:	682b      	ldr	r3, [r5, #0]
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8002a2e:	6128      	str	r0, [r5, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002a30:	3328      	adds	r3, #40	; 0x28
 8002a32:	616b      	str	r3, [r5, #20]
	return FR_OK;
 8002a34:	2000      	movs	r0, #0
 8002a36:	e7e5      	b.n	8002a04 <dir_sdi.constprop.7+0x10>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002a38:	0022      	movs	r2, r4
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002a3a:	0014      	movs	r4, r2
 8002a3c:	789e      	ldrb	r6, [r3, #2]
 8002a3e:	0136      	lsls	r6, r6, #4
 8002a40:	6828      	ldr	r0, [r5, #0]
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002a42:	0021      	movs	r1, r4
		while (idx >= ic) {	/* Follow cluster chain */
 8002a44:	2e00      	cmp	r6, #0
 8002a46:	d002      	beq.n	8002a4e <dir_sdi.constprop.7+0x5a>
		sect = clust2sect(dp->fs, clst);
 8002a48:	f7ff ff5e 	bl	8002908 <clust2sect>
 8002a4c:	e7eb      	b.n	8002a26 <dir_sdi.constprop.7+0x32>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002a4e:	f7ff ff67 	bl	8002920 <get_fat>
 8002a52:	0004      	movs	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a54:	1c43      	adds	r3, r0, #1
 8002a56:	d006      	beq.n	8002a66 <dir_sdi.constprop.7+0x72>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8002a58:	2801      	cmp	r0, #1
 8002a5a:	d9d2      	bls.n	8002a02 <dir_sdi.constprop.7+0xe>
 8002a5c:	682b      	ldr	r3, [r5, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	4298      	cmp	r0, r3
 8002a62:	d3ed      	bcc.n	8002a40 <dir_sdi.constprop.7+0x4c>
 8002a64:	e7cd      	b.n	8002a02 <dir_sdi.constprop.7+0xe>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a66:	2001      	movs	r0, #1
 8002a68:	e7cc      	b.n	8002a04 <dir_sdi.constprop.7+0x10>
	...

08002a6c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8002a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002a6e:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8002a70:	a803      	add	r0, sp, #12
{
 8002a72:	9100      	str	r1, [sp, #0]
 8002a74:	0014      	movs	r4, r2
	const TCHAR *rp = path;
 8002a76:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8002a78:	f7ff fdca 	bl	8002610 <get_ldnumber>
 8002a7c:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8002a7e:	200b      	movs	r0, #11
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	db15      	blt.n	8002ab0 <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002a84:	4a0b      	ldr	r2, [pc, #44]	; (8002ab4 <f_mount+0x48>)
 8002a86:	0098      	lsls	r0, r3, #2
 8002a88:	5883      	ldr	r3, [r0, r2]

	if (cfs) {
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8002a8e:	2100      	movs	r1, #0
 8002a90:	7019      	strb	r1, [r3, #0]
	}

	if (fs) {
 8002a92:	9b01      	ldr	r3, [sp, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8002a98:	2100      	movs	r1, #0
 8002a9a:	7019      	strb	r1, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8002a9c:	5013      	str	r3, [r2, r0]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8002a9e:	1e18      	subs	r0, r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <f_mount+0x44>
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	2c01      	cmp	r4, #1
 8002aa6:	d103      	bne.n	8002ab0 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8002aa8:	4669      	mov	r1, sp
 8002aaa:	a801      	add	r0, sp, #4
 8002aac:	f7ff fe2c 	bl	8002708 <find_volume.isra.3>
	LEAVE_FF(fs, res);
}
 8002ab0:	b004      	add	sp, #16
 8002ab2:	bd10      	pop	{r4, pc}
 8002ab4:	20000024 	.word	0x20000024

08002ab8 <f_open>:
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8002ab8:	2309      	movs	r3, #9
{
 8002aba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002abc:	b099      	sub	sp, #100	; 0x64
 8002abe:	1e07      	subs	r7, r0, #0
 8002ac0:	910b      	str	r1, [sp, #44]	; 0x2c
 8002ac2:	9209      	str	r2, [sp, #36]	; 0x24
	if (!fp) return FR_INVALID_OBJECT;
 8002ac4:	9302      	str	r3, [sp, #8]
 8002ac6:	d100      	bne.n	8002aca <f_open+0x12>
 8002ac8:	e243      	b.n	8002f52 <f_open+0x49a>
	fp->fs = 0;			/* Clear file object */
 8002aca:	2300      	movs	r3, #0
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
 8002acc:	a90b      	add	r1, sp, #44	; 0x2c
	fp->fs = 0;			/* Clear file object */
 8002ace:	6003      	str	r3, [r0, #0]
	res = find_volume(&dj.fs, &path, 0);
 8002ad0:	a80f      	add	r0, sp, #60	; 0x3c
 8002ad2:	f7ff fe19 	bl	8002708 <find_volume.isra.3>
 8002ad6:	9002      	str	r0, [sp, #8]
#endif
	if (res == FR_OK) {
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	d000      	beq.n	8002ade <f_open+0x26>
 8002adc:	e239      	b.n	8002f52 <f_open+0x49a>
		INIT_BUF(dj);
 8002ade:	ab0c      	add	r3, sp, #48	; 0x30
 8002ae0:	9315      	str	r3, [sp, #84]	; 0x54
 8002ae2:	4b97      	ldr	r3, [pc, #604]	; (8002d40 <f_open+0x288>)
 8002ae4:	9316      	str	r3, [sp, #88]	; 0x58
		res = follow_path(&dj, path);	/* Follow the file path */
 8002ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002ae8:	9301      	str	r3, [sp, #4]
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b2f      	cmp	r3, #47	; 0x2f
 8002aee:	d001      	beq.n	8002af4 <f_open+0x3c>
 8002af0:	2b5c      	cmp	r3, #92	; 0x5c
 8002af2:	d102      	bne.n	8002afa <f_open+0x42>
		path++;
 8002af4:	9b01      	ldr	r3, [sp, #4]
 8002af6:	3301      	adds	r3, #1
 8002af8:	9301      	str	r3, [sp, #4]
	dp->sclust = 0;							/* Always start from the root directory */
 8002afa:	2400      	movs	r4, #0
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002afc:	9b01      	ldr	r3, [sp, #4]
	dp->sclust = 0;							/* Always start from the root directory */
 8002afe:	9411      	str	r4, [sp, #68]	; 0x44
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b1f      	cmp	r3, #31
 8002b04:	d80b      	bhi.n	8002b1e <f_open+0x66>
		res = dir_sdi(dp, 0);
 8002b06:	a80f      	add	r0, sp, #60	; 0x3c
 8002b08:	f7ff ff74 	bl	80029f4 <dir_sdi.constprop.7>
		dp->dir = 0;
 8002b0c:	9414      	str	r4, [sp, #80]	; 0x50
			if (!fp->lockid) res = FR_INT_ERR;
#endif
		}

#else				/* R/O configuration */
		if (res == FR_OK) {					/* Follow succeeded */
 8002b0e:	42a0      	cmp	r0, r4
 8002b10:	d100      	bne.n	8002b14 <f_open+0x5c>
 8002b12:	e1f0      	b.n	8002ef6 <f_open+0x43e>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002b14:	9002      	str	r0, [sp, #8]
 8002b16:	e21c      	b.n	8002f52 <f_open+0x49a>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8002b18:	9b01      	ldr	r3, [sp, #4]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	9301      	str	r3, [sp, #4]
 8002b1e:	9b01      	ldr	r3, [sp, #4]
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b2f      	cmp	r3, #47	; 0x2f
 8002b24:	d0f8      	beq.n	8002b18 <f_open+0x60>
 8002b26:	2b5c      	cmp	r3, #92	; 0x5c
 8002b28:	d0f6      	beq.n	8002b18 <f_open+0x60>
	lfn = dp->lfn;
 8002b2a:	2500      	movs	r5, #0
 8002b2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002b2e:	9306      	str	r3, [sp, #24]
		w = p[si++];					/* Get a character */
 8002b30:	9b01      	ldr	r3, [sp, #4]
 8002b32:	1c6c      	adds	r4, r5, #1
 8002b34:	5d58      	ldrb	r0, [r3, r5]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8002b36:	281f      	cmp	r0, #31
 8002b38:	d91b      	bls.n	8002b72 <f_open+0xba>
 8002b3a:	282f      	cmp	r0, #47	; 0x2f
 8002b3c:	d019      	beq.n	8002b72 <f_open+0xba>
 8002b3e:	285c      	cmp	r0, #92	; 0x5c
 8002b40:	d017      	beq.n	8002b72 <f_open+0xba>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8002b42:	2dff      	cmp	r5, #255	; 0xff
 8002b44:	d00e      	beq.n	8002b64 <f_open+0xac>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8002b46:	2101      	movs	r1, #1
 8002b48:	f7ff f9e8 	bl	8001f1c <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	d009      	beq.n	8002b64 <f_open+0xac>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8002b50:	287f      	cmp	r0, #127	; 0x7f
 8002b52:	d809      	bhi.n	8002b68 <f_open+0xb0>
 8002b54:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 8002b56:	497b      	ldr	r1, [pc, #492]	; (8002d44 <f_open+0x28c>)
 8002b58:	5cca      	ldrb	r2, [r1, r3]
 8002b5a:	2a00      	cmp	r2, #0
 8002b5c:	d004      	beq.n	8002b68 <f_open+0xb0>
 8002b5e:	3301      	adds	r3, #1
 8002b60:	4290      	cmp	r0, r2
 8002b62:	d1f9      	bne.n	8002b58 <f_open+0xa0>
			dir = dj.dir;
			if (!dir) {						/* Current directory itself */
				res = FR_INVALID_NAME;
 8002b64:	2306      	movs	r3, #6
 8002b66:	e0a7      	b.n	8002cb8 <f_open+0x200>
		lfn[di++] = w;					/* Store the Unicode character */
 8002b68:	9b06      	ldr	r3, [sp, #24]
 8002b6a:	006d      	lsls	r5, r5, #1
 8002b6c:	5358      	strh	r0, [r3, r5]
 8002b6e:	0025      	movs	r5, r4
 8002b70:	e7de      	b.n	8002b30 <f_open+0x78>
	*path = &p[si];						/* Return pointer to the next segment */
 8002b72:	9b01      	ldr	r3, [sp, #4]
 8002b74:	191b      	adds	r3, r3, r4
 8002b76:	9301      	str	r3, [sp, #4]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8002b78:	2400      	movs	r4, #0
 8002b7a:	281f      	cmp	r0, #31
 8002b7c:	d800      	bhi.n	8002b80 <f_open+0xc8>
 8002b7e:	3404      	adds	r4, #4
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8002b80:	2d00      	cmp	r5, #0
 8002b82:	d0ef      	beq.n	8002b64 <f_open+0xac>
 8002b84:	9a06      	ldr	r2, [sp, #24]
 8002b86:	006b      	lsls	r3, r5, #1
 8002b88:	18d3      	adds	r3, r2, r3
		w = lfn[di - 1];
 8002b8a:	1e9a      	subs	r2, r3, #2
 8002b8c:	8812      	ldrh	r2, [r2, #0]
		if (w != ' ' && w != '.') break;
 8002b8e:	2a20      	cmp	r2, #32
 8002b90:	d002      	beq.n	8002b98 <f_open+0xe0>
 8002b92:	2a2e      	cmp	r2, #46	; 0x2e
 8002b94:	d000      	beq.n	8002b98 <f_open+0xe0>
 8002b96:	e1df      	b.n	8002f58 <f_open+0x4a0>
		di--;
 8002b98:	3d01      	subs	r5, #1
 8002b9a:	e7f1      	b.n	8002b80 <f_open+0xc8>
		*d++ = (BYTE)val;
 8002b9c:	2120      	movs	r1, #32
 8002b9e:	7019      	strb	r1, [r3, #0]
 8002ba0:	3301      	adds	r3, #1
	while (cnt--)
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d1fa      	bne.n	8002b9c <f_open+0xe4>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	9906      	ldr	r1, [sp, #24]
 8002baa:	005a      	lsls	r2, r3, #1
 8002bac:	5a8a      	ldrh	r2, [r1, r2]
 8002bae:	2a20      	cmp	r2, #32
 8002bb0:	d025      	beq.n	8002bfe <f_open+0x146>
 8002bb2:	2a2e      	cmp	r2, #46	; 0x2e
 8002bb4:	d023      	beq.n	8002bfe <f_open+0x146>
	if (si) cf |= NS_LOSS | NS_LFN;
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <f_open+0x106>
 8002bba:	2203      	movs	r2, #3
 8002bbc:	4314      	orrs	r4, r2
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8002bbe:	006a      	lsls	r2, r5, #1
 8002bc0:	9906      	ldr	r1, [sp, #24]
 8002bc2:	3a02      	subs	r2, #2
 8002bc4:	5a8a      	ldrh	r2, [r1, r2]
 8002bc6:	2a2e      	cmp	r2, #46	; 0x2e
 8002bc8:	d002      	beq.n	8002bd0 <f_open+0x118>
 8002bca:	3d01      	subs	r5, #1
 8002bcc:	2d00      	cmp	r5, #0
 8002bce:	d1f6      	bne.n	8002bbe <f_open+0x106>
		dp->fn[i++] = (BYTE)w;
 8002bd0:	2208      	movs	r2, #8
 8002bd2:	9203      	str	r2, [sp, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	0016      	movs	r6, r2
 8002bd8:	9205      	str	r2, [sp, #20]
		w = lfn[si++];					/* Get an LFN character */
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	9204      	str	r2, [sp, #16]
 8002bde:	9a06      	ldr	r2, [sp, #24]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
 8002be4:	2800      	cmp	r0, #0
 8002be6:	d01e      	beq.n	8002c26 <f_open+0x16e>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8002be8:	2820      	cmp	r0, #32
 8002bea:	d004      	beq.n	8002bf6 <f_open+0x13e>
 8002bec:	282e      	cmp	r0, #46	; 0x2e
 8002bee:	d108      	bne.n	8002c02 <f_open+0x14a>
 8002bf0:	9b04      	ldr	r3, [sp, #16]
 8002bf2:	42ab      	cmp	r3, r5
 8002bf4:	d00c      	beq.n	8002c10 <f_open+0x158>
			cf |= NS_LOSS | NS_LFN; continue;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8002bfa:	9b04      	ldr	r3, [sp, #16]
 8002bfc:	e7ed      	b.n	8002bda <f_open+0x122>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8002bfe:	3301      	adds	r3, #1
 8002c00:	e7d2      	b.n	8002ba8 <f_open+0xf0>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8002c02:	9b05      	ldr	r3, [sp, #20]
 8002c04:	9a03      	ldr	r2, [sp, #12]
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d206      	bcs.n	8002c18 <f_open+0x160>
 8002c0a:	9b04      	ldr	r3, [sp, #16]
 8002c0c:	42ab      	cmp	r3, r5
 8002c0e:	d165      	bne.n	8002cdc <f_open+0x224>
			if (ni == 11) {				/* Long extension */
 8002c10:	9b03      	ldr	r3, [sp, #12]
 8002c12:	2b0b      	cmp	r3, #11
 8002c14:	d15a      	bne.n	8002ccc <f_open+0x214>
 8002c16:	e002      	b.n	8002c1e <f_open+0x166>
 8002c18:	9b03      	ldr	r3, [sp, #12]
 8002c1a:	2b0b      	cmp	r3, #11
 8002c1c:	d14e      	bne.n	8002cbc <f_open+0x204>
				cf |= NS_LOSS | NS_LFN; break;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	431c      	orrs	r4, r3
 8002c22:	3308      	adds	r3, #8
 8002c24:	9303      	str	r3, [sp, #12]
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002c26:	ad0f      	add	r5, sp, #60	; 0x3c
 8002c28:	69ab      	ldr	r3, [r5, #24]
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	2ae5      	cmp	r2, #229	; 0xe5
 8002c2e:	d101      	bne.n	8002c34 <f_open+0x17c>
 8002c30:	3ae0      	subs	r2, #224	; 0xe0
 8002c32:	701a      	strb	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 8002c34:	9b03      	ldr	r3, [sp, #12]
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d101      	bne.n	8002c3e <f_open+0x186>
 8002c3a:	00b6      	lsls	r6, r6, #2
 8002c3c:	b2f6      	uxtb	r6, r6
 8002c3e:	230c      	movs	r3, #12
 8002c40:	4033      	ands	r3, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8002c42:	2b0c      	cmp	r3, #12
 8002c44:	d002      	beq.n	8002c4c <f_open+0x194>
 8002c46:	43f2      	mvns	r2, r6
 8002c48:	0792      	lsls	r2, r2, #30
 8002c4a:	d101      	bne.n	8002c50 <f_open+0x198>
		cf |= NS_LFN;
 8002c4c:	2202      	movs	r2, #2
 8002c4e:	4314      	orrs	r4, r2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8002c50:	07a2      	lsls	r2, r4, #30
 8002c52:	d409      	bmi.n	8002c68 <f_open+0x1b0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8002c54:	2203      	movs	r2, #3
 8002c56:	4016      	ands	r6, r2
 8002c58:	2e01      	cmp	r6, #1
 8002c5a:	d101      	bne.n	8002c60 <f_open+0x1a8>
 8002c5c:	320d      	adds	r2, #13
 8002c5e:	4314      	orrs	r4, r2
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d101      	bne.n	8002c68 <f_open+0x1b0>
 8002c64:	3304      	adds	r3, #4
 8002c66:	431c      	orrs	r4, r3
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8002c68:	69ab      	ldr	r3, [r5, #24]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002c6a:	0028      	movs	r0, r5
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8002c6c:	72dc      	strb	r4, [r3, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002c6e:	f7ff fec1 	bl	80029f4 <dir_sdi.constprop.7>
	if (res != FR_OK) return res;
 8002c72:	2800      	cmp	r0, #0
 8002c74:	d111      	bne.n	8002c9a <f_open+0x1e2>
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002c76:	22ff      	movs	r2, #255	; 0xff
 8002c78:	2301      	movs	r3, #1
 8002c7a:	0016      	movs	r6, r2
 8002c7c:	425b      	negs	r3, r3
 8002c7e:	842b      	strh	r3, [r5, #32]
 8002c80:	9205      	str	r2, [sp, #20]
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002c82:	9307      	str	r3, [sp, #28]
		res = move_window(dp->fs, dp->sect);
 8002c84:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8002c86:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002c88:	f7ff fcee 	bl	8002668 <move_window>
		if (res != FR_OK) break;
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	d104      	bne.n	8002c9a <f_open+0x1e2>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002c90:	9d14      	ldr	r5, [sp, #80]	; 0x50
		c = dir[DIR_Name];
 8002c92:	782a      	ldrb	r2, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002c94:	2a00      	cmp	r2, #0
 8002c96:	d145      	bne.n	8002d24 <f_open+0x26c>
 8002c98:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 8002c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002c9c:	9303      	str	r3, [sp, #12]
 8002c9e:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	d100      	bne.n	8002ca6 <f_open+0x1ee>
 8002ca4:	e10f      	b.n	8002ec6 <f_open+0x40e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002ca6:	2804      	cmp	r0, #4
 8002ca8:	d000      	beq.n	8002cac <f_open+0x1f4>
 8002caa:	e733      	b.n	8002b14 <f_open+0x5c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002cac:	2205      	movs	r2, #5
 8002cae:	9202      	str	r2, [sp, #8]
 8002cb0:	4203      	tst	r3, r0
 8002cb2:	d100      	bne.n	8002cb6 <f_open+0x1fe>
 8002cb4:	e14d      	b.n	8002f52 <f_open+0x49a>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002cb6:	2304      	movs	r3, #4
				res = FR_INVALID_NAME;
 8002cb8:	9302      	str	r3, [sp, #8]
 8002cba:	e14a      	b.n	8002f52 <f_open+0x49a>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8002cbc:	9b04      	ldr	r3, [sp, #16]
 8002cbe:	42ab      	cmp	r3, r5
 8002cc0:	d004      	beq.n	8002ccc <f_open+0x214>
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	431c      	orrs	r4, r3
			if (si > di) break;			/* No extension */
 8002cc6:	9b04      	ldr	r3, [sp, #16]
 8002cc8:	42ab      	cmp	r3, r5
 8002cca:	d8ac      	bhi.n	8002c26 <f_open+0x16e>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002ccc:	230b      	movs	r3, #11
			b <<= 2; continue;
 8002cce:	00b6      	lsls	r6, r6, #2
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002cd0:	9303      	str	r3, [sp, #12]
			b <<= 2; continue;
 8002cd2:	b2f6      	uxtb	r6, r6
 8002cd4:	9504      	str	r5, [sp, #16]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002cd6:	3b03      	subs	r3, #3
		dp->fn[i++] = (BYTE)w;
 8002cd8:	9305      	str	r3, [sp, #20]
 8002cda:	e78e      	b.n	8002bfa <f_open+0x142>
		if (w >= 0x80) {				/* Non ASCII character */
 8002cdc:	287f      	cmp	r0, #127	; 0x7f
 8002cde:	d90c      	bls.n	8002cfa <f_open+0x242>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	f7ff f91b 	bl	8001f1c <ff_convert>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	431c      	orrs	r4, r3
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8002cea:	2800      	cmp	r0, #0
 8002cec:	d00e      	beq.n	8002d0c <f_open+0x254>
 8002cee:	4b16      	ldr	r3, [pc, #88]	; (8002d48 <f_open+0x290>)
 8002cf0:	1818      	adds	r0, r3, r0
 8002cf2:	3880      	subs	r0, #128	; 0x80
 8002cf4:	7800      	ldrb	r0, [r0, #0]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d008      	beq.n	8002d0c <f_open+0x254>
		dp->fn[i++] = (BYTE)w;
 8002cfa:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 8002cfc:	4913      	ldr	r1, [pc, #76]	; (8002d4c <f_open+0x294>)
 8002cfe:	5cca      	ldrb	r2, [r1, r3]
 8002d00:	2a00      	cmp	r2, #0
 8002d02:	d100      	bne.n	8002d06 <f_open+0x24e>
 8002d04:	e12e      	b.n	8002f64 <f_open+0x4ac>
 8002d06:	3301      	adds	r3, #1
 8002d08:	4282      	cmp	r2, r0
 8002d0a:	d1f8      	bne.n	8002cfe <f_open+0x246>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	205f      	movs	r0, #95	; 0x5f
 8002d10:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8002d12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002d14:	9a05      	ldr	r2, [sp, #20]
 8002d16:	5498      	strb	r0, [r3, r2]
 8002d18:	0013      	movs	r3, r2
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	e7dc      	b.n	8002cd8 <f_open+0x220>
					b |= 2;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	431e      	orrs	r6, r3
 8002d22:	e7f6      	b.n	8002d12 <f_open+0x25a>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8002d24:	2ae5      	cmp	r2, #229	; 0xe5
 8002d26:	d006      	beq.n	8002d36 <f_open+0x27e>
		a = dir[DIR_Attr] & AM_MASK;
 8002d28:	233f      	movs	r3, #63	; 0x3f
 8002d2a:	7ae9      	ldrb	r1, [r5, #11]
 8002d2c:	400b      	ands	r3, r1
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8002d2e:	0709      	lsls	r1, r1, #28
 8002d30:	d50e      	bpl.n	8002d50 <f_open+0x298>
 8002d32:	2b0f      	cmp	r3, #15
 8002d34:	d00e      	beq.n	8002d54 <f_open+0x29c>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002d36:	9a07      	ldr	r2, [sp, #28]
 8002d38:	ab0f      	add	r3, sp, #60	; 0x3c
 8002d3a:	841a      	strh	r2, [r3, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002d3c:	26ff      	movs	r6, #255	; 0xff
 8002d3e:	e058      	b.n	8002df2 <f_open+0x33a>
 8002d40:	2000002a 	.word	0x2000002a
 8002d44:	080042a3 	.word	0x080042a3
 8002d48:	08004216 	.word	0x08004216
 8002d4c:	080042ac 	.word	0x080042ac
			if (a == AM_LFN) {			/* An LFN entry is found */
 8002d50:	2b0f      	cmp	r3, #15
 8002d52:	d179      	bne.n	8002e48 <f_open+0x390>
				if (dp->lfn) {
 8002d54:	9916      	ldr	r1, [sp, #88]	; 0x58
 8002d56:	ab0f      	add	r3, sp, #60	; 0x3c
 8002d58:	9104      	str	r1, [sp, #16]
 8002d5a:	2900      	cmp	r1, #0
 8002d5c:	d049      	beq.n	8002df2 <f_open+0x33a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8002d5e:	2140      	movs	r1, #64	; 0x40
 8002d60:	420a      	tst	r2, r1
 8002d62:	d068      	beq.n	8002e36 <f_open+0x37e>
						sum = dir[LDIR_Chksum];
 8002d64:	7b68      	ldrb	r0, [r5, #13]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8002d66:	438a      	bics	r2, r1
						sum = dir[LDIR_Chksum];
 8002d68:	9005      	str	r0, [sp, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8002d6a:	0016      	movs	r6, r2
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8002d6c:	88da      	ldrh	r2, [r3, #6]
 8002d6e:	841a      	strh	r2, [r3, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002d70:	7b6b      	ldrb	r3, [r5, #13]
 8002d72:	9a05      	ldr	r2, [sp, #20]
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d1e1      	bne.n	8002d3c <f_open+0x284>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8002d78:	7eea      	ldrb	r2, [r5, #27]
 8002d7a:	7eab      	ldrb	r3, [r5, #26]
 8002d7c:	0212      	lsls	r2, r2, #8
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	b21b      	sxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1da      	bne.n	8002d3c <f_open+0x284>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8002d86:	223f      	movs	r2, #63	; 0x3f
 8002d88:	782c      	ldrb	r4, [r5, #0]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002d8a:	9303      	str	r3, [sp, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8002d8c:	4014      	ands	r4, r2
 8002d8e:	3c01      	subs	r4, #1
 8002d90:	3a32      	subs	r2, #50	; 0x32
 8002d92:	4354      	muls	r4, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002d94:	3a0c      	subs	r2, #12
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8002d96:	9903      	ldr	r1, [sp, #12]
 8002d98:	4b7b      	ldr	r3, [pc, #492]	; (8002f88 <f_open+0x4d0>)
 8002d9a:	5ccb      	ldrb	r3, [r1, r3]
 8002d9c:	18e9      	adds	r1, r5, r3
 8002d9e:	7849      	ldrb	r1, [r1, #1]
 8002da0:	5ceb      	ldrb	r3, [r5, r3]
 8002da2:	0209      	lsls	r1, r1, #8
 8002da4:	430b      	orrs	r3, r1
 8002da6:	9306      	str	r3, [sp, #24]
		if (wc) {
 8002da8:	2a00      	cmp	r2, #0
 8002daa:	d048      	beq.n	8002e3e <f_open+0x386>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8002dac:	2cfe      	cmp	r4, #254	; 0xfe
 8002dae:	d8c5      	bhi.n	8002d3c <f_open+0x284>
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7ff f8d1 	bl	8001f58 <ff_wtoupper>
 8002db6:	1c63      	adds	r3, r4, #1
 8002db8:	9308      	str	r3, [sp, #32]
 8002dba:	9b04      	ldr	r3, [sp, #16]
 8002dbc:	0064      	lsls	r4, r4, #1
 8002dbe:	900a      	str	r0, [sp, #40]	; 0x28
 8002dc0:	5ae0      	ldrh	r0, [r4, r3]
 8002dc2:	f7ff f8c9 	bl	8001f58 <ff_wtoupper>
 8002dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002dc8:	4283      	cmp	r3, r0
 8002dca:	d1b7      	bne.n	8002d3c <f_open+0x284>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8002dcc:	9a06      	ldr	r2, [sp, #24]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8002dce:	9c08      	ldr	r4, [sp, #32]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	9303      	str	r3, [sp, #12]
 8002dd6:	2b0d      	cmp	r3, #13
 8002dd8:	d1dd      	bne.n	8002d96 <f_open+0x2de>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8002dda:	782b      	ldrb	r3, [r5, #0]
 8002ddc:	065b      	lsls	r3, r3, #25
 8002dde:	d506      	bpl.n	8002dee <f_open+0x336>
 8002de0:	2a00      	cmp	r2, #0
 8002de2:	d004      	beq.n	8002dee <f_open+0x336>
 8002de4:	9b04      	ldr	r3, [sp, #16]
 8002de6:	0064      	lsls	r4, r4, #1
 8002de8:	5ae3      	ldrh	r3, [r4, r3]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1a6      	bne.n	8002d3c <f_open+0x284>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002dee:	3e01      	subs	r6, #1
 8002df0:	b2f6      	uxtb	r6, r6
	i = dp->index + 1;
 8002df2:	ac0f      	add	r4, sp, #60	; 0x3c
 8002df4:	88e5      	ldrh	r5, [r4, #6]
 8002df6:	3501      	adds	r5, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8002df8:	b2ab      	uxth	r3, r5
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d100      	bne.n	8002e00 <f_open+0x348>
 8002dfe:	e74b      	b.n	8002c98 <f_open+0x1e0>
 8002e00:	6923      	ldr	r3, [r4, #16]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d100      	bne.n	8002e08 <f_open+0x350>
 8002e06:	e747      	b.n	8002c98 <f_open+0x1e0>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8002e08:	220f      	movs	r2, #15
 8002e0a:	402a      	ands	r2, r5
 8002e0c:	9203      	str	r2, [sp, #12]
 8002e0e:	d109      	bne.n	8002e24 <f_open+0x36c>
		if (!dp->clust) {		/* Static table */
 8002e10:	68e1      	ldr	r1, [r4, #12]
		dp->sect++;					/* Next sector */
 8002e12:	3301      	adds	r3, #1
 8002e14:	6820      	ldr	r0, [r4, #0]
 8002e16:	6123      	str	r3, [r4, #16]
		if (!dp->clust) {		/* Static table */
 8002e18:	2900      	cmp	r1, #0
 8002e1a:	d13a      	bne.n	8002e92 <f_open+0x3da>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8002e1c:	8903      	ldrh	r3, [r0, #8]
 8002e1e:	429d      	cmp	r5, r3
 8002e20:	d300      	bcc.n	8002e24 <f_open+0x36c>
 8002e22:	e739      	b.n	8002c98 <f_open+0x1e0>
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e26:	9903      	ldr	r1, [sp, #12]
 8002e28:	3328      	adds	r3, #40	; 0x28
 8002e2a:	0149      	lsls	r1, r1, #5
	dp->index = (WORD)i;	/* Current index */
 8002e2c:	aa0f      	add	r2, sp, #60	; 0x3c
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e2e:	185b      	adds	r3, r3, r1
	dp->index = (WORD)i;	/* Current index */
 8002e30:	80d5      	strh	r5, [r2, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e32:	9314      	str	r3, [sp, #80]	; 0x50
 8002e34:	e726      	b.n	8002c84 <f_open+0x1cc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002e36:	42b2      	cmp	r2, r6
 8002e38:	d000      	beq.n	8002e3c <f_open+0x384>
 8002e3a:	e77f      	b.n	8002d3c <f_open+0x284>
 8002e3c:	e798      	b.n	8002d70 <f_open+0x2b8>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8002e3e:	4b53      	ldr	r3, [pc, #332]	; (8002f8c <f_open+0x4d4>)
 8002e40:	9906      	ldr	r1, [sp, #24]
 8002e42:	4299      	cmp	r1, r3
 8002e44:	d0c4      	beq.n	8002dd0 <f_open+0x318>
 8002e46:	e779      	b.n	8002d3c <f_open+0x284>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8002e48:	2e00      	cmp	r6, #0
 8002e4a:	d10f      	bne.n	8002e6c <f_open+0x3b4>
 8002e4c:	0029      	movs	r1, r5
 8002e4e:	002a      	movs	r2, r5
 8002e50:	310b      	adds	r1, #11
	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8002e52:	0873      	lsrs	r3, r6, #1
 8002e54:	7814      	ldrb	r4, [r2, #0]
 8002e56:	01f6      	lsls	r6, r6, #7
 8002e58:	4333      	orrs	r3, r6
 8002e5a:	191b      	adds	r3, r3, r4
 8002e5c:	3201      	adds	r2, #1
 8002e5e:	b2de      	uxtb	r6, r3
 8002e60:	4291      	cmp	r1, r2
 8002e62:	d1f6      	bne.n	8002e52 <f_open+0x39a>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8002e64:	9b05      	ldr	r3, [sp, #20]
 8002e66:	42b3      	cmp	r3, r6
 8002e68:	d100      	bne.n	8002e6c <f_open+0x3b4>
 8002e6a:	e716      	b.n	8002c9a <f_open+0x1e2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8002e6c:	2401      	movs	r4, #1
 8002e6e:	aa0f      	add	r2, sp, #60	; 0x3c
 8002e70:	6991      	ldr	r1, [r2, #24]
 8002e72:	7acb      	ldrb	r3, [r1, #11]
 8002e74:	4023      	ands	r3, r4
 8002e76:	d006      	beq.n	8002e86 <f_open+0x3ce>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002e78:	9b07      	ldr	r3, [sp, #28]
 8002e7a:	8413      	strh	r3, [r2, #32]
 8002e7c:	e75e      	b.n	8002d3c <f_open+0x284>
 8002e7e:	0033      	movs	r3, r6
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8002e80:	2e0b      	cmp	r6, #11
 8002e82:	d100      	bne.n	8002e86 <f_open+0x3ce>
 8002e84:	e709      	b.n	8002c9a <f_open+0x1e2>
 8002e86:	1c5e      	adds	r6, r3, #1
 8002e88:	5cec      	ldrb	r4, [r5, r3]
 8002e8a:	5ccb      	ldrb	r3, [r1, r3]
 8002e8c:	429c      	cmp	r4, r3
 8002e8e:	d0f6      	beq.n	8002e7e <f_open+0x3c6>
 8002e90:	e7f2      	b.n	8002e78 <f_open+0x3c0>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002e92:	7883      	ldrb	r3, [r0, #2]
 8002e94:	092a      	lsrs	r2, r5, #4
 8002e96:	3b01      	subs	r3, #1
 8002e98:	421a      	tst	r2, r3
 8002e9a:	d1c3      	bne.n	8002e24 <f_open+0x36c>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8002e9c:	f7ff fd40 	bl	8002920 <get_fat>
 8002ea0:	0001      	movs	r1, r0
				if (clst <= 1) return FR_INT_ERR;
 8002ea2:	2801      	cmp	r0, #1
 8002ea4:	d90b      	bls.n	8002ebe <f_open+0x406>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002ea6:	1c43      	adds	r3, r0, #1
 8002ea8:	d00b      	beq.n	8002ec2 <f_open+0x40a>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8002eaa:	6820      	ldr	r0, [r4, #0]
 8002eac:	68c3      	ldr	r3, [r0, #12]
 8002eae:	4299      	cmp	r1, r3
 8002eb0:	d300      	bcc.n	8002eb4 <f_open+0x3fc>
 8002eb2:	e6f1      	b.n	8002c98 <f_open+0x1e0>
				dp->clust = clst;				/* Initialize data for new cluster */
 8002eb4:	60e1      	str	r1, [r4, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8002eb6:	f7ff fd27 	bl	8002908 <clust2sect>
 8002eba:	6120      	str	r0, [r4, #16]
 8002ebc:	e7b2      	b.n	8002e24 <f_open+0x36c>
				if (clst <= 1) return FR_INT_ERR;
 8002ebe:	2002      	movs	r0, #2
 8002ec0:	e6eb      	b.n	8002c9a <f_open+0x1e2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	e6e9      	b.n	8002c9a <f_open+0x1e2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	9914      	ldr	r1, [sp, #80]	; 0x50
 8002eca:	4213      	tst	r3, r2
 8002ecc:	d113      	bne.n	8002ef6 <f_open+0x43e>
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8002ece:	7acb      	ldrb	r3, [r1, #11]
 8002ed0:	06db      	lsls	r3, r3, #27
 8002ed2:	d556      	bpl.n	8002f82 <f_open+0x4ca>
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002ed4:	7ecb      	ldrb	r3, [r1, #27]
 8002ed6:	7e8a      	ldrb	r2, [r1, #26]
 8002ed8:	021b      	lsls	r3, r3, #8
 8002eda:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 8002edc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002ede:	9203      	str	r2, [sp, #12]
	if (fs->fs_type == FS_FAT32)
 8002ee0:	7812      	ldrb	r2, [r2, #0]
 8002ee2:	2a03      	cmp	r2, #3
 8002ee4:	d105      	bne.n	8002ef2 <f_open+0x43a>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002ee6:	7d48      	ldrb	r0, [r1, #21]
 8002ee8:	7d0a      	ldrb	r2, [r1, #20]
 8002eea:	0200      	lsls	r0, r0, #8
 8002eec:	4302      	orrs	r2, r0
 8002eee:	0412      	lsls	r2, r2, #16
 8002ef0:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 8002ef2:	9311      	str	r3, [sp, #68]	; 0x44
 8002ef4:	e613      	b.n	8002b1e <f_open+0x66>
		dir = dj.dir;
 8002ef6:	9b14      	ldr	r3, [sp, #80]	; 0x50
			if (!dir) {						/* Current directory itself */
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d100      	bne.n	8002efe <f_open+0x446>
 8002efc:	e632      	b.n	8002b64 <f_open+0xac>
			} else {
				if (dir[DIR_Attr] & AM_DIR)	/* It is a directory */
 8002efe:	2110      	movs	r1, #16
 8002f00:	7ada      	ldrb	r2, [r3, #11]
 8002f02:	400a      	ands	r2, r1
 8002f04:	d000      	beq.n	8002f08 <f_open+0x450>
 8002f06:	e6d6      	b.n	8002cb6 <f_open+0x1fe>
	mode &= FA_READ;
 8002f08:	2101      	movs	r1, #1
 8002f0a:	9809      	ldr	r0, [sp, #36]	; 0x24
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
			fp->err = 0;						/* Clear error flag */
 8002f0c:	71fa      	strb	r2, [r7, #7]
	mode &= FA_READ;
 8002f0e:	4008      	ands	r0, r1
			fp->flag = mode;					/* File access mode */
 8002f10:	71b8      	strb	r0, [r7, #6]
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002f12:	7eda      	ldrb	r2, [r3, #27]
 8002f14:	7e98      	ldrb	r0, [r3, #26]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002f16:	990f      	ldr	r1, [sp, #60]	; 0x3c
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002f18:	0212      	lsls	r2, r2, #8
 8002f1a:	4302      	orrs	r2, r0
	if (fs->fs_type == FS_FAT32)
 8002f1c:	7808      	ldrb	r0, [r1, #0]
 8002f1e:	2803      	cmp	r0, #3
 8002f20:	d105      	bne.n	8002f2e <f_open+0x476>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002f22:	7d5c      	ldrb	r4, [r3, #21]
 8002f24:	7d18      	ldrb	r0, [r3, #20]
 8002f26:	0224      	lsls	r4, r4, #8
 8002f28:	4320      	orrs	r0, r4
 8002f2a:	0400      	lsls	r0, r0, #16
 8002f2c:	4302      	orrs	r2, r0
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002f2e:	613a      	str	r2, [r7, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8002f30:	7f5a      	ldrb	r2, [r3, #29]
 8002f32:	7f18      	ldrb	r0, [r3, #28]
 8002f34:	0212      	lsls	r2, r2, #8
 8002f36:	4310      	orrs	r0, r2
 8002f38:	7f9a      	ldrb	r2, [r3, #30]
 8002f3a:	7fdb      	ldrb	r3, [r3, #31]
 8002f3c:	0412      	lsls	r2, r2, #16
 8002f3e:	4302      	orrs	r2, r0
 8002f40:	061b      	lsls	r3, r3, #24
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]
			fp->fptr = 0;						/* File pointer */
 8002f46:	2300      	movs	r3, #0
			fp->dsect = 0;
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8002f48:	6039      	str	r1, [r7, #0]
			fp->fptr = 0;						/* File pointer */
 8002f4a:	60bb      	str	r3, [r7, #8]
			fp->dsect = 0;
 8002f4c:	61bb      	str	r3, [r7, #24]
			fp->id = fp->fs->id;
 8002f4e:	88cb      	ldrh	r3, [r1, #6]
 8002f50:	80bb      	strh	r3, [r7, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8002f52:	9802      	ldr	r0, [sp, #8]
 8002f54:	b019      	add	sp, #100	; 0x64
 8002f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	lfn[di] = 0;						/* LFN is created */
 8002f58:	2200      	movs	r2, #0
 8002f5a:	801a      	strh	r2, [r3, #0]
 8002f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002f5e:	001a      	movs	r2, r3
 8002f60:	320b      	adds	r2, #11
 8002f62:	e61e      	b.n	8002ba2 <f_open+0xea>
				if (IsUpper(w)) {		/* ASCII large capital */
 8002f64:	0003      	movs	r3, r0
 8002f66:	3b41      	subs	r3, #65	; 0x41
 8002f68:	2b19      	cmp	r3, #25
 8002f6a:	d800      	bhi.n	8002f6e <f_open+0x4b6>
 8002f6c:	e6d7      	b.n	8002d1e <f_open+0x266>
					if (IsLower(w)) {	/* ASCII small capital */
 8002f6e:	0003      	movs	r3, r0
 8002f70:	3b61      	subs	r3, #97	; 0x61
 8002f72:	2b19      	cmp	r3, #25
 8002f74:	d900      	bls.n	8002f78 <f_open+0x4c0>
 8002f76:	e6cc      	b.n	8002d12 <f_open+0x25a>
						b |= 1; w -= 0x20;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	3820      	subs	r0, #32
 8002f7c:	431e      	orrs	r6, r3
 8002f7e:	b280      	uxth	r0, r0
 8002f80:	e6c7      	b.n	8002d12 <f_open+0x25a>
				res = FR_NO_PATH; break;
 8002f82:	2005      	movs	r0, #5
 8002f84:	e5c6      	b.n	8002b14 <f_open+0x5c>
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	08004296 	.word	0x08004296
 8002f8c:	0000ffff 	.word	0x0000ffff

08002f90 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8002f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f92:	001f      	movs	r7, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8002f94:	2300      	movs	r3, #0
{
 8002f96:	b085      	sub	sp, #20
	*br = 0;	/* Clear read byte counter */
 8002f98:	603b      	str	r3, [r7, #0]
{
 8002f9a:	0004      	movs	r4, r0
 8002f9c:	9102      	str	r1, [sp, #8]
 8002f9e:	0015      	movs	r5, r2

	res = validate(fp);							/* Check validity */
 8002fa0:	f7ff fb4c 	bl	800263c <validate>
 8002fa4:	9000      	str	r0, [sp, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	d10e      	bne.n	8002fc8 <f_read+0x38>
	if (fp->err)								/* Check error */
 8002faa:	79e3      	ldrb	r3, [r4, #7]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d121      	bne.n	8002ff4 <f_read+0x64>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8002fb0:	79a3      	ldrb	r3, [r4, #6]
 8002fb2:	07db      	lsls	r3, r3, #31
 8002fb4:	d400      	bmi.n	8002fb8 <f_read+0x28>
 8002fb6:	e06f      	b.n	8003098 <f_read+0x108>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 8002fb8:	68e3      	ldr	r3, [r4, #12]
 8002fba:	68a2      	ldr	r2, [r4, #8]
 8002fbc:	1a9e      	subs	r6, r3, r2
 8002fbe:	42ae      	cmp	r6, r5
 8002fc0:	d900      	bls.n	8002fc4 <f_read+0x34>
 8002fc2:	002e      	movs	r6, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 8002fc4:	2e00      	cmp	r6, #0
 8002fc6:	d102      	bne.n	8002fce <f_read+0x3e>
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 8002fc8:	9800      	ldr	r0, [sp, #0]
 8002fca:	b005      	add	sp, #20
 8002fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8002fce:	68a3      	ldr	r3, [r4, #8]
 8002fd0:	05da      	lsls	r2, r3, #23
 8002fd2:	d144      	bne.n	800305e <f_read+0xce>
 8002fd4:	6820      	ldr	r0, [r4, #0]
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002fd6:	0a5a      	lsrs	r2, r3, #9
 8002fd8:	7881      	ldrb	r1, [r0, #2]
 8002fda:	3901      	subs	r1, #1
 8002fdc:	400a      	ands	r2, r1
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	9201      	str	r2, [sp, #4]
			if (!csect) {						/* On the cluster boundary? */
 8002fe2:	2a00      	cmp	r2, #0
 8002fe4:	d111      	bne.n	800300a <f_read+0x7a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <f_read+0x68>
					clst = fp->sclust;			/* Follow from the origin */
 8002fea:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8002fec:	2801      	cmp	r0, #1
 8002fee:	d807      	bhi.n	8003000 <f_read+0x70>
 8002ff0:	2302      	movs	r3, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002ff2:	71e3      	strb	r3, [r4, #7]
		LEAVE_FF(fp->fs, FR_DENIED);
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	e7e7      	b.n	8002fc8 <f_read+0x38>
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8002ff8:	6961      	ldr	r1, [r4, #20]
 8002ffa:	f7ff fc91 	bl	8002920 <get_fat>
 8002ffe:	e7f5      	b.n	8002fec <f_read+0x5c>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d101      	bne.n	8003008 <f_read+0x78>
 8003004:	2301      	movs	r3, #1
 8003006:	e7f4      	b.n	8002ff2 <f_read+0x62>
				fp->clust = clst;				/* Update current cluster */
 8003008:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	6961      	ldr	r1, [r4, #20]
 800300e:	0018      	movs	r0, r3
 8003010:	9303      	str	r3, [sp, #12]
 8003012:	f7ff fc79 	bl	8002908 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003016:	2800      	cmp	r0, #0
 8003018:	d0ea      	beq.n	8002ff0 <f_read+0x60>
			sect += csect;
 800301a:	9b01      	ldr	r3, [sp, #4]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800301c:	0a75      	lsrs	r5, r6, #9
			sect += csect;
 800301e:	181a      	adds	r2, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003020:	2d00      	cmp	r5, #0
 8003022:	d01b      	beq.n	800305c <f_read+0xcc>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003024:	9b03      	ldr	r3, [sp, #12]
 8003026:	9901      	ldr	r1, [sp, #4]
 8003028:	789b      	ldrb	r3, [r3, #2]
 800302a:	1949      	adds	r1, r1, r5
 800302c:	4299      	cmp	r1, r3
 800302e:	d901      	bls.n	8003034 <f_read+0xa4>
					cc = fp->fs->csize - csect;
 8003030:	9901      	ldr	r1, [sp, #4]
 8003032:	1a5d      	subs	r5, r3, r1
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8003034:	9b03      	ldr	r3, [sp, #12]
 8003036:	9902      	ldr	r1, [sp, #8]
 8003038:	7858      	ldrb	r0, [r3, #1]
 800303a:	002b      	movs	r3, r5
 800303c:	f7fe ffc4 	bl	8001fc8 <disk_read>
 8003040:	2800      	cmp	r0, #0
 8003042:	d1df      	bne.n	8003004 <f_read+0x74>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8003044:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003046:	9b02      	ldr	r3, [sp, #8]
 8003048:	1b76      	subs	r6, r6, r5
 800304a:	195b      	adds	r3, r3, r5
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	68a3      	ldr	r3, [r4, #8]
 8003050:	195b      	adds	r3, r3, r5
 8003052:	60a3      	str	r3, [r4, #8]
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	195b      	adds	r3, r3, r5
 8003058:	603b      	str	r3, [r7, #0]
 800305a:	e7b3      	b.n	8002fc4 <f_read+0x34>
			fp->dsect = sect;
 800305c:	61a2      	str	r2, [r4, #24]
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800305e:	2280      	movs	r2, #128	; 0x80
 8003060:	68a3      	ldr	r3, [r4, #8]
 8003062:	0092      	lsls	r2, r2, #2
 8003064:	05db      	lsls	r3, r3, #23
 8003066:	0ddb      	lsrs	r3, r3, #23
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	0035      	movs	r5, r6
 800306c:	429e      	cmp	r6, r3
 800306e:	d900      	bls.n	8003072 <f_read+0xe2>
 8003070:	001d      	movs	r5, r3
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
 8003072:	69a1      	ldr	r1, [r4, #24]
 8003074:	6820      	ldr	r0, [r4, #0]
 8003076:	f7ff faf7 	bl	8002668 <move_window>
 800307a:	2800      	cmp	r0, #0
 800307c:	d1c2      	bne.n	8003004 <f_read+0x74>
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800307e:	68a3      	ldr	r3, [r4, #8]
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	05db      	lsls	r3, r3, #23
 8003084:	0ddb      	lsrs	r3, r3, #23
 8003086:	3328      	adds	r3, #40	; 0x28
 8003088:	18d3      	adds	r3, r2, r3
		*d++ = *s++;
 800308a:	5c1a      	ldrb	r2, [r3, r0]
 800308c:	9902      	ldr	r1, [sp, #8]
 800308e:	540a      	strb	r2, [r1, r0]
 8003090:	3001      	adds	r0, #1
	while (cnt--)
 8003092:	4285      	cmp	r5, r0
 8003094:	d1f9      	bne.n	800308a <f_read+0xfa>
 8003096:	e7d6      	b.n	8003046 <f_read+0xb6>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003098:	2307      	movs	r3, #7
 800309a:	e7ab      	b.n	8002ff4 <f_read+0x64>

0800309c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800309c:	b510      	push	{r4, lr}
 800309e:	0004      	movs	r4, r0
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(fp);				/* Lock volume */
 80030a0:	f7ff facc 	bl	800263c <validate>
		if (res == FR_OK) {
 80030a4:	2800      	cmp	r0, #0
 80030a6:	d100      	bne.n	80030aa <f_close+0xe>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 80030a8:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 80030aa:	bd10      	pop	{r4, pc}

080030ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80030ac:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030ae:	2001      	movs	r0, #1
 80030b0:	4a0c      	ldr	r2, [pc, #48]	; (80030e4 <MX_DMA_Init+0x38>)
 80030b2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80030b4:	4301      	orrs	r1, r0
 80030b6:	6311      	str	r1, [r2, #48]	; 0x30
 80030b8:	6b13      	ldr	r3, [r2, #48]	; 0x30

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030ba:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030bc:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030be:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030c0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030c2:	3009      	adds	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030c4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030c6:	f7fd fa0b 	bl	80004e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80030ca:	200a      	movs	r0, #10
 80030cc:	f7fd fa32 	bl	8000534 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80030d0:	2200      	movs	r2, #0
 80030d2:	200b      	movs	r0, #11
 80030d4:	0011      	movs	r1, r2
 80030d6:	f7fd fa03 	bl	80004e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80030da:	200b      	movs	r0, #11
 80030dc:	f7fd fa2a 	bl	8000534 <HAL_NVIC_EnableIRQ>

}
 80030e0:	bd07      	pop	{r0, r1, r2, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	40021000 	.word	0x40021000

080030e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80030e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ea:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ec:	2214      	movs	r2, #20
 80030ee:	2100      	movs	r1, #0
 80030f0:	a803      	add	r0, sp, #12
 80030f2:	f000 fc06 	bl	8003902 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f6:	2004      	movs	r0, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f8:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fa:	4b38      	ldr	r3, [pc, #224]	; (80031dc <MX_GPIO_Init+0xf4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 80030fc:	24a0      	movs	r4, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003100:	26a0      	movs	r6, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003102:	4301      	orrs	r1, r0
 8003104:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	2102      	movs	r1, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 800310a:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800310c:	4002      	ands	r2, r0
 800310e:	9200      	str	r2, [sp, #0]
 8003110:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003114:	05f6      	lsls	r6, r6, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003116:	432a      	orrs	r2, r5
 8003118:	62da      	str	r2, [r3, #44]	; 0x2c
 800311a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 800311c:	4830      	ldr	r0, [pc, #192]	; (80031e0 <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800311e:	402a      	ands	r2, r5
 8003120:	9201      	str	r2, [sp, #4]
 8003122:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003124:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_RESET);
 8003126:	4f2f      	ldr	r7, [pc, #188]	; (80031e4 <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003128:	430a      	orrs	r2, r1
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
 800312c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 800312e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003130:	400b      	ands	r3, r1
 8003132:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 8003134:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003136:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 8003138:	f7fd fbc0 	bl	80008bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800313c:	002a      	movs	r2, r5
 800313e:	0030      	movs	r0, r6
 8003140:	2110      	movs	r1, #16
 8003142:	f7fd fbbb 	bl	80008bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 8003146:	2180      	movs	r1, #128	; 0x80
 8003148:	0030      	movs	r0, r6
 800314a:	2200      	movs	r2, #0
 800314c:	0109      	lsls	r1, r1, #4
 800314e:	f7fd fbb5 	bl	80008bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_RESET);
 8003152:	2200      	movs	r2, #0
 8003154:	0038      	movs	r0, r7
 8003156:	2108      	movs	r1, #8
 8003158:	f7fd fbb0 	bl	80008bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin;
 800315c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003160:	a903      	add	r1, sp, #12
 8003162:	481f      	ldr	r0, [pc, #124]	; (80031e0 <MX_GPIO_Init+0xf8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003164:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003168:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800316a:	f7fd faeb 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin|SD_SW_Pin;
 800316e:	230c      	movs	r3, #12
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003170:	a903      	add	r1, sp, #12
 8003172:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = SD_DETECT_Pin|SD_SW_Pin;
 8003174:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003176:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003178:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800317a:	f7fd fae3 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_SW_0_Pin|MOTOR_SW_1_Pin;
 800317e:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	a903      	add	r1, sp, #12
 8003182:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = MOTOR_SW_0_Pin|MOTOR_SW_1_Pin;
 8003184:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003186:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003188:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318a:	f7fd fadb 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin */
  GPIO_InitStruct.Pin = MOTOR_SW_2_Pin;
 800318e:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003190:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = MOTOR_SW_2_Pin;
 8003192:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003194:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = MOTOR_SW_2_Pin;
 8003196:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003198:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800319a:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800319c:	f7fd fad2 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80031a0:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80031a2:	a903      	add	r1, sp, #12
 80031a4:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80031a6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a8:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031aa:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ac:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80031ae:	f7fd fac9 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 80031b2:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80031b4:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 80031b6:	011b      	lsls	r3, r3, #4
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80031b8:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 80031ba:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031bc:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031be:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80031c2:	f7fd fabf 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_ENB_Pin;
 80031c6:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(PWR_ENB_GPIO_Port, &GPIO_InitStruct);
 80031c8:	a903      	add	r1, sp, #12
 80031ca:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = PWR_ENB_Pin;
 80031cc:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ce:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(PWR_ENB_GPIO_Port, &GPIO_InitStruct);
 80031d4:	f7fd fab6 	bl	8000744 <HAL_GPIO_Init>

}
 80031d8:	b009      	add	sp, #36	; 0x24
 80031da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031dc:	40021000 	.word	0x40021000
 80031e0:	50000800 	.word	0x50000800
 80031e4:	50000400 	.word	0x50000400

080031e8 <MX_I2S2_Init>:

/* I2S2 init function */
void MX_I2S2_Init(void)
{

  hi2s2.Instance = SPI2;
 80031e8:	480b      	ldr	r0, [pc, #44]	; (8003218 <MX_I2S2_Init+0x30>)
 80031ea:	4b0c      	ldr	r3, [pc, #48]	; (800321c <MX_I2S2_Init+0x34>)
{
 80031ec:	b510      	push	{r4, lr}
  hi2s2.Instance = SPI2;
 80031ee:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80031f0:	2380      	movs	r3, #128	; 0x80
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80031f6:	2300      	movs	r3, #0
 80031f8:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80031fa:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80031fc:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80031fe:	4b08      	ldr	r3, [pc, #32]	; (8003220 <MX_I2S2_Init+0x38>)
 8003200:	6143      	str	r3, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8003202:	2308      	movs	r3, #8
 8003204:	6183      	str	r3, [r0, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8003206:	f7fd fb6d 	bl	80008e4 <HAL_I2S_Init>
 800320a:	2800      	cmp	r0, #0
 800320c:	d003      	beq.n	8003216 <MX_I2S2_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800320e:	214c      	movs	r1, #76	; 0x4c
 8003210:	4804      	ldr	r0, [pc, #16]	; (8003224 <MX_I2S2_Init+0x3c>)
 8003212:	f000 f953 	bl	80034bc <_Error_Handler>
  }

}
 8003216:	bd10      	pop	{r4, pc}
 8003218:	20000288 	.word	0x20000288
 800321c:	40003800 	.word	0x40003800
 8003220:	0000ac44 	.word	0x0000ac44
 8003224:	080042b3 	.word	0x080042b3

08003228 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8003228:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2sHandle->Instance==SPI2)
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_I2S_MspInit+0x70>)
 800322c:	6802      	ldr	r2, [r0, #0]
{
 800322e:	b087      	sub	sp, #28
 8003230:	0006      	movs	r6, r0
  if(i2sHandle->Instance==SPI2)
 8003232:	429a      	cmp	r2, r3
 8003234:	d12d      	bne.n	8003292 <HAL_I2S_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003236:	2380      	movs	r3, #128	; 0x80
 8003238:	4a18      	ldr	r2, [pc, #96]	; (800329c <HAL_I2S_MspInit+0x74>)
 800323a:	01db      	lsls	r3, r3, #7
 800323c:	6b91      	ldr	r1, [r2, #56]	; 0x38
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323e:	2500      	movs	r5, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003240:	430b      	orrs	r3, r1
 8003242:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003244:	23b0      	movs	r3, #176	; 0xb0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003246:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003248:	021b      	lsls	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800324a:	4815      	ldr	r0, [pc, #84]	; (80032a0 <HAL_I2S_MspInit+0x78>)
 800324c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800324e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003250:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003252:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003254:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003256:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003258:	f7fd fa74 	bl	8000744 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800325c:	4c11      	ldr	r4, [pc, #68]	; (80032a4 <HAL_I2S_MspInit+0x7c>)
 800325e:	4b12      	ldr	r3, [pc, #72]	; (80032a8 <HAL_I2S_MspInit+0x80>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003260:	0020      	movs	r0, r4
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003262:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003264:	2310      	movs	r3, #16
 8003266:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003268:	3370      	adds	r3, #112	; 0x70
 800326a:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800326c:	3380      	adds	r3, #128	; 0x80
 800326e:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	00db      	lsls	r3, r3, #3
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8003274:	6067      	str	r7, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003276:	60e5      	str	r5, [r4, #12]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003278:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800327a:	61e5      	str	r5, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800327c:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800327e:	f7fd f991 	bl	80005a4 <HAL_DMA_Init>
 8003282:	42a8      	cmp	r0, r5
 8003284:	d003      	beq.n	800328e <HAL_I2S_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003286:	2176      	movs	r1, #118	; 0x76
 8003288:	4808      	ldr	r0, [pc, #32]	; (80032ac <HAL_I2S_MspInit+0x84>)
 800328a:	f000 f917 	bl	80034bc <_Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 800328e:	62f4      	str	r4, [r6, #44]	; 0x2c
 8003290:	62a6      	str	r6, [r4, #40]	; 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003292:	b007      	add	sp, #28
 8003294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	40003800 	.word	0x40003800
 800329c:	40021000 	.word	0x40021000
 80032a0:	50000400 	.word	0x50000400
 80032a4:	20000240 	.word	0x20000240
 80032a8:	40020058 	.word	0x40020058
 80032ac:	080042b3 	.word	0x080042b3

080032b0 <MX_LPTIM1_Init>:
void MX_LPTIM1_Init(void)
{

  hlptim1.Instance = LPTIM1;
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80032b0:	22e0      	movs	r2, #224	; 0xe0
  hlptim1.Instance = LPTIM1;
 80032b2:	480d      	ldr	r0, [pc, #52]	; (80032e8 <MX_LPTIM1_Init+0x38>)
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80032b4:	0112      	lsls	r2, r2, #4
{
 80032b6:	b510      	push	{r4, lr}
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80032b8:	6082      	str	r2, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80032ba:	4a0c      	ldr	r2, [pc, #48]	; (80032ec <MX_LPTIM1_Init+0x3c>)
  hlptim1.Instance = LPTIM1;
 80032bc:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <MX_LPTIM1_Init+0x40>)
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80032be:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_LOW;
 80032c0:	2280      	movs	r2, #128	; 0x80
 80032c2:	0392      	lsls	r2, r2, #14
 80032c4:	6202      	str	r2, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032c6:	2280      	movs	r2, #128	; 0x80
  hlptim1.Instance = LPTIM1;
 80032c8:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80032ca:	2300      	movs	r3, #0
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032cc:	03d2      	lsls	r2, r2, #15
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80032ce:	6043      	str	r3, [r0, #4]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032d0:	6242      	str	r2, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80032d2:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80032d4:	f7fd fbf4 	bl	8000ac0 <HAL_LPTIM_Init>
 80032d8:	2800      	cmp	r0, #0
 80032da:	d003      	beq.n	80032e4 <MX_LPTIM1_Init+0x34>
  {
    Error_Handler();
 80032dc:	212a      	movs	r1, #42	; 0x2a
 80032de:	4805      	ldr	r0, [pc, #20]	; (80032f4 <MX_LPTIM1_Init+0x44>)
 80032e0:	f000 f8ec 	bl	80034bc <_Error_Handler>
  }

}
 80032e4:	bd10      	pop	{r4, pc}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	200002c4 	.word	0x200002c4
 80032ec:	0000ffff 	.word	0x0000ffff
 80032f0:	40007c00 	.word	0x40007c00
 80032f4:	080042c0 	.word	0x080042c0

080032f8 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80032f8:	b510      	push	{r4, lr}
 80032fa:	0004      	movs	r4, r0
 80032fc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032fe:	2214      	movs	r2, #20
 8003300:	2100      	movs	r1, #0
 8003302:	a801      	add	r0, sp, #4
 8003304:	f000 fafd 	bl	8003902 <memset>
  if(lptimHandle->Instance==LPTIM1)
 8003308:	4b0d      	ldr	r3, [pc, #52]	; (8003340 <HAL_LPTIM_MspInit+0x48>)
 800330a:	6822      	ldr	r2, [r4, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d115      	bne.n	800333c <HAL_LPTIM_MspInit+0x44>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8003310:	2280      	movs	r2, #128	; 0x80
 8003312:	4b0c      	ldr	r3, [pc, #48]	; (8003344 <HAL_LPTIM_MspInit+0x4c>)
 8003314:	0612      	lsls	r2, r2, #24
 8003316:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003318:	480b      	ldr	r0, [pc, #44]	; (8003348 <HAL_LPTIM_MspInit+0x50>)
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800331a:	430a      	orrs	r2, r1
 800331c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800331e:	2202      	movs	r2, #2
 8003320:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003322:	4311      	orrs	r1, r2
 8003324:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003328:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800332a:	4013      	ands	r3, r2
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
 8003330:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003332:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
 8003334:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
 8003336:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003338:	f7fd fa04 	bl	8000744 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 800333c:	b006      	add	sp, #24
 800333e:	bd10      	pop	{r4, pc}
 8003340:	40007c00 	.word	0x40007c00
 8003344:	40021000 	.word	0x40021000
 8003348:	50000400 	.word	0x50000400

0800334c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  
    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800334c:	4924      	ldr	r1, [pc, #144]	; (80033e0 <SystemClock_Config+0x94>)
 800334e:	4a25      	ldr	r2, [pc, #148]	; (80033e4 <SystemClock_Config+0x98>)
 8003350:	680b      	ldr	r3, [r1, #0]
{
 8003352:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003354:	401a      	ands	r2, r3
 8003356:	2380      	movs	r3, #128	; 0x80
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	4313      	orrs	r3, r2
 800335c:	600b      	str	r3, [r1, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800335e:	2302      	movs	r3, #2
{
 8003360:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003362:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003364:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003366:	2300      	movs	r3, #0
 8003368:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800336a:	2380      	movs	r3, #128	; 0x80
 800336c:	02db      	lsls	r3, r3, #11
 800336e:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003370:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003372:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003374:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003376:	03db      	lsls	r3, r3, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003378:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800337a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800337c:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800337e:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003380:	f7fd fc48 	bl	8000c14 <HAL_RCC_OscConfig>
 8003384:	2800      	cmp	r0, #0
 8003386:	d000      	beq.n	800338a <SystemClock_Config+0x3e>
 8003388:	e7fe      	b.n	8003388 <SystemClock_Config+0x3c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800338a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800338c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800338e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003390:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003392:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003394:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003396:	0021      	movs	r1, r4
 8003398:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800339a:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800339c:	f7fd febe 	bl	800111c <HAL_RCC_ClockConfig>
 80033a0:	2800      	cmp	r0, #0
 80033a2:	d000      	beq.n	80033a6 <SystemClock_Config+0x5a>
 80033a4:	e7fe      	b.n	80033a4 <SystemClock_Config+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPTIM1;
 80033a6:	2381      	movs	r3, #129	; 0x81
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80033a8:	9008      	str	r0, [sp, #32]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80033aa:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ac:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPTIM1;
 80033ae:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033b0:	f7fd ff92 	bl	80012d8 <HAL_RCCEx_PeriphCLKConfig>
 80033b4:	1e04      	subs	r4, r0, #0
 80033b6:	d000      	beq.n	80033ba <SystemClock_Config+0x6e>
 80033b8:	e7fe      	b.n	80033b8 <SystemClock_Config+0x6c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80033ba:	f7fd ff67 	bl	800128c <HAL_RCC_GetHCLKFreq>
 80033be:	21fa      	movs	r1, #250	; 0xfa
 80033c0:	0089      	lsls	r1, r1, #2
 80033c2:	f7fc feab 	bl	800011c <__udivsi3>
 80033c6:	f7fd f8bf 	bl	8000548 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80033ca:	2004      	movs	r0, #4
 80033cc:	f7fd f8d6 	bl	800057c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80033d0:	2001      	movs	r0, #1
 80033d2:	0022      	movs	r2, r4
 80033d4:	0021      	movs	r1, r4
 80033d6:	4240      	negs	r0, r0
 80033d8:	f7fd f882 	bl	80004e0 <HAL_NVIC_SetPriority>
}
 80033dc:	b01c      	add	sp, #112	; 0x70
 80033de:	bd10      	pop	{r4, pc}
 80033e0:	40007000 	.word	0x40007000
 80033e4:	ffffe7ff 	.word	0xffffe7ff

080033e8 <main>:
{
 80033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ea:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80033ec:	f7fd f846 	bl	800047c <HAL_Init>
  SystemClock_Config();
 80033f0:	f7ff ffac 	bl	800334c <SystemClock_Config>
  MX_GPIO_Init();
 80033f4:	f7ff fe78 	bl	80030e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80033f8:	f7ff fe58 	bl	80030ac <MX_DMA_Init>
  MX_I2S2_Init();
 80033fc:	f7ff fef4 	bl	80031e8 <MX_I2S2_Init>
  MX_SPI1_Init();
 8003400:	f000 f85e 	bl	80034c0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8003404:	f000 f95c 	bl	80036c0 <MX_USART1_UART_Init>
  MX_LPTIM1_Init();
 8003408:	f7ff ff52 	bl	80032b0 <MX_LPTIM1_Init>
  HAL_Delay(100);
 800340c:	2064      	movs	r0, #100	; 0x64
 800340e:	f7fd f857 	bl	80004c0 <HAL_Delay>
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_SET);
 8003412:	2201      	movs	r2, #1
 8003414:	2108      	movs	r1, #8
 8003416:	4823      	ldr	r0, [pc, #140]	; (80034a4 <main+0xbc>)
 8003418:	f7fd fa50 	bl	80008bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800341c:	20a0      	movs	r0, #160	; 0xa0
 800341e:	2201      	movs	r2, #1
 8003420:	2110      	movs	r1, #16
 8003422:	05c0      	lsls	r0, r0, #23
 8003424:	f7fd fa4a 	bl	80008bc <HAL_GPIO_WritePin>
  fr = f_mount(&FatFs, "", 1);
 8003428:	2201      	movs	r2, #1
 800342a:	491f      	ldr	r1, [pc, #124]	; (80034a8 <main+0xc0>)
 800342c:	481f      	ldr	r0, [pc, #124]	; (80034ac <main+0xc4>)
 800342e:	f7ff fb1d 	bl	8002a6c <f_mount>
  HAL_LPTIM_PWM_Start(&hlptim1, 0x1388, 0x00FA);
 8003432:	4c1f      	ldr	r4, [pc, #124]	; (80034b0 <main+0xc8>)
 8003434:	22fa      	movs	r2, #250	; 0xfa
 8003436:	491f      	ldr	r1, [pc, #124]	; (80034b4 <main+0xcc>)
 8003438:	0020      	movs	r0, r4
 800343a:	f7fd fb91 	bl	8000b60 <HAL_LPTIM_PWM_Start>
  const char audio_file[32] = "red.wav";
 800343e:	2208      	movs	r2, #8
 8003440:	491d      	ldr	r1, [pc, #116]	; (80034b8 <main+0xd0>)
 8003442:	4668      	mov	r0, sp
 8003444:	f000 fa54 	bl	80038f0 <memcpy>
 8003448:	2218      	movs	r2, #24
 800344a:	2100      	movs	r1, #0
 800344c:	a802      	add	r0, sp, #8
 800344e:	f000 fa58 	bl	8003902 <memset>
    motor_state_2 = HAL_GPIO_ReadPin(MOTOR_SW_2_GPIO_Port, MOTOR_SW_2_Pin);
 8003452:	2580      	movs	r5, #128	; 0x80
  play_wav(audio_file);
 8003454:	4668      	mov	r0, sp
 8003456:	f000 f981 	bl	800375c <play_wav>
    motor_state_2 = HAL_GPIO_ReadPin(MOTOR_SW_2_GPIO_Port, MOTOR_SW_2_Pin);
 800345a:	006d      	lsls	r5, r5, #1
    motor_state_0 = HAL_GPIO_ReadPin(MOTOR_SW_0_GPIO_Port, MOTOR_SW_0_Pin);
 800345c:	2101      	movs	r1, #1
 800345e:	4811      	ldr	r0, [pc, #68]	; (80034a4 <main+0xbc>)
 8003460:	f7fd fa26 	bl	80008b0 <HAL_GPIO_ReadPin>
    motor_state_1 = HAL_GPIO_ReadPin(MOTOR_SW_1_GPIO_Port, MOTOR_SW_1_Pin);
 8003464:	2102      	movs	r1, #2
    motor_state_0 = HAL_GPIO_ReadPin(MOTOR_SW_0_GPIO_Port, MOTOR_SW_0_Pin);
 8003466:	0007      	movs	r7, r0
    motor_state_1 = HAL_GPIO_ReadPin(MOTOR_SW_1_GPIO_Port, MOTOR_SW_1_Pin);
 8003468:	480e      	ldr	r0, [pc, #56]	; (80034a4 <main+0xbc>)
 800346a:	f7fd fa21 	bl	80008b0 <HAL_GPIO_ReadPin>
    motor_state_2 = HAL_GPIO_ReadPin(MOTOR_SW_2_GPIO_Port, MOTOR_SW_2_Pin);
 800346e:	0029      	movs	r1, r5
    motor_state_1 = HAL_GPIO_ReadPin(MOTOR_SW_1_GPIO_Port, MOTOR_SW_1_Pin);
 8003470:	0006      	movs	r6, r0
    motor_state_2 = HAL_GPIO_ReadPin(MOTOR_SW_2_GPIO_Port, MOTOR_SW_2_Pin);
 8003472:	480c      	ldr	r0, [pc, #48]	; (80034a4 <main+0xbc>)
 8003474:	f7fd fa1c 	bl	80008b0 <HAL_GPIO_ReadPin>
    if ((motor_state_0 == 0) & (motor_state_last != 0)) {
 8003478:	2f00      	cmp	r7, #0
 800347a:	d108      	bne.n	800348e <main+0xa6>
      __HAL_LPTIM_COMPARE_SET(&hlptim1, 0x01F4);
 800347c:	22fa      	movs	r2, #250	; 0xfa
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	0052      	lsls	r2, r2, #1
      __HAL_LPTIM_COMPARE_SET(&hlptim1, 0x00FA);
 8003482:	615a      	str	r2, [r3, #20]
    HAL_Delay(1000);
 8003484:	20fa      	movs	r0, #250	; 0xfa
 8003486:	0080      	lsls	r0, r0, #2
 8003488:	f7fd f81a 	bl	80004c0 <HAL_Delay>
  {
 800348c:	e7e6      	b.n	800345c <main+0x74>
    } else if ((motor_state_1 == 0) & (motor_state_last != 1)) {
 800348e:	2e00      	cmp	r6, #0
 8003490:	d103      	bne.n	800349a <main+0xb2>
      __HAL_LPTIM_COMPARE_SET(&hlptim1, 0x0177);
 8003492:	2278      	movs	r2, #120	; 0x78
 8003494:	6823      	ldr	r3, [r4, #0]
 8003496:	32ff      	adds	r2, #255	; 0xff
 8003498:	e7f3      	b.n	8003482 <main+0x9a>
    } else if ((motor_state_2 == 0) & (motor_state_last != 2)) {
 800349a:	2800      	cmp	r0, #0
 800349c:	d1f2      	bne.n	8003484 <main+0x9c>
      __HAL_LPTIM_COMPARE_SET(&hlptim1, 0x00FA);
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	22fa      	movs	r2, #250	; 0xfa
 80034a2:	e7ee      	b.n	8003482 <main+0x9a>
 80034a4:	50000400 	.word	0x50000400
 80034a8:	080042b2 	.word	0x080042b2
 80034ac:	200002f4 	.word	0x200002f4
 80034b0:	200002c4 	.word	0x200002c4
 80034b4:	00001388 	.word	0x00001388
 80034b8:	0800392c 	.word	0x0800392c

080034bc <_Error_Handler>:
  * @param  file: The file name as string
  * @param  line: The line in file as a number
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80034bc:	e7fe      	b.n	80034bc <_Error_Handler>
	...

080034c0 <MX_SPI1_Init>:

/* SPI1 init function */
void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 80034c0:	480f      	ldr	r0, [pc, #60]	; (8003500 <MX_SPI1_Init+0x40>)
 80034c2:	4b10      	ldr	r3, [pc, #64]	; (8003504 <MX_SPI1_Init+0x44>)
{
 80034c4:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 80034c6:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80034c8:	2382      	movs	r3, #130	; 0x82
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80034ca:	2280      	movs	r2, #128	; 0x80
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80034d0:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80034d2:	0092      	lsls	r2, r2, #2
 80034d4:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80034d6:	3af1      	subs	r2, #241	; 0xf1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80034d8:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80034da:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034dc:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034de:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80034e0:	3aff      	subs	r2, #255	; 0xff
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80034e2:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80034e4:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034e6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80034e8:	3307      	adds	r3, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80034ea:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 80034ec:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80034ee:	f7fe f84f 	bl	8001590 <HAL_SPI_Init>
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d003      	beq.n	80034fe <MX_SPI1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80034f6:	2152      	movs	r1, #82	; 0x52
 80034f8:	4803      	ldr	r0, [pc, #12]	; (8003508 <MX_SPI1_Init+0x48>)
 80034fa:	f7ff ffdf 	bl	80034bc <_Error_Handler>
  }

}
 80034fe:	bd10      	pop	{r4, pc}
 8003500:	20000b2c 	.word	0x20000b2c
 8003504:	40013000 	.word	0x40013000
 8003508:	080042cf 	.word	0x080042cf

0800350c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800350c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 800350e:	4b2c      	ldr	r3, [pc, #176]	; (80035c0 <HAL_SPI_MspInit+0xb4>)
 8003510:	6802      	ldr	r2, [r0, #0]
{
 8003512:	b087      	sub	sp, #28
 8003514:	0006      	movs	r6, r0
  if(spiHandle->Instance==SPI1)
 8003516:	429a      	cmp	r2, r3
 8003518:	d150      	bne.n	80035bc <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800351a:	2380      	movs	r3, #128	; 0x80
 800351c:	4a29      	ldr	r2, [pc, #164]	; (80035c4 <HAL_SPI_MspInit+0xb8>)
 800351e:	015b      	lsls	r3, r3, #5
 8003520:	6b51      	ldr	r1, [r2, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003522:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003524:	430b      	orrs	r3, r1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003526:	2500      	movs	r5, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003528:	6353      	str	r3, [r2, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800352c:	23a0      	movs	r3, #160	; 0xa0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800352e:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003530:	a901      	add	r1, sp, #4
 8003532:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003534:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003536:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003538:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800353c:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800353e:	f7fd f901 	bl	8000744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003542:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003544:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003546:	9702      	str	r7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003548:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800354a:	3f01      	subs	r7, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800354e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003550:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003552:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003554:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003556:	f7fd f8f5 	bl	8000744 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800355a:	4c1b      	ldr	r4, [pc, #108]	; (80035c8 <HAL_SPI_MspInit+0xbc>)
 800355c:	4b1b      	ldr	r3, [pc, #108]	; (80035cc <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800355e:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8003560:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003562:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8003564:	6067      	str	r7, [r4, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003566:	60a5      	str	r5, [r4, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003568:	60e5      	str	r5, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800356a:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800356c:	6165      	str	r5, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800356e:	61a5      	str	r5, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003570:	61e5      	str	r5, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003572:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003574:	f7fd f816 	bl	80005a4 <HAL_DMA_Init>
 8003578:	42a8      	cmp	r0, r5
 800357a:	d003      	beq.n	8003584 <HAL_SPI_MspInit+0x78>
    {
      _Error_Handler(__FILE__, __LINE__);
 800357c:	2183      	movs	r1, #131	; 0x83
 800357e:	4814      	ldr	r0, [pc, #80]	; (80035d0 <HAL_SPI_MspInit+0xc4>)
 8003580:	f7ff ff9c 	bl	80034bc <_Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003584:	4b13      	ldr	r3, [pc, #76]	; (80035d4 <HAL_SPI_MspInit+0xc8>)
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8003586:	64f4      	str	r4, [r6, #76]	; 0x4c
 8003588:	62a6      	str	r6, [r4, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800358a:	4c13      	ldr	r4, [pc, #76]	; (80035d8 <HAL_SPI_MspInit+0xcc>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800358c:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800358e:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8003590:	2301      	movs	r3, #1
 8003592:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003594:	330f      	adds	r3, #15
 8003596:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003598:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800359a:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800359c:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800359e:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035a0:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035a2:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80035a4:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035a6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80035a8:	f7fc fffc 	bl	80005a4 <HAL_DMA_Init>
 80035ac:	2800      	cmp	r0, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_SPI_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 80035b0:	2194      	movs	r1, #148	; 0x94
 80035b2:	4807      	ldr	r0, [pc, #28]	; (80035d0 <HAL_SPI_MspInit+0xc4>)
 80035b4:	f7ff ff82 	bl	80034bc <_Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80035b8:	64b4      	str	r4, [r6, #72]	; 0x48
 80035ba:	62a6      	str	r6, [r4, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80035bc:	b007      	add	sp, #28
 80035be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035c0:	40013000 	.word	0x40013000
 80035c4:	40021000 	.word	0x40021000
 80035c8:	20000b84 	.word	0x20000b84
 80035cc:	4002001c 	.word	0x4002001c
 80035d0:	080042cf 	.word	0x080042cf
 80035d4:	40020030 	.word	0x40020030
 80035d8:	20000bcc 	.word	0x20000bcc

080035dc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035dc:	2201      	movs	r2, #1
 80035de:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <HAL_MspInit+0x3c>)
{
 80035e0:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80035e4:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e6:	430a      	orrs	r2, r1
 80035e8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ea:	2280      	movs	r2, #128	; 0x80
 80035ec:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80035ee:	0552      	lsls	r2, r2, #21
 80035f0:	430a      	orrs	r2, r1
 80035f2:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80035f4:	2200      	movs	r2, #0
 80035f6:	4240      	negs	r0, r0
 80035f8:	0011      	movs	r1, r2
 80035fa:	f7fc ff71 	bl	80004e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80035fe:	2200      	movs	r2, #0
 8003600:	2002      	movs	r0, #2
 8003602:	0011      	movs	r1, r2
 8003604:	4240      	negs	r0, r0
 8003606:	f7fc ff6b 	bl	80004e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800360a:	2200      	movs	r2, #0
 800360c:	2001      	movs	r0, #1
 800360e:	0011      	movs	r1, r2
 8003610:	4240      	negs	r0, r0
 8003612:	f7fc ff65 	bl	80004e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003616:	bd10      	pop	{r4, pc}
 8003618:	40021000 	.word	0x40021000

0800361c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800361c:	4770      	bx	lr

0800361e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800361e:	e7fe      	b.n	800361e <HardFault_Handler>

08003620 <SVC_Handler>:
 8003620:	4770      	bx	lr

08003622 <PendSV_Handler>:
 8003622:	4770      	bx	lr

08003624 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003624:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003626:	f7fc ff3d 	bl	80004a4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800362a:	f7fc ffb6 	bl	800059a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800362e:	bd10      	pop	{r4, pc}

08003630 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003630:	2080      	movs	r0, #128	; 0x80
{
 8003632:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003634:	0200      	lsls	r0, r0, #8
 8003636:	f7fd f949 	bl	80008cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800363a:	bd10      	pop	{r4, pc}

0800363c <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and channel 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 800363c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800363e:	4803      	ldr	r0, [pc, #12]	; (800364c <DMA1_Channel2_3_IRQHandler+0x10>)
 8003640:	f7fd f834 	bl	80006ac <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003644:	4802      	ldr	r0, [pc, #8]	; (8003650 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003646:	f7fd f831 	bl	80006ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800364a:	bd10      	pop	{r4, pc}
 800364c:	20000b84 	.word	0x20000b84
 8003650:	20000bcc 	.word	0x20000bcc

08003654 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
*/
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8003654:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003656:	4802      	ldr	r0, [pc, #8]	; (8003660 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8003658:	f7fd f828 	bl	80006ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 800365c:	bd10      	pop	{r4, pc}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	20000240 	.word	0x20000240

08003664 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{    
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003664:	2280      	movs	r2, #128	; 0x80
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <SystemInit+0x44>)
 8003668:	0052      	lsls	r2, r2, #1
 800366a:	6819      	ldr	r1, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	490e      	ldr	r1, [pc, #56]	; (80036ac <SystemInit+0x48>)
 8003674:	400a      	ands	r2, r1
 8003676:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	490d      	ldr	r1, [pc, #52]	; (80036b0 <SystemInit+0x4c>)
 800367c:	400a      	ands	r2, r1
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800367e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003680:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	438a      	bics	r2, r1
 8003686:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	490a      	ldr	r1, [pc, #40]	; (80036b4 <SystemInit+0x50>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	4909      	ldr	r1, [pc, #36]	; (80036b8 <SystemInit+0x54>)
 8003694:	400a      	ands	r2, r1
 8003696:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003698:	2200      	movs	r2, #0
 800369a:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800369c:	2280      	movs	r2, #128	; 0x80
 800369e:	4b07      	ldr	r3, [pc, #28]	; (80036bc <SystemInit+0x58>)
 80036a0:	0512      	lsls	r2, r2, #20
 80036a2:	609a      	str	r2, [r3, #8]
#endif
}
 80036a4:	4770      	bx	lr
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	40021000 	.word	0x40021000
 80036ac:	88ff400c 	.word	0x88ff400c
 80036b0:	fef6fff6 	.word	0xfef6fff6
 80036b4:	fffbffff 	.word	0xfffbffff
 80036b8:	ff02ffff 	.word	0xff02ffff
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 80036c0:	480c      	ldr	r0, [pc, #48]	; (80036f4 <MX_USART1_UART_Init+0x34>)
 80036c2:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <MX_USART1_UART_Init+0x38>)
{
 80036c4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80036c6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80036c8:	23e1      	movs	r3, #225	; 0xe1
 80036ca:	025b      	lsls	r3, r3, #9
 80036cc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036ce:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036d0:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036d2:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036d4:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036d6:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036d8:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036da:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036dc:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036de:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036e0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036e2:	f7fe fbe9 	bl	8001eb8 <HAL_UART_Init>
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d003      	beq.n	80036f2 <MX_USART1_UART_Init+0x32>
  {
    Error_Handler();
 80036ea:	212e      	movs	r1, #46	; 0x2e
 80036ec:	4803      	ldr	r0, [pc, #12]	; (80036fc <MX_USART1_UART_Init+0x3c>)
 80036ee:	f7ff fee5 	bl	80034bc <_Error_Handler>
  }

}
 80036f2:	bd10      	pop	{r4, pc}
 80036f4:	20000c14 	.word	0x20000c14
 80036f8:	40013800 	.word	0x40013800
 80036fc:	080042fd 	.word	0x080042fd

08003700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003700:	b510      	push	{r4, lr}
 8003702:	0004      	movs	r4, r0
 8003704:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003706:	2214      	movs	r2, #20
 8003708:	2100      	movs	r1, #0
 800370a:	a801      	add	r0, sp, #4
 800370c:	f000 f8f9 	bl	8003902 <memset>
  if(uartHandle->Instance==USART1)
 8003710:	4b10      	ldr	r3, [pc, #64]	; (8003754 <HAL_UART_MspInit+0x54>)
 8003712:	6822      	ldr	r2, [r4, #0]
 8003714:	429a      	cmp	r2, r3
 8003716:	d11b      	bne.n	8003750 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003718:	2280      	movs	r2, #128	; 0x80
 800371a:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <HAL_UART_MspInit+0x58>)
 800371c:	01d2      	lsls	r2, r2, #7
 800371e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003720:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003722:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003724:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 8003726:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800372c:	430a      	orrs	r2, r1
 800372e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003732:	400b      	ands	r3, r1
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003738:	23c0      	movs	r3, #192	; 0xc0
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800373e:	2302      	movs	r3, #2
 8003740:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003742:	185b      	adds	r3, r3, r1
 8003744:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003746:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003748:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800374a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800374c:	f7fc fffa 	bl	8000744 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003750:	b006      	add	sp, #24
 8003752:	bd10      	pop	{r4, pc}
 8003754:	40013800 	.word	0x40013800
 8003758:	40021000 	.word	0x40021000

0800375c <play_wav>:
#include "wav_player.h"

void play_wav(char wav_file[32]) {
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 800375c:	2180      	movs	r1, #128	; 0x80
void play_wav(char wav_file[32]) {
 800375e:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 8003760:	2201      	movs	r2, #1
void play_wav(char wav_file[32]) {
 8003762:	b089      	sub	sp, #36	; 0x24
 8003764:	0004      	movs	r4, r0
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 8003766:	0189      	lsls	r1, r1, #6
 8003768:	482e      	ldr	r0, [pc, #184]	; (8003824 <play_wav+0xc8>)
 800376a:	f7fd f8a7 	bl	80008bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AUDIO_SD_N_1_GPIO_Port, AUDIO_SD_N_1_Pin, GPIO_PIN_SET);
 800376e:	2180      	movs	r1, #128	; 0x80
 8003770:	2201      	movs	r2, #1
 8003772:	0209      	lsls	r1, r1, #8
 8003774:	482b      	ldr	r0, [pc, #172]	; (8003824 <play_wav+0xc8>)
 8003776:	f7fd f8a1 	bl	80008bc <HAL_GPIO_WritePin>
    FIL fil;                                // Create file object
    fr = f_open(&fil, wav_file, FA_READ);  // open file
 800377a:	0021      	movs	r1, r4
 800377c:	2201      	movs	r2, #1
 800377e:	a801      	add	r0, sp, #4
 8003780:	f7ff f99a 	bl	8002ab8 <f_open>
 8003784:	4b28      	ldr	r3, [pc, #160]	; (8003828 <play_wav+0xcc>)
    //f_lseek(&fil, 76);                      // move to data region of .wav
    ptr = audio_buf_0;        // point to buffer 0 first
 8003786:	4e29      	ldr	r6, [pc, #164]	; (800382c <play_wav+0xd0>)
 8003788:	4d29      	ldr	r5, [pc, #164]	; (8003830 <play_wav+0xd4>)
    ptr_start = audio_buf_0;
 800378a:	4c2a      	ldr	r4, [pc, #168]	; (8003834 <play_wav+0xd8>)
    fr = f_open(&fil, wav_file, FA_READ);  // open file
 800378c:	7018      	strb	r0, [r3, #0]
    ptr = audio_buf_0;        // point to buffer 0 first
 800378e:	6035      	str	r5, [r6, #0]
    ptr_start = audio_buf_0;
 8003790:	6025      	str	r5, [r4, #0]

    while(1) {
        f_read(&fil, &wav_buf[0], 512, &bytes_read);
 8003792:	2280      	movs	r2, #128	; 0x80
 8003794:	4f28      	ldr	r7, [pc, #160]	; (8003838 <play_wav+0xdc>)
 8003796:	0092      	lsls	r2, r2, #2
 8003798:	003b      	movs	r3, r7
 800379a:	4928      	ldr	r1, [pc, #160]	; (800383c <play_wav+0xe0>)
 800379c:	a801      	add	r0, sp, #4
 800379e:	f7ff fbf7 	bl	8002f90 <f_read>

        //////////// End of File ////////////
        if (bytes_read < 512) {
 80037a2:	4b27      	ldr	r3, [pc, #156]	; (8003840 <play_wav+0xe4>)
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d810      	bhi.n	80037cc <play_wav+0x70>
            f_close(&fil);
 80037aa:	a801      	add	r0, sp, #4
 80037ac:	f7ff fc76 	bl	800309c <f_close>
            HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_RESET);
 80037b0:	2180      	movs	r1, #128	; 0x80
 80037b2:	2200      	movs	r2, #0
 80037b4:	0189      	lsls	r1, r1, #6
 80037b6:	481b      	ldr	r0, [pc, #108]	; (8003824 <play_wav+0xc8>)
 80037b8:	f7fd f880 	bl	80008bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(AUDIO_SD_N_1_GPIO_Port, AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 80037bc:	2180      	movs	r1, #128	; 0x80
 80037be:	2200      	movs	r2, #0
 80037c0:	0209      	lsls	r1, r1, #8
 80037c2:	4818      	ldr	r0, [pc, #96]	; (8003824 <play_wav+0xc8>)
 80037c4:	f7fd f87a 	bl	80008bc <HAL_GPIO_WritePin>
            ptr = &audio_buf_0[0];
            ptr_start = &audio_buf_0[0];
        }
    }
    
}
 80037c8:	b009      	add	sp, #36	; 0x24
 80037ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for (int ii=0; ii<511; ii+=2) {
 80037cc:	2300      	movs	r3, #0
 80037ce:	6831      	ldr	r1, [r6, #0]
            *ptr = ((uint16_t)wav_buf[ii+1] << 8) | (uint16_t)wav_buf[ii];
 80037d0:	4a1a      	ldr	r2, [pc, #104]	; (800383c <play_wav+0xe0>)
 80037d2:	18d7      	adds	r7, r2, r3
 80037d4:	787a      	ldrb	r2, [r7, #1]
 80037d6:	7838      	ldrb	r0, [r7, #0]
 80037d8:	0212      	lsls	r2, r2, #8
 80037da:	4310      	orrs	r0, r2
 80037dc:	b200      	sxth	r0, r0
 80037de:	b282      	uxth	r2, r0
 80037e0:	52ca      	strh	r2, [r1, r3]
 80037e2:	0852      	lsrs	r2, r2, #1
            if (*ptr > 32767) {
 80037e4:	2800      	cmp	r0, #0
 80037e6:	da01      	bge.n	80037ec <play_wav+0x90>
            	*ptr = (*ptr >> 1) + 32768;
 80037e8:	4816      	ldr	r0, [pc, #88]	; (8003844 <play_wav+0xe8>)
 80037ea:	1812      	adds	r2, r2, r0
            	*ptr = *ptr >> 1;
 80037ec:	52ca      	strh	r2, [r1, r3]
        for (int ii=0; ii<511; ii+=2) {
 80037ee:	2280      	movs	r2, #128	; 0x80
 80037f0:	3302      	adds	r3, #2
 80037f2:	0092      	lsls	r2, r2, #2
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d1eb      	bne.n	80037d0 <play_wav+0x74>
        while (hi2s2.State != HAL_I2S_STATE_READY);    // Wait for I2S to be ready
 80037f8:	4813      	ldr	r0, [pc, #76]	; (8003848 <play_wav+0xec>)
 80037fa:	1889      	adds	r1, r1, r2
 80037fc:	0002      	movs	r2, r0
 80037fe:	6031      	str	r1, [r6, #0]
 8003800:	3235      	adds	r2, #53	; 0x35
 8003802:	7813      	ldrb	r3, [r2, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d1fc      	bne.n	8003802 <play_wav+0xa6>
        HAL_I2S_Transmit_DMA(&hi2s2, ptr_start, 256);    // play buffer
 8003808:	2280      	movs	r2, #128	; 0x80
 800380a:	6821      	ldr	r1, [r4, #0]
 800380c:	0052      	lsls	r2, r2, #1
 800380e:	f7fd f8d9 	bl	80009c4 <HAL_I2S_Transmit_DMA>
        if (ptr_start == &audio_buf_0[0]) {
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	42ab      	cmp	r3, r5
 8003816:	d103      	bne.n	8003820 <play_wav+0xc4>
            ptr = &audio_buf_1[0];
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <play_wav+0xf0>)
 800381a:	6033      	str	r3, [r6, #0]
            ptr_start = &audio_buf_1[0];
 800381c:	6023      	str	r3, [r4, #0]
 800381e:	e7b8      	b.n	8003792 <play_wav+0x36>
            ptr = &audio_buf_0[0];
 8003820:	6035      	str	r5, [r6, #0]
 8003822:	e7b5      	b.n	8003790 <play_wav+0x34>
 8003824:	50000800 	.word	0x50000800
 8003828:	20000928 	.word	0x20000928
 800382c:	2000051c 	.word	0x2000051c
 8003830:	20000720 	.word	0x20000720
 8003834:	20000920 	.word	0x20000920
 8003838:	20000924 	.word	0x20000924
 800383c:	20000929 	.word	0x20000929
 8003840:	000001ff 	.word	0x000001ff
 8003844:	ffff8000 	.word	0xffff8000
 8003848:	20000288 	.word	0x20000288
 800384c:	20000520 	.word	0x20000520

08003850 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef* hi2s) {
    return;
}
 8003850:	4770      	bx	lr
	...

08003854 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003854:	480d      	ldr	r0, [pc, #52]	; (800388c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003856:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003858:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800385a:	e003      	b.n	8003864 <LoopCopyDataInit>

0800385c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800385c:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800385e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003860:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003862:	3104      	adds	r1, #4

08003864 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003864:	480b      	ldr	r0, [pc, #44]	; (8003894 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003866:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003868:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800386a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800386c:	d3f6      	bcc.n	800385c <CopyDataInit>
  ldr  r2, =_sbss
 800386e:	4a0b      	ldr	r2, [pc, #44]	; (800389c <LoopForever+0x12>)
  b  LoopFillZerobss
 8003870:	e002      	b.n	8003878 <LoopFillZerobss>

08003872 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003872:	2300      	movs	r3, #0
  str  r3, [r2]
 8003874:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003876:	3204      	adds	r2, #4

08003878 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003878:	4b09      	ldr	r3, [pc, #36]	; (80038a0 <LoopForever+0x16>)
  cmp  r2, r3
 800387a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800387c:	d3f9      	bcc.n	8003872 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800387e:	f7ff fef1 	bl	8003664 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003882:	f000 f811 	bl	80038a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003886:	f7ff fdaf 	bl	80033e8 <main>

0800388a <LoopForever>:

LoopForever:
    b LoopForever
 800388a:	e7fe      	b.n	800388a <LoopForever>
   ldr   r0, =_estack
 800388c:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8003890:	0800431c 	.word	0x0800431c
  ldr  r0, =_sdata
 8003894:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003898:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 800389c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80038a0:	20000c94 	.word	0x20000c94

080038a4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038a4:	e7fe      	b.n	80038a4 <ADC1_COMP_IRQHandler>
	...

080038a8 <__libc_init_array>:
 80038a8:	b570      	push	{r4, r5, r6, lr}
 80038aa:	2600      	movs	r6, #0
 80038ac:	4d0c      	ldr	r5, [pc, #48]	; (80038e0 <__libc_init_array+0x38>)
 80038ae:	4c0d      	ldr	r4, [pc, #52]	; (80038e4 <__libc_init_array+0x3c>)
 80038b0:	1b64      	subs	r4, r4, r5
 80038b2:	10a4      	asrs	r4, r4, #2
 80038b4:	42a6      	cmp	r6, r4
 80038b6:	d109      	bne.n	80038cc <__libc_init_array+0x24>
 80038b8:	2600      	movs	r6, #0
 80038ba:	f000 f82b 	bl	8003914 <_init>
 80038be:	4d0a      	ldr	r5, [pc, #40]	; (80038e8 <__libc_init_array+0x40>)
 80038c0:	4c0a      	ldr	r4, [pc, #40]	; (80038ec <__libc_init_array+0x44>)
 80038c2:	1b64      	subs	r4, r4, r5
 80038c4:	10a4      	asrs	r4, r4, #2
 80038c6:	42a6      	cmp	r6, r4
 80038c8:	d105      	bne.n	80038d6 <__libc_init_array+0x2e>
 80038ca:	bd70      	pop	{r4, r5, r6, pc}
 80038cc:	00b3      	lsls	r3, r6, #2
 80038ce:	58eb      	ldr	r3, [r5, r3]
 80038d0:	4798      	blx	r3
 80038d2:	3601      	adds	r6, #1
 80038d4:	e7ee      	b.n	80038b4 <__libc_init_array+0xc>
 80038d6:	00b3      	lsls	r3, r6, #2
 80038d8:	58eb      	ldr	r3, [r5, r3]
 80038da:	4798      	blx	r3
 80038dc:	3601      	adds	r6, #1
 80038de:	e7f2      	b.n	80038c6 <__libc_init_array+0x1e>
 80038e0:	08004314 	.word	0x08004314
 80038e4:	08004314 	.word	0x08004314
 80038e8:	08004314 	.word	0x08004314
 80038ec:	08004318 	.word	0x08004318

080038f0 <memcpy>:
 80038f0:	2300      	movs	r3, #0
 80038f2:	b510      	push	{r4, lr}
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d100      	bne.n	80038fa <memcpy+0xa>
 80038f8:	bd10      	pop	{r4, pc}
 80038fa:	5ccc      	ldrb	r4, [r1, r3]
 80038fc:	54c4      	strb	r4, [r0, r3]
 80038fe:	3301      	adds	r3, #1
 8003900:	e7f8      	b.n	80038f4 <memcpy+0x4>

08003902 <memset>:
 8003902:	0003      	movs	r3, r0
 8003904:	1812      	adds	r2, r2, r0
 8003906:	4293      	cmp	r3, r2
 8003908:	d100      	bne.n	800390c <memset+0xa>
 800390a:	4770      	bx	lr
 800390c:	7019      	strb	r1, [r3, #0]
 800390e:	3301      	adds	r3, #1
 8003910:	e7f9      	b.n	8003906 <memset+0x4>
	...

08003914 <_init>:
 8003914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800391a:	bc08      	pop	{r3}
 800391c:	469e      	mov	lr, r3
 800391e:	4770      	bx	lr

08003920 <_fini>:
 8003920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003926:	bc08      	pop	{r3}
 8003928:	469e      	mov	lr, r3
 800392a:	4770      	bx	lr
