
*** Running vivado
    with args -log blk_ram_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_ram_mem.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_ram_mem.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 308.637 ; gain = 80.621
INFO: [Synth 8-638] synthesizing module 'blk_ram_mem' [c:/Users/dodec/Desktop/UPM/Cuarto/DSED/DSED-Group12/proyecto_DSED/proyecto_DSED.srcs/sources_1/ip/blk_ram_mem/synth/blk_ram_mem.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_ram_mem' (11#1) [c:/Users/dodec/Desktop/UPM/Cuarto/DSED/DSED-Group12/proyecto_DSED/proyecto_DSED.srcs/sources_1/ip/blk_ram_mem/synth/blk_ram_mem.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 529.168 ; gain = 301.152
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 529.168 ; gain = 301.152
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 701.094 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:34 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 701.094 ; gain = 473.078
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 701.094 ; gain = 473.078

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     3|
|2     |LUT4       |    11|
|3     |LUT6       |    16|
|4     |MUXF7      |     8|
|5     |RAMB36E1   |    64|
|6     |RAMB36E1_1 |    64|
|7     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 701.094 ; gain = 473.078
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 701.094 ; gain = 473.703
