{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720061145571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720061145577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 10:45:45 2024 " "Processing started: Thu Jul 04 10:45:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720061145577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061145577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 06_Drawing -c 06_Drawing " "Command: quartus_map --read_settings_files=on --write_settings_files=off 06_Drawing -c 06_Drawing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061145577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720061145812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720061145812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061153865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061153865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061153867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061153867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06_drawing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06_drawing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06_Drawing " "Found entity 1: 06_Drawing" {  } { { "06_Drawing.bdf" "" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061153868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061153868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720061153869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061153869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "06_Drawing " "Elaborating entity \"06_Drawing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720061153977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst\"" {  } { { "06_Drawing.bdf" "inst" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 184 280 432 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061154012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 scaler.v(16) " "Verilog HDL assignment warning at scaler.v(16): truncated value with size 32 to match size of target (6)" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/scaler.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720061154018 "|06_Drawing|scaler:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "06_Drawing.bdf" "inst3" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 168 544 680 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061154039 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(26) " "Verilog HDL warning at FSM.v(26): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061154052 "|06_Drawing|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 FSM.v(27) " "Verilog HDL warning at FSM.v(27): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720061154053 "|06_Drawing|FSM:inst3"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "data/x2.mem FSM.v(31) " "Verilog HDL File I/O error at FSM.v(31): can't open Verilog Design File \"data/x2.mem\"" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 31 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061154055 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "data/y2.mem FSM.v(32) " "Verilog HDL File I/O error at FSM.v(32): can't open Verilog Design File \"data/y2.mem\"" {  } { { "FSM.v" "" { Text "F:/OcsilloscopeDisplay/06_Drawing_restored/FSM.v" 32 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061154055 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:inst3 " "Can't elaborate user hierarchy \"FSM:inst3\"" {  } { { "06_Drawing.bdf" "inst3" { Schematic "F:/OcsilloscopeDisplay/06_Drawing_restored/06_Drawing.bdf" { { 168 544 680 280 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720061154298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720061154331 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 04 10:45:54 2024 " "Processing ended: Thu Jul 04 10:45:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720061154331 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720061154331 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720061154331 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061154331 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720061154951 ""}
