usb_xhci_port_link port 5, pls 7
usb_xhci_port_notify port 5, bits 0x20000
usb_xhci_reset === RESET ===
usb_xhci_slot_disable slotid 1
usb_xhci_slot_disable slotid 2
usb_xhci_slot_disable slotid 3
usb_xhci_slot_disable slotid 4
usb_xhci_slot_disable slotid 5
usb_xhci_slot_disable slotid 6
usb_xhci_slot_disable slotid 7
usb_xhci_slot_disable slotid 8
usb_xhci_slot_disable slotid 9
usb_xhci_slot_disable slotid 10
usb_xhci_slot_disable slotid 11
usb_xhci_slot_disable slotid 12
usb_xhci_slot_disable slotid 13
usb_xhci_slot_disable slotid 14
usb_xhci_slot_disable slotid 15
usb_xhci_slot_disable slotid 16
usb_xhci_slot_disable slotid 17
usb_xhci_slot_disable slotid 18
usb_xhci_slot_disable slotid 19
usb_xhci_slot_disable slotid 20
usb_xhci_slot_disable slotid 21
usb_xhci_slot_disable slotid 22
usb_xhci_slot_disable slotid 23
usb_xhci_slot_disable slotid 24
usb_xhci_slot_disable slotid 25
usb_xhci_slot_disable slotid 26
usb_xhci_slot_disable slotid 27
usb_xhci_slot_disable slotid 28
usb_xhci_slot_disable slotid 29
usb_xhci_slot_disable slotid 30
usb_xhci_slot_disable slotid 31
usb_xhci_slot_disable slotid 32
usb_xhci_slot_disable slotid 33
usb_xhci_slot_disable slotid 34
usb_xhci_slot_disable slotid 35
usb_xhci_slot_disable slotid 36
usb_xhci_slot_disable slotid 37
usb_xhci_slot_disable slotid 38
usb_xhci_slot_disable slotid 39
usb_xhci_slot_disable slotid 40
usb_xhci_slot_disable slotid 41
usb_xhci_slot_disable slotid 42
usb_xhci_slot_disable slotid 43
usb_xhci_slot_disable slotid 44
usb_xhci_slot_disable slotid 45
usb_xhci_slot_disable slotid 46
usb_xhci_slot_disable slotid 47
usb_xhci_slot_disable slotid 48
usb_xhci_slot_disable slotid 49
usb_xhci_slot_disable slotid 50
usb_xhci_slot_disable slotid 51
usb_xhci_slot_disable slotid 52
usb_xhci_slot_disable slotid 53
usb_xhci_slot_disable slotid 54
usb_xhci_slot_disable slotid 55
usb_xhci_slot_disable slotid 56
usb_xhci_slot_disable slotid 57
usb_xhci_slot_disable slotid 58
usb_xhci_slot_disable slotid 59
usb_xhci_slot_disable slotid 60
usb_xhci_slot_disable slotid 61
usb_xhci_slot_disable slotid 62
usb_xhci_slot_disable slotid 63
usb_xhci_slot_disable slotid 64
usb_xhci_port_link port 1, pls 5
usb_xhci_port_notify port 1, bits 0x20000
usb_xhci_port_link port 2, pls 5
usb_xhci_port_notify port 2, bits 0x20000
usb_xhci_port_link port 3, pls 5
usb_xhci_port_notify port 3, bits 0x20000
usb_xhci_port_link port 4, pls 5
usb_xhci_port_notify port 4, bits 0x20000
usb_xhci_port_link port 5, pls 7
usb_xhci_port_notify port 5, bits 0x20000
usb_xhci_port_link port 6, pls 5
usb_xhci_port_notify port 6, bits 0x20000
usb_xhci_port_link port 7, pls 5
usb_xhci_port_notify port 7, bits 0x20000
usb_xhci_port_link port 8, pls 5
usb_xhci_port_notify port 8, bits 0x20000
usb_xhci_cap_read off 0x0014, ret 0x00002000
usb_xhci_cap_read off 0x0004, ret 0x08001040
usb_xhci_cap_read off 0x0000, ret 0x01000040
usb_xhci_cap_read off 0x0000, ret 0x01000040
usb_xhci_cap_read off 0x0004, ret 0x08001040
usb_xhci_cap_read off 0x0018, ret 0x00001000
usb_xhci_cap_read off 0x0018, ret 0x00001000
usb_xhci_cap_read off 0x0010, ret 0x00080001
usb_xhci_unimplemented cap read (0x2)
usb_xhci_cap_read off 0x0002, ret 0x00000000
usb_xhci_cap_read off 0x0004, ret 0x08001040
usb_xhci_oper_read off 0x0008, ret 0x00000001
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_write off 0x0000, val 0x00000000
usb_xhci_oper_read off 0x0004, ret 0x00000001
usb_xhci_oper_read off 0x0004, ret 0x00000001
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_write off 0x0000, val 0x00000002
usb_xhci_reset === RESET ===
usb_xhci_slot_disable slotid 1
usb_xhci_slot_disable slotid 2
usb_xhci_slot_disable slotid 3
usb_xhci_slot_disable slotid 4
usb_xhci_slot_disable slotid 5
usb_xhci_slot_disable slotid 6
usb_xhci_slot_disable slotid 7
usb_xhci_slot_disable slotid 8
usb_xhci_slot_disable slotid 9
usb_xhci_slot_disable slotid 10
usb_xhci_slot_disable slotid 11
usb_xhci_slot_disable slotid 12
usb_xhci_slot_disable slotid 13
usb_xhci_slot_disable slotid 14
usb_xhci_slot_disable slotid 15
usb_xhci_slot_disable slotid 16
usb_xhci_slot_disable slotid 17
usb_xhci_slot_disable slotid 18
usb_xhci_slot_disable slotid 19
usb_xhci_slot_disable slotid 20
usb_xhci_slot_disable slotid 21
usb_xhci_slot_disable slotid 22
usb_xhci_slot_disable slotid 23
usb_xhci_slot_disable slotid 24
usb_xhci_slot_disable slotid 25
usb_xhci_slot_disable slotid 26
usb_xhci_slot_disable slotid 27
usb_xhci_slot_disable slotid 28
usb_xhci_slot_disable slotid 29
usb_xhci_slot_disable slotid 30
usb_xhci_slot_disable slotid 31
usb_xhci_slot_disable slotid 32
usb_xhci_slot_disable slotid 33
usb_xhci_slot_disable slotid 34
usb_xhci_slot_disable slotid 35
usb_xhci_slot_disable slotid 36
usb_xhci_slot_disable slotid 37
usb_xhci_slot_disable slotid 38
usb_xhci_slot_disable slotid 39
usb_xhci_slot_disable slotid 40
usb_xhci_slot_disable slotid 41
usb_xhci_slot_disable slotid 42
usb_xhci_slot_disable slotid 43
usb_xhci_slot_disable slotid 44
usb_xhci_slot_disable slotid 45
usb_xhci_slot_disable slotid 46
usb_xhci_slot_disable slotid 47
usb_xhci_slot_disable slotid 48
usb_xhci_slot_disable slotid 49
usb_xhci_slot_disable slotid 50
usb_xhci_slot_disable slotid 51
usb_xhci_slot_disable slotid 52
usb_xhci_slot_disable slotid 53
usb_xhci_slot_disable slotid 54
usb_xhci_slot_disable slotid 55
usb_xhci_slot_disable slotid 56
usb_xhci_slot_disable slotid 57
usb_xhci_slot_disable slotid 58
usb_xhci_slot_disable slotid 59
usb_xhci_slot_disable slotid 60
usb_xhci_slot_disable slotid 61
usb_xhci_slot_disable slotid 62
usb_xhci_slot_disable slotid 63
usb_xhci_slot_disable slotid 64
usb_xhci_port_link port 1, pls 5
usb_xhci_port_notify port 1, bits 0x20000
usb_xhci_port_link port 2, pls 5
usb_xhci_port_notify port 2, bits 0x20000
usb_xhci_port_link port 3, pls 5
usb_xhci_port_notify port 3, bits 0x20000
usb_xhci_port_link port 4, pls 5
usb_xhci_port_notify port 4, bits 0x20000
usb_xhci_port_link port 5, pls 7
usb_xhci_port_notify port 5, bits 0x20000
usb_xhci_port_link port 6, pls 5
usb_xhci_port_notify port 6, bits 0x20000
usb_xhci_port_link port 7, pls 5
usb_xhci_port_notify port 7, bits 0x20000
usb_xhci_port_link port 8, pls 5
usb_xhci_port_notify port 8, bits 0x20000
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_read off 0x0004, ret 0x00000001
usb_xhci_oper_read off 0x0038, ret 0x00000000
usb_xhci_oper_write off 0x0038, val 0x00000040
usb_xhci_oper_read off 0x0030, ret 0x00000000
usb_xhci_oper_read off 0x0034, ret 0x00000000
usb_xhci_oper_write off 0x0030, val 0x40131000
usb_xhci_oper_write off 0x0034, val 0xffff0000
usb_xhci_oper_read off 0x0018, ret 0x00000000
usb_xhci_oper_read off 0x001c, ret 0x00000000
usb_xhci_oper_write off 0x0018, val 0x401b1881
usb_xhci_oper_write off 0x001c, val 0xffff0000
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_write off 0x0000, val 0x00000000
usb_xhci_runtime_read off 0x0028, ret 0x00000000
usb_xhci_runtime_write off 0x0028, val 0x00000001
usb_xhci_runtime_read off 0x0038, ret 0x00000000
usb_xhci_runtime_read off 0x003c, ret 0x00000000
usb_xhci_runtime_write off 0x0038, val 0x401b2900
usb_xhci_runtime_write off 0x003c, val 0xffff0000
usb_xhci_runtime_read off 0x0030, ret 0x00000000
usb_xhci_runtime_read off 0x0034, ret 0x00000000
usb_xhci_runtime_write off 0x0030, val 0x401b28c0
usb_xhci_runtime_write off 0x0034, val 0xffff0000
usb_xhci_runtime_read off 0x0024, ret 0x00000000
usb_xhci_runtime_write off 0x0024, val 0x00000000
usb_xhci_runtime_read off 0x0020, ret 0x00000000
usb_xhci_runtime_write off 0x0020, val 0x00000002
usb_xhci_cap_read off 0x0008, ret 0x0000000f
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_write off 0x0000, val 0x00000000
usb_xhci_runtime_read off 0x0020, ret 0x00000002
usb_xhci_runtime_write off 0x0020, val 0x00000000
usb_xhci_oper_read off 0x0000, ret 0x00000000
usb_xhci_oper_write off 0x0000, val 0x00000001
usb_xhci_run 
usb_xhci_oper_read off 0x0004, ret 0x00001000
usb_xhci_doorbell_read off 0x0000, ret 0x00000000
usb_xhci_doorbell_write off 0x0000, val 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 1, off 0x000c, ret 0x00000000
usb_xhci_port_read port 1, off 0x0008, ret 0x00000000
usb_xhci_port_read port 1, off 0x0004, ret 0x00000000
usb_xhci_port_read port 1, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 1, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 1, warm 0
usb_xhci_port_write port 1, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 1, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 1, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 1, off 0x000c, ret 0x00000000
usb_xhci_port_read port 1, off 0x0008, ret 0x00000000
usb_xhci_port_read port 1, off 0x0004, ret 0x00000000
usb_xhci_port_read port 1, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 2, off 0x000c, ret 0x00000000
usb_xhci_port_read port 2, off 0x0008, ret 0x00000000
usb_xhci_port_read port 2, off 0x0004, ret 0x00000000
usb_xhci_port_read port 2, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 2, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 2, warm 0
usb_xhci_port_write port 2, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 2, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 2, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 2, off 0x000c, ret 0x00000000
usb_xhci_port_read port 2, off 0x0008, ret 0x00000000
usb_xhci_port_read port 2, off 0x0004, ret 0x00000000
usb_xhci_port_read port 2, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 3, off 0x000c, ret 0x00000000
usb_xhci_port_read port 3, off 0x0008, ret 0x00000000
usb_xhci_port_read port 3, off 0x0004, ret 0x00000000
usb_xhci_port_read port 3, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 3, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 3, warm 0
usb_xhci_port_write port 3, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 3, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 3, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 3, off 0x000c, ret 0x00000000
usb_xhci_port_read port 3, off 0x0008, ret 0x00000000
usb_xhci_port_read port 3, off 0x0004, ret 0x00000000
usb_xhci_port_read port 3, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 4, off 0x000c, ret 0x00000000
usb_xhci_port_read port 4, off 0x0008, ret 0x00000000
usb_xhci_port_read port 4, off 0x0004, ret 0x00000000
usb_xhci_port_read port 4, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 4, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 4, warm 0
usb_xhci_port_write port 4, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 4, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 4, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 4, off 0x000c, ret 0x00000000
usb_xhci_port_read port 4, off 0x0008, ret 0x00000000
usb_xhci_port_read port 4, off 0x0004, ret 0x00000000
usb_xhci_port_read port 4, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 5, off 0x000c, ret 0x00000000
usb_xhci_port_read port 5, off 0x0008, ret 0x00000000
usb_xhci_port_read port 5, off 0x0004, ret 0x00000000
usb_xhci_port_read port 5, off 0x0000, ret 0x00020ee1
usb_xhci_port_write port 5, off 0x0000, val 0x00020ef1
usb_xhci_port_reset port 5, warm 0
usb_xhci_port_link port 5, pls 0
usb_xhci_port_notify port 5, bits 0x200000
usb_xhci_port_write port 5, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 5, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 5, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 5, off 0x000c, ret 0x00000000
usb_xhci_port_read port 5, off 0x0008, ret 0x00000000
usb_xhci_port_read port 5, off 0x0004, ret 0x00000000
usb_xhci_port_read port 5, off 0x0000, ret 0x00220e03
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 6, off 0x000c, ret 0x00000000
usb_xhci_port_read port 6, off 0x0008, ret 0x00000000
usb_xhci_port_read port 6, off 0x0004, ret 0x00000000
usb_xhci_port_read port 6, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 6, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 6, warm 0
usb_xhci_port_write port 6, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 6, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 6, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 6, off 0x000c, ret 0x00000000
usb_xhci_port_read port 6, off 0x0008, ret 0x00000000
usb_xhci_port_read port 6, off 0x0004, ret 0x00000000
usb_xhci_port_read port 6, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 7, off 0x000c, ret 0x00000000
usb_xhci_port_read port 7, off 0x0008, ret 0x00000000
usb_xhci_port_read port 7, off 0x0004, ret 0x00000000
usb_xhci_port_read port 7, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 7, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 7, warm 0
usb_xhci_port_write port 7, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 7, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 7, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 7, off 0x000c, ret 0x00000000
usb_xhci_port_read port 7, off 0x0008, ret 0x00000000
usb_xhci_port_read port 7, off 0x0004, ret 0x00000000
usb_xhci_port_read port 7, off 0x0000, ret 0x000202a0
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 8, off 0x000c, ret 0x00000000
usb_xhci_port_read port 8, off 0x0008, ret 0x00000000
usb_xhci_port_read port 8, off 0x0004, ret 0x00000000
usb_xhci_port_read port 8, off 0x0000, ret 0x000202a0
usb_xhci_port_write port 8, off 0x0000, val 0x000202b0
usb_xhci_port_reset port 8, warm 0
usb_xhci_port_write port 8, off 0x0004, val 0x00000000
usb_xhci_unimplemented port write (0x4)
usb_xhci_port_write port 8, off 0x0008, val 0x00000000
usb_xhci_unimplemented port write (0x8)
usb_xhci_port_write port 8, off 0x000c, val 0x00000000
usb_xhci_unimplemented port write (0xc)
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 8, off 0x000c, ret 0x00000000
usb_xhci_port_read port 8, off 0x0008, ret 0x00000000
usb_xhci_port_read port 8, off 0x0004, ret 0x00000000
usb_xhci_port_read port 8, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 1, off 0x0004, ret 0x00000000
usb_xhci_port_read port 1, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 1, off 0x000c, ret 0x00000000
usb_xhci_port_read port 1, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 2, off 0x0004, ret 0x00000000
usb_xhci_port_read port 2, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 2, off 0x000c, ret 0x00000000
usb_xhci_port_read port 2, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 3, off 0x0004, ret 0x00000000
usb_xhci_port_read port 3, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 3, off 0x000c, ret 0x00000000
usb_xhci_port_read port 3, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 4, off 0x0004, ret 0x00000000
usb_xhci_port_read port 4, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 4, off 0x000c, ret 0x00000000
usb_xhci_port_read port 4, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 5, off 0x0004, ret 0x00000000
usb_xhci_port_read port 5, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 5, off 0x000c, ret 0x00000000
usb_xhci_port_read port 5, off 0x0000, ret 0x00220e03
usb_xhci_port_read port 6, off 0x0004, ret 0x00000000
usb_xhci_port_read port 6, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 6, off 0x000c, ret 0x00000000
usb_xhci_port_read port 6, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 7, off 0x0004, ret 0x00000000
usb_xhci_port_read port 7, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 7, off 0x000c, ret 0x00000000
usb_xhci_port_read port 7, off 0x0000, ret 0x000202a0
usb_xhci_port_read port 8, off 0x0004, ret 0x00000000
usb_xhci_port_read port 8, off 0x0008, ret 0x00000000
usb_xhci_unimplemented port read (0xc)
usb_xhci_port_read port 8, off 0x000c, ret 0x00000000
usb_xhci_port_read port 8, off 0x0000, ret 0x000202a0
usb_xhci_doorbell_read off 0x0000, ret 0x00000000
usb_xhci_doorbell_write off 0x0000, val 0x00000000
