

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Fri Dec 21 17:12:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148321|  148321|  148321|  148321|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  148320|  148320|      3090|          -|          -|    48|    no    |
        | + Loop 1.1              |    3088|    3088|       386|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     384|     384|        48|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      45|      45|        15|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     666|    324|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    1010|    506|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_g8j_x_U449  |ShuffleNetV2_mux_g8j  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U450  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_2_fu_607_p2       |     +    |      0|  23|  11|           6|           1|
    |h_2_fu_742_p2        |     +    |      0|  17|   9|           4|           1|
    |m_2_fu_775_p2        |     +    |      0|  11|   8|           1|           2|
    |n_2_fu_855_p2        |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_534_p2   |     +    |      0|  44|  18|          13|           7|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp1_fu_781_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_861_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_2_fu_871_p2      |     +    |      0|  17|   9|           4|           4|
    |tmp_46_fu_595_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_48_fu_619_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_49_fu_671_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_50_fu_681_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_53_fu_710_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_54_fu_726_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_55_fu_752_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_58_fu_800_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_61_fu_829_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_62_fu_839_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_63_fu_881_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_s_fu_791_p2      |     +    |      0|  17|   9|           4|           4|
    |w_2_fu_973_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_43_fu_561_p2     |     -    |      0|  32|  14|           9|           9|
    |tmp_57_fu_763_p2     |     -    |      0|  35|  15|          10|          10|
    |exitcond5_fu_601_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond6_fu_716_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond7_fu_736_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond8_fu_769_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_849_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp_47_fu_613_p2     |   icmp   |      0|   0|   3|           6|           5|
    |arrayNo_fu_625_p3    |  select  |      0|   0|   6|           1|           6|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 666| 324|         206|         193|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  65|         12|    1|         12|
    |co_reg_442       |   9|          2|    6|         12|
    |h_reg_464        |   9|          2|    4|          8|
    |m_reg_500        |   9|          2|    2|          4|
    |n_reg_523        |   9|          2|    2|          4|
    |p_09_1_reg_511   |   9|          2|    8|         16|
    |p_s_reg_488      |   9|          2|    8|         16|
    |phi_mul_reg_453  |   9|          2|   13|         26|
    |w_reg_476        |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 137|         28|   48|        106|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  11|   0|   11|          0|
    |arrayNo_cast_reg_1013   |   6|   0|   32|         26|
    |bias_V_addr_reg_1008    |   6|   0|    6|          0|
    |co_2_reg_1003           |   6|   0|    6|          0|
    |co_reg_442              |   6|   0|    6|          0|
    |h_reg_464               |   4|   0|    4|          0|
    |m_2_reg_1052            |   2|   0|    2|          0|
    |m_reg_500               |   2|   0|    2|          0|
    |n_2_reg_1075            |   2|   0|    2|          0|
    |n_reg_523               |   2|   0|    2|          0|
    |next_mul_reg_985        |  13|   0|   13|          0|
    |output_V_addr_reg_1031  |  13|   0|   13|          0|
    |p_09_1_reg_511          |   8|   0|    8|          0|
    |p_s_reg_488             |   8|   0|    8|          0|
    |phi_mul_reg_453         |  13|   0|   13|          0|
    |tmp_46_reg_995          |   9|   0|   10|          1|
    |tmp_49_reg_1018         |   9|   0|   10|          1|
    |tmp_52_cast_reg_990     |  10|   0|   10|          0|
    |tmp_53_reg_1023         |  13|   0|   14|          1|
    |tmp_57_reg_1044         |  10|   0|   10|          0|
    |tmp_61_reg_1062         |   8|   0|    9|          1|
    |tmp_63_reg_1080         |   9|   0|    9|          0|
    |tmp_reg_1210            |   8|   0|    8|          0|
    |tmp_s_reg_1057          |   4|   0|    4|          0|
    |w_reg_476               |   4|   0|    4|          0|
    |weight_V_load_reg_1205  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 194|   0|  224|         30|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|weight_V_address0                 | out |    9|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    6|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_48_8x8_p_V_24_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_1_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_8_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_9_address0   | out |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_10_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_11_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_12_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_13_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_14_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_15_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_16_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_17_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_18_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_19_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_20_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_21_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_22_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_23_address0  | out |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	11  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_12 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:786
:0  br label %.loopexit


 <State 2>: 5.95ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: phi_mul (31)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (32)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i13 %phi_mul, 86

ST_2: co_cast7 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:3  %co_cast7 = zext i6 %co to i32

ST_2: co_cast7_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:4  %co_cast7_cast = zext i6 %co to i9

ST_2: tmp_42 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:5  %tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:6  %p_shl2_cast = zext i8 %tmp_42 to i9

ST_2: tmp_43 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:7  %tmp_43 = sub i9 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_52_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.loopexit:8  %tmp_52_cast = sext i9 %tmp_43 to i10

ST_2: tmp_44 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:9  %tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:10  %p_shl_cast = zext i9 %tmp_44 to i10

ST_2: tmp_45 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:11  %tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:12  %p_shl1_cast = zext i7 %tmp_45 to i10

ST_2: tmp_46 (43)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:13  %tmp_46 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (44)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:14  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (45)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (46)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:16  %co_2 = add i6 %co, 1

ST_2: StgValue_30 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.loopexit:17  br i1 %exitcond5, label %4, label %.preheader70.preheader

ST_2: bias_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:795
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: tmp_47 (50)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:1  %tmp_47 = icmp ult i6 %co, 24

ST_2: tmp_48 (51)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:2  %tmp_48 = add i6 %co, -24

ST_2: arrayNo (52)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:3  %arrayNo = select i1 %tmp_47, i6 %co, i6 %tmp_48

ST_2: arrayNo_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:786
.preheader70.preheader:4  %arrayNo_cast = zext i6 %arrayNo to i32

ST_2: tmp_39 (54)  [1/1] 0.00ns
.preheader70.preheader:5  %tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)

ST_2: tmp_40 (55)  [1/1] 0.00ns
.preheader70.preheader:6  %tmp_40 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_39, i3 0)

ST_2: p_shl3_cast (56)  [1/1] 0.00ns
.preheader70.preheader:7  %p_shl3_cast = zext i5 %tmp_40 to i10

ST_2: tmp_41 (57)  [1/1] 0.00ns
.preheader70.preheader:8  %tmp_41 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_39, i1 false)

ST_2: p_shl4_cast (58)  [1/1] 0.00ns
.preheader70.preheader:9  %p_shl4_cast = zext i3 %tmp_41 to i10

ST_2: tmp_49 (59)  [1/1] 2.33ns
.preheader70.preheader:10  %tmp_49 = add i10 %p_shl3_cast, %p_shl4_cast

ST_2: StgValue_42 (60)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70.preheader:11  br label %.preheader70

ST_2: StgValue_43 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:825
:0  ret void


 <State 3>: 4.66ns
ST_3: h (62)  [1/1] 0.00ns
.preheader70:0  %h = phi i4 [ %h_2, %3 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

ST_3: tmp_50 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:2  %tmp_50 = add i10 %h_cast6_cast, %tmp_46

ST_3: tmp_51 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:3  %tmp_51 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_50, i3 0)

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:4  %p_shl5_cast = zext i13 %tmp_51 to i14

ST_3: tmp_52 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:5  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_50, i1 false)

ST_3: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:6  %p_shl6_cast = zext i11 %tmp_52 to i14

ST_3: tmp_53 (69)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader70:7  %tmp_53 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond6 (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70:8  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_37 (71)  [1/1] 0.00ns
.preheader70:9  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_54 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:787
.preheader70:10  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader69.preheader

ST_3: StgValue_55 (74)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69.preheader:0  br label %.preheader69

ST_3: StgValue_56 (192)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (76)  [1/1] 0.00ns
.preheader69:0  %w = phi i4 [ %w_2, %2 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

ST_4: tmp_54 (78)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:2  %tmp_54 = add i14 %tmp_53, %w_cast5_cast

ST_4: tmp_67_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:3  %tmp_67_cast = zext i14 %tmp_54 to i32

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_67_cast

ST_4: exitcond7 (81)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:788
.preheader69:5  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_38 (82)  [1/1] 0.00ns
.preheader69:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_64 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:788
.preheader69:7  br i1 %exitcond7, label %3, label %.preheader68.preheader

ST_4: StgValue_65 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68.preheader:0  br label %.preheader68

ST_4: h_2 (189)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:787
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_67 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:787
:1  br label %.preheader70


 <State 5>: 4.64ns
ST_5: p_s (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:0  %p_s = phi i8 [ %p_09_1, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

ST_5: m (88)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ %m_2, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

ST_5: m_cast4_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

ST_5: tmp_55 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader68:3  %tmp_55 = add i10 %m_cast4_cast, %tmp_52_cast

ST_5: tmp_56 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792 (grouped into LUT with out node tmp_57)
.preheader68:4  %tmp_56 = shl i10 %tmp_55, 2

ST_5: tmp_57 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792 (out node of the LUT)
.preheader68:5  %tmp_57 = sub i10 %tmp_56, %tmp_55

ST_5: exitcond8 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_39 (94)  [1/1] 0.00ns
.preheader68:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:8  %m_2 = add i2 1, %m

ST_5: StgValue_77 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:790
.preheader68:9  br i1 %exitcond8, label %2, label %.preheader.preheader

ST_5: tmp1 (98)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:0  %tmp1 = add i2 -1, %m

ST_5: tmp1_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_s (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:2  %tmp_s = add i4 %tmp1_cast, %h

ST_5: bias_V_load (183)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:0  %bias_V_load = load i8* %bias_V_addr, align 1


 <State 6>: 4.63ns
ST_6: tmp_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:3  %tmp_cast_cast = zext i4 %tmp_s to i10

ST_6: tmp_58 (102)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:4  %tmp_58 = add i10 %tmp_cast_cast, %tmp_49

ST_6: tmp_59 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:5  %tmp_59 = trunc i10 %tmp_58 to i6

ST_6: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:6  %p_shl8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_59, i3 0)

ST_6: tmp_60 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:7  %tmp_60 = trunc i10 %tmp_58 to i8

ST_6: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:8  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_60, i1 false)

ST_6: tmp_61 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader.preheader:9  %tmp_61 = add i9 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_89 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_09_1 (110)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

ST_7: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_2, %1 ], [ 0, %.preheader.preheader ]

ST_7: n_cast3_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:2  %n_cast3_cast = zext i2 %n to i10

ST_7: tmp_62 (113)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:3  %tmp_62 = add i10 %tmp_57, %n_cast3_cast

ST_7: tmp_75_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:4  %tmp_75_cast = zext i10 %tmp_62 to i32

ST_7: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_75_cast

ST_7: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_40 (117)  [1/1] 0.00ns
.preheader:7  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:8  %n_2 = add i2 %n, 1

ST_7: StgValue_99 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:791
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

ST_7: tmp2 (121)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:792
:0  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_7: tmp_2 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:792
:2  %tmp_2 = add i4 %w, %tmp2_cast

ST_7: tmp_2_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:3  %tmp_2_cast_cast = zext i4 %tmp_2 to i9

ST_7: tmp_63 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:792
:4  %tmp_63 = add i9 %tmp_61, %tmp_2_cast_cast

ST_7: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_106 (181)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 8>: 3.25ns
ST_8: tmp_76_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:5  %tmp_76_cast = zext i9 %tmp_63 to i32

ST_8: buffer1_1_48_8x8_p_V (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:6  %buffer1_1_48_8x8_p_V = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_1 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:7  %buffer1_1_48_8x8_p_V_1 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_2 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:8  %buffer1_1_48_8x8_p_V_2 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_3 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:9  %buffer1_1_48_8x8_p_V_3 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_4 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:10  %buffer1_1_48_8x8_p_V_4 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_5 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:11  %buffer1_1_48_8x8_p_V_5 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_6 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:12  %buffer1_1_48_8x8_p_V_6 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_7 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:13  %buffer1_1_48_8x8_p_V_7 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_8 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:14  %buffer1_1_48_8x8_p_V_8 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_9 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:15  %buffer1_1_48_8x8_p_V_9 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_10 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:16  %buffer1_1_48_8x8_p_V_10 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_11 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:17  %buffer1_1_48_8x8_p_V_11 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_12 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:18  %buffer1_1_48_8x8_p_V_12 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_13 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:19  %buffer1_1_48_8x8_p_V_13 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_14 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:20  %buffer1_1_48_8x8_p_V_14 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_15 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:21  %buffer1_1_48_8x8_p_V_15 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_16 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:22  %buffer1_1_48_8x8_p_V_16 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_17 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:23  %buffer1_1_48_8x8_p_V_17 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_18 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:24  %buffer1_1_48_8x8_p_V_18 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_19 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:25  %buffer1_1_48_8x8_p_V_19 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_20 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:26  %buffer1_1_48_8x8_p_V_20 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_21 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:27  %buffer1_1_48_8x8_p_V_21 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_22 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:28  %buffer1_1_48_8x8_p_V_22 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_76_cast

ST_8: buffer1_1_48_8x8_p_V_23 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:792
:29  %buffer1_1_48_8x8_p_V_23 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_76_cast

ST_8: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_48_8x8_p_V_24 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:31  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_8: buffer1_1_48_8x8_p_V_25 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:32  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_8: buffer1_1_48_8x8_p_V_26 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:33  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_8: buffer1_1_48_8x8_p_V_27 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:34  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_8: buffer1_1_48_8x8_p_V_28 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:35  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_8: buffer1_1_48_8x8_p_V_29 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:36  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_8: buffer1_1_48_8x8_p_V_30 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:37  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_8: buffer1_1_48_8x8_p_V_31 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:38  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_8: buffer1_1_48_8x8_p_V_32 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:39  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_8: buffer1_1_48_8x8_p_V_33 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:40  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_8: buffer1_1_48_8x8_p_V_34 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:41  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_8: buffer1_1_48_8x8_p_V_35 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:42  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_8: buffer1_1_48_8x8_p_V_36 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:43  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_8: buffer1_1_48_8x8_p_V_37 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:44  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_8: buffer1_1_48_8x8_p_V_38 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:45  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_8: buffer1_1_48_8x8_p_V_39 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:46  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_8: buffer1_1_48_8x8_p_V_40 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:47  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_8: buffer1_1_48_8x8_p_V_41 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:48  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_8: buffer1_1_48_8x8_p_V_42 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:49  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_8: buffer1_1_48_8x8_p_V_43 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:50  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_8: buffer1_1_48_8x8_p_V_44 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:51  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_8: buffer1_1_48_8x8_p_V_45 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:52  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_8: buffer1_1_48_8x8_p_V_46 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:53  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_8: buffer1_1_48_8x8_p_V_47 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:54  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_4, align 1


 <State 9>: 6.46ns
ST_9: buffer1_1_48_8x8_p_V_24 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:31  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_9: buffer1_1_48_8x8_p_V_25 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:32  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_9: buffer1_1_48_8x8_p_V_26 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:33  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_9: buffer1_1_48_8x8_p_V_27 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:34  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_9: buffer1_1_48_8x8_p_V_28 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:35  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_9: buffer1_1_48_8x8_p_V_29 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:36  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_9: buffer1_1_48_8x8_p_V_30 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:37  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_9: buffer1_1_48_8x8_p_V_31 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:38  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_9: buffer1_1_48_8x8_p_V_32 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:39  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_9: buffer1_1_48_8x8_p_V_33 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:40  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_9: buffer1_1_48_8x8_p_V_34 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:41  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_9: buffer1_1_48_8x8_p_V_35 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:42  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_9: buffer1_1_48_8x8_p_V_36 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:43  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_9: buffer1_1_48_8x8_p_V_37 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:44  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_9: buffer1_1_48_8x8_p_V_38 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:45  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_9: buffer1_1_48_8x8_p_V_39 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:46  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_9: buffer1_1_48_8x8_p_V_40 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:47  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_9: buffer1_1_48_8x8_p_V_41 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:48  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_9: buffer1_1_48_8x8_p_V_42 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:49  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_9: buffer1_1_48_8x8_p_V_43 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:50  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_9: buffer1_1_48_8x8_p_V_44 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:51  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_9: buffer1_1_48_8x8_p_V_45 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:52  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_9: buffer1_1_48_8x8_p_V_46 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:53  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_9: buffer1_1_48_8x8_p_V_47 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:792
:54  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_9: tmp (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:792
:55  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_48_8x8_p_V_24, i8 %buffer1_1_48_8x8_p_V_25, i8 %buffer1_1_48_8x8_p_V_26, i8 %buffer1_1_48_8x8_p_V_27, i8 %buffer1_1_48_8x8_p_V_28, i8 %buffer1_1_48_8x8_p_V_29, i8 %buffer1_1_48_8x8_p_V_30, i8 %buffer1_1_48_8x8_p_V_31, i8 %buffer1_1_48_8x8_p_V_32, i8 %buffer1_1_48_8x8_p_V_33, i8 %buffer1_1_48_8x8_p_V_34, i8 %buffer1_1_48_8x8_p_V_35, i8 %buffer1_1_48_8x8_p_V_36, i8 %buffer1_1_48_8x8_p_V_37, i8 %buffer1_1_48_8x8_p_V_38, i8 %buffer1_1_48_8x8_p_V_39, i8 %buffer1_1_48_8x8_p_V_40, i8 %buffer1_1_48_8x8_p_V_41, i8 %buffer1_1_48_8x8_p_V_42, i8 %buffer1_1_48_8x8_p_V_43, i8 %buffer1_1_48_8x8_p_V_44, i8 %buffer1_1_48_8x8_p_V_45, i8 %buffer1_1_48_8x8_p_V_46, i8 %buffer1_1_48_8x8_p_V_47, i32 %arrayNo_cast)


 <State 10>: 6.38ns
ST_10: tmp_3 (177)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:792
:56  %tmp_3 = mul i8 %tmp, %weight_V_load

ST_10: sum_V (178)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:792
:57  %sum_V = add i8 %p_09_1, %tmp_3

ST_10: StgValue_184 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:791
:58  br label %.preheader


 <State 11>: 7.89ns
ST_11: bias_V_load (183)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_11: result_V (184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:795
:1  %result_V = add i8 %bias_V_load, %p_s

ST_11: StgValue_187 (185)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:796
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_11: w_2 (186)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:788
:3  %w_2 = add i4 %w, 1

ST_11: StgValue_189 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:788
:4  br label %.preheader69



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12             (br               ) [ 011111111111]
co                      (phi              ) [ 001000000000]
phi_mul                 (phi              ) [ 001000000000]
next_mul                (add              ) [ 011111111111]
co_cast7                (zext             ) [ 000000000000]
co_cast7_cast           (zext             ) [ 000000000000]
tmp_42                  (bitconcatenate   ) [ 000000000000]
p_shl2_cast             (zext             ) [ 000000000000]
tmp_43                  (sub              ) [ 000000000000]
tmp_52_cast             (sext             ) [ 000111111111]
tmp_44                  (bitconcatenate   ) [ 000000000000]
p_shl_cast              (zext             ) [ 000000000000]
tmp_45                  (bitconcatenate   ) [ 000000000000]
p_shl1_cast             (zext             ) [ 000000000000]
tmp_46                  (add              ) [ 000111111111]
exitcond5               (icmp             ) [ 001111111111]
empty                   (speclooptripcount) [ 000000000000]
co_2                    (add              ) [ 011111111111]
StgValue_30             (br               ) [ 000000000000]
bias_V_addr             (getelementptr    ) [ 000111111111]
tmp_47                  (icmp             ) [ 000000000000]
tmp_48                  (add              ) [ 000000000000]
arrayNo                 (select           ) [ 000000000000]
arrayNo_cast            (zext             ) [ 000111111111]
tmp_39                  (partselect       ) [ 000000000000]
tmp_40                  (bitconcatenate   ) [ 000000000000]
p_shl3_cast             (zext             ) [ 000000000000]
tmp_41                  (bitconcatenate   ) [ 000000000000]
p_shl4_cast             (zext             ) [ 000000000000]
tmp_49                  (add              ) [ 000111111111]
StgValue_42             (br               ) [ 001111111111]
StgValue_43             (ret              ) [ 000000000000]
h                       (phi              ) [ 000111111111]
h_cast6_cast            (zext             ) [ 000000000000]
tmp_50                  (add              ) [ 000000000000]
tmp_51                  (bitconcatenate   ) [ 000000000000]
p_shl5_cast             (zext             ) [ 000000000000]
tmp_52                  (bitconcatenate   ) [ 000000000000]
p_shl6_cast             (zext             ) [ 000000000000]
tmp_53                  (add              ) [ 000011111111]
exitcond6               (icmp             ) [ 001111111111]
empty_37                (speclooptripcount) [ 000000000000]
StgValue_54             (br               ) [ 000000000000]
StgValue_55             (br               ) [ 001111111111]
StgValue_56             (br               ) [ 011111111111]
w                       (phi              ) [ 000011111111]
w_cast5_cast            (zext             ) [ 000000000000]
tmp_54                  (add              ) [ 000000000000]
tmp_67_cast             (zext             ) [ 000000000000]
output_V_addr           (getelementptr    ) [ 000001111111]
exitcond7               (icmp             ) [ 001111111111]
empty_38                (speclooptripcount) [ 000000000000]
StgValue_64             (br               ) [ 000000000000]
StgValue_65             (br               ) [ 001111111111]
h_2                     (add              ) [ 001111111111]
StgValue_67             (br               ) [ 001111111111]
p_s                     (phi              ) [ 000001111111]
m                       (phi              ) [ 000001000000]
m_cast4_cast            (zext             ) [ 000000000000]
tmp_55                  (add              ) [ 000000000000]
tmp_56                  (shl              ) [ 000000000000]
tmp_57                  (sub              ) [ 000000111110]
exitcond8               (icmp             ) [ 001111111111]
empty_39                (speclooptripcount) [ 000000000000]
m_2                     (add              ) [ 001111111111]
StgValue_77             (br               ) [ 000000000000]
tmp1                    (add              ) [ 000000000000]
tmp1_cast               (sext             ) [ 000000000000]
tmp_s                   (add              ) [ 000000100000]
tmp_cast_cast           (zext             ) [ 000000000000]
tmp_58                  (add              ) [ 000000000000]
tmp_59                  (trunc            ) [ 000000000000]
p_shl8_cast             (bitconcatenate   ) [ 000000000000]
tmp_60                  (trunc            ) [ 000000000000]
p_shl9_cast             (bitconcatenate   ) [ 000000000000]
tmp_61                  (add              ) [ 000000011110]
StgValue_89             (br               ) [ 001111111111]
p_09_1                  (phi              ) [ 001111011111]
n                       (phi              ) [ 000000010000]
n_cast3_cast            (zext             ) [ 000000000000]
tmp_62                  (add              ) [ 000000000000]
tmp_75_cast             (zext             ) [ 000000000000]
weight_V_addr           (getelementptr    ) [ 000000001000]
exitcond                (icmp             ) [ 001111111111]
empty_40                (speclooptripcount) [ 000000000000]
n_2                     (add              ) [ 001111111111]
StgValue_99             (br               ) [ 000000000000]
tmp2                    (add              ) [ 000000000000]
tmp2_cast               (sext             ) [ 000000000000]
tmp_2                   (add              ) [ 000000000000]
tmp_2_cast_cast         (zext             ) [ 000000000000]
tmp_63                  (add              ) [ 000000001000]
StgValue_106            (br               ) [ 001111111111]
tmp_76_cast             (zext             ) [ 000000000000]
buffer1_1_48_8x8_p_V    (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_1  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_2  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_3  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_4  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_5  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_6  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_7  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_8  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_9  (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_10 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_11 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_12 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_13 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_14 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_15 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_16 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_17 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_18 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_19 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_20 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_21 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_22 (getelementptr    ) [ 000000000100]
buffer1_1_48_8x8_p_V_23 (getelementptr    ) [ 000000000100]
weight_V_load           (load             ) [ 000000000110]
buffer1_1_48_8x8_p_V_24 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_25 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_26 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_27 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_28 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_29 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_30 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_31 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_32 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_33 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_34 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_35 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_36 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_37 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_38 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_39 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_40 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_41 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_42 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_43 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_44 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_45 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_46 (load             ) [ 000000000000]
buffer1_1_48_8x8_p_V_47 (load             ) [ 000000000000]
tmp                     (mux              ) [ 000000000010]
tmp_3                   (mul              ) [ 000000000000]
sum_V                   (add              ) [ 001111111111]
StgValue_184            (br               ) [ 001111111111]
bias_V_load             (load             ) [ 000000000000]
result_V                (add              ) [ 000000000000]
StgValue_187            (store            ) [ 000000000000]
w_2                     (add              ) [ 001111111111]
StgValue_189            (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_48_8x8_p_V_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_48_8x8_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_48_8x8_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_48_8x8_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_48_8x8_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_48_8x8_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_48_8x8_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_48_8x8_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_48_8x8_p_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_48_8x8_p_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_48_8x8_p_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_48_8x8_p_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_48_8x8_p_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_48_8x8_p_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_48_8x8_p_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_48_8x8_p_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_48_8x8_p_V_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_48_8x8_p_V_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_48_8x8_p_V_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_48_8x8_p_V_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_48_8x8_p_V_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_48_8x8_p_V_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffer1_1_48_8x8_p_V_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buffer1_1_48_8x8_p_V_23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="bias_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="3"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="weight_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer1_1_48_8x8_p_V_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buffer1_1_48_8x8_p_V_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_1/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer1_1_48_8x8_p_V_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_2/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="buffer1_1_48_8x8_p_V_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_3/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buffer1_1_48_8x8_p_V_4_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_4/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buffer1_1_48_8x8_p_V_5_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_5/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer1_1_48_8x8_p_V_6_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_6/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buffer1_1_48_8x8_p_V_7_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_7/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buffer1_1_48_8x8_p_V_8_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_8/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buffer1_1_48_8x8_p_V_9_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_9/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buffer1_1_48_8x8_p_V_10_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_10/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buffer1_1_48_8x8_p_V_11_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_11/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buffer1_1_48_8x8_p_V_12_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_12/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="buffer1_1_48_8x8_p_V_13_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_13/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buffer1_1_48_8x8_p_V_14_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_14/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="buffer1_1_48_8x8_p_V_15_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_15/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buffer1_1_48_8x8_p_V_16_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_16/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="buffer1_1_48_8x8_p_V_17_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_17/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buffer1_1_48_8x8_p_V_18_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_18/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="buffer1_1_48_8x8_p_V_19_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_19/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="buffer1_1_48_8x8_p_V_20_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_20/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="buffer1_1_48_8x8_p_V_21_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_21/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="buffer1_1_48_8x8_p_V_22_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="9" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_22/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="buffer1_1_48_8x8_p_V_23_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_23/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_24/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_25/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_26/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_27/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_28/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_29/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_30/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_31/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_32/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_33/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_34/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_35/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_36/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_37/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_38/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_39/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_40/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_41/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_42/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_43/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_44/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="426" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_45/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_46/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_47/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_187_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="2"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_187/11 "/>
</bind>
</comp>

<comp id="442" class="1005" name="co_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="1"/>
<pin id="444" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="co_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="phi_mul_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="1"/>
<pin id="455" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="phi_mul_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="13" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="h_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="h_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="w_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="w_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_s_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_s_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="500" class="1005" name="m_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="1"/>
<pin id="502" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="m_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="1" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_09_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_09_1 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_09_1_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="8" slack="2"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09_1/7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="n_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="1"/>
<pin id="525" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="n_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="1" slack="1"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="next_mul_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="co_cast7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="co_cast7_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7_cast/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_42_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_shl2_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_43_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_52_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_52_cast/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_44_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="6" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_shl_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_45_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_shl1_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_46_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="exitcond5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="6" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="co_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_47_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_48_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="6" slack="0"/>
<pin id="622" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="arrayNo_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="6" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="arrayNo_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_39_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="13" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="5" slack="0"/>
<pin id="642" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_40_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl3_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_41_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_shl4_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_49_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="3" slack="0"/>
<pin id="674" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="h_cast6_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast6_cast/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_50_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="10" slack="1"/>
<pin id="684" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_51_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_shl5_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_52_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl6_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_53_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="13" slack="0"/>
<pin id="712" dir="0" index="1" bw="11" slack="0"/>
<pin id="713" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="exitcond6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="0" index="1" bw="4" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="w_cast5_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast5_cast/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_54_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="1"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_67_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="exitcond7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="h_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="m_cast4_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="0"/>
<pin id="750" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_55_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="9" slack="3"/>
<pin id="755" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_56_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_57_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="0"/>
<pin id="765" dir="0" index="1" bw="10" slack="0"/>
<pin id="766" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="exitcond8_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="0"/>
<pin id="771" dir="0" index="1" bw="2" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="m_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="2" slack="0"/>
<pin id="784" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp1_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_s_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="2" slack="0"/>
<pin id="793" dir="0" index="1" bw="4" slack="2"/>
<pin id="794" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_cast_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_58_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="0"/>
<pin id="802" dir="0" index="1" bw="6" slack="4"/>
<pin id="803" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_59_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="7" slack="0"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_shl8_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="0" index="1" bw="6" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_60_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="7" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_shl9_cast_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_61_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="0" index="1" bw="9" slack="0"/>
<pin id="832" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="n_cast3_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast3_cast/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_62_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="2"/>
<pin id="841" dir="0" index="1" bw="2" slack="0"/>
<pin id="842" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_75_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="exitcond_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="n_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp2_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="3"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_2_cast_cast_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="0"/>
<pin id="879" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast_cast/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_63_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="9" slack="1"/>
<pin id="883" dir="0" index="1" bw="4" slack="0"/>
<pin id="884" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_76_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="9" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="0" index="2" bw="8" slack="0"/>
<pin id="917" dir="0" index="3" bw="8" slack="0"/>
<pin id="918" dir="0" index="4" bw="8" slack="0"/>
<pin id="919" dir="0" index="5" bw="8" slack="0"/>
<pin id="920" dir="0" index="6" bw="8" slack="0"/>
<pin id="921" dir="0" index="7" bw="8" slack="0"/>
<pin id="922" dir="0" index="8" bw="8" slack="0"/>
<pin id="923" dir="0" index="9" bw="8" slack="0"/>
<pin id="924" dir="0" index="10" bw="8" slack="0"/>
<pin id="925" dir="0" index="11" bw="8" slack="0"/>
<pin id="926" dir="0" index="12" bw="8" slack="0"/>
<pin id="927" dir="0" index="13" bw="8" slack="0"/>
<pin id="928" dir="0" index="14" bw="8" slack="0"/>
<pin id="929" dir="0" index="15" bw="8" slack="0"/>
<pin id="930" dir="0" index="16" bw="8" slack="0"/>
<pin id="931" dir="0" index="17" bw="8" slack="0"/>
<pin id="932" dir="0" index="18" bw="8" slack="0"/>
<pin id="933" dir="0" index="19" bw="8" slack="0"/>
<pin id="934" dir="0" index="20" bw="8" slack="0"/>
<pin id="935" dir="0" index="21" bw="8" slack="0"/>
<pin id="936" dir="0" index="22" bw="8" slack="0"/>
<pin id="937" dir="0" index="23" bw="8" slack="0"/>
<pin id="938" dir="0" index="24" bw="8" slack="0"/>
<pin id="939" dir="0" index="25" bw="6" slack="7"/>
<pin id="940" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="966" class="1004" name="result_V_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="1"/>
<pin id="969" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/11 "/>
</bind>
</comp>

<comp id="973" class="1004" name="w_2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="2"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/11 "/>
</bind>
</comp>

<comp id="979" class="1007" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="0" index="1" bw="8" slack="2"/>
<pin id="982" dir="0" index="2" bw="8" slack="3"/>
<pin id="983" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3/10 sum_V/10 "/>
</bind>
</comp>

<comp id="985" class="1005" name="next_mul_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="13" slack="0"/>
<pin id="987" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="990" class="1005" name="tmp_52_cast_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="3"/>
<pin id="992" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_52_cast "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_46_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="1"/>
<pin id="997" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="co_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="0"/>
<pin id="1005" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="bias_V_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="6" slack="3"/>
<pin id="1010" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="arrayNo_cast_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="7"/>
<pin id="1015" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_49_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="4"/>
<pin id="1020" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_53_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="1"/>
<pin id="1025" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="output_V_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="13" slack="2"/>
<pin id="1033" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1039" class="1005" name="h_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="4" slack="1"/>
<pin id="1041" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_57_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="2"/>
<pin id="1046" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="m_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="0"/>
<pin id="1054" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_s_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="1"/>
<pin id="1059" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_61_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="9" slack="1"/>
<pin id="1064" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="weight_V_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="9" slack="1"/>
<pin id="1069" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1075" class="1005" name="n_2_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="2" slack="0"/>
<pin id="1077" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_63_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="1"/>
<pin id="1082" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="buffer1_1_48_8x8_p_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V "/>
</bind>
</comp>

<comp id="1090" class="1005" name="buffer1_1_48_8x8_p_V_1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="1"/>
<pin id="1092" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="buffer1_1_48_8x8_p_V_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="1"/>
<pin id="1097" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="buffer1_1_48_8x8_p_V_3_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="1"/>
<pin id="1102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="buffer1_1_48_8x8_p_V_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="buffer1_1_48_8x8_p_V_5_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="1"/>
<pin id="1112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_5 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="buffer1_1_48_8x8_p_V_6_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="1"/>
<pin id="1117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_6 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="buffer1_1_48_8x8_p_V_7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="1"/>
<pin id="1122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="buffer1_1_48_8x8_p_V_8_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="1"/>
<pin id="1127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_8 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="buffer1_1_48_8x8_p_V_9_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_9 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="buffer1_1_48_8x8_p_V_10_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="1"/>
<pin id="1137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_10 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="buffer1_1_48_8x8_p_V_11_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_11 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="buffer1_1_48_8x8_p_V_12_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_12 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="buffer1_1_48_8x8_p_V_13_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_13 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="buffer1_1_48_8x8_p_V_14_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_14 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="buffer1_1_48_8x8_p_V_15_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="1"/>
<pin id="1162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_15 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="buffer1_1_48_8x8_p_V_16_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_16 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="buffer1_1_48_8x8_p_V_17_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="1"/>
<pin id="1172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_17 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="buffer1_1_48_8x8_p_V_18_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="1"/>
<pin id="1177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_18 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="buffer1_1_48_8x8_p_V_19_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_19 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="buffer1_1_48_8x8_p_V_20_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_20 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="buffer1_1_48_8x8_p_V_21_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_21 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="buffer1_1_48_8x8_p_V_22_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="1"/>
<pin id="1197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_22 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="buffer1_1_48_8x8_p_V_23_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_23 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="weight_V_load_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="2"/>
<pin id="1207" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1215" class="1005" name="sum_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1220" class="1005" name="w_2_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="1"/>
<pin id="1222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="304" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="192" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="283" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="220" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="241" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="290" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="262" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="234" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="185" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="248" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="150" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="157" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="206" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="297" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="199" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="227" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="255" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="311" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="276" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="171" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="269" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="164" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="213" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="178" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="96" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="491"><net_src comp="106" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="521"><net_src comp="488" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="522"><net_src comp="515" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="457" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="446" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="548"><net_src comp="446" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="446" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="62" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="545" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="446" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="66" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="446" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="579" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="446" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="72" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="446" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="78" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="446" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="82" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="446" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="84" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="613" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="446" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="457" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="90" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="652"><net_src comp="92" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="637" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="637" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="655" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="468" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="694" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="468" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="102" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="480" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="740"><net_src comp="480" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="102" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="464" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="96" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="504" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="108" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="752" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="504" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="110" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="114" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="504" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="110" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="504" pin="4"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="464" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="64" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="66" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="800" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="116" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="70" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="809" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="821" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="527" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="853"><net_src comp="527" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="110" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="527" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="114" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="527" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="110" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="476" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="897"><net_src comp="886" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="898"><net_src comp="886" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="899"><net_src comp="886" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="900"><net_src comp="886" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="901"><net_src comp="886" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="902"><net_src comp="886" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="903"><net_src comp="886" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="904"><net_src comp="886" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="905"><net_src comp="886" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="906"><net_src comp="886" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="907"><net_src comp="886" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="908"><net_src comp="886" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="909"><net_src comp="886" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="910"><net_src comp="886" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="911"><net_src comp="886" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="912"><net_src comp="886" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="941"><net_src comp="118" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="942"><net_src comp="318" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="943"><net_src comp="323" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="944"><net_src comp="328" pin="2"/><net_sink comp="913" pin=3"/></net>

<net id="945"><net_src comp="333" pin="2"/><net_sink comp="913" pin=4"/></net>

<net id="946"><net_src comp="338" pin="2"/><net_sink comp="913" pin=5"/></net>

<net id="947"><net_src comp="343" pin="2"/><net_sink comp="913" pin=6"/></net>

<net id="948"><net_src comp="348" pin="2"/><net_sink comp="913" pin=7"/></net>

<net id="949"><net_src comp="353" pin="2"/><net_sink comp="913" pin=8"/></net>

<net id="950"><net_src comp="358" pin="2"/><net_sink comp="913" pin=9"/></net>

<net id="951"><net_src comp="363" pin="2"/><net_sink comp="913" pin=10"/></net>

<net id="952"><net_src comp="368" pin="2"/><net_sink comp="913" pin=11"/></net>

<net id="953"><net_src comp="373" pin="2"/><net_sink comp="913" pin=12"/></net>

<net id="954"><net_src comp="378" pin="2"/><net_sink comp="913" pin=13"/></net>

<net id="955"><net_src comp="383" pin="2"/><net_sink comp="913" pin=14"/></net>

<net id="956"><net_src comp="388" pin="2"/><net_sink comp="913" pin=15"/></net>

<net id="957"><net_src comp="393" pin="2"/><net_sink comp="913" pin=16"/></net>

<net id="958"><net_src comp="398" pin="2"/><net_sink comp="913" pin=17"/></net>

<net id="959"><net_src comp="403" pin="2"/><net_sink comp="913" pin=18"/></net>

<net id="960"><net_src comp="408" pin="2"/><net_sink comp="913" pin=19"/></net>

<net id="961"><net_src comp="413" pin="2"/><net_sink comp="913" pin=20"/></net>

<net id="962"><net_src comp="418" pin="2"/><net_sink comp="913" pin=21"/></net>

<net id="963"><net_src comp="423" pin="2"/><net_sink comp="913" pin=22"/></net>

<net id="964"><net_src comp="428" pin="2"/><net_sink comp="913" pin=23"/></net>

<net id="965"><net_src comp="433" pin="2"/><net_sink comp="913" pin=24"/></net>

<net id="970"><net_src comp="134" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="488" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="966" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="977"><net_src comp="476" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="96" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="511" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="534" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="993"><net_src comp="567" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="998"><net_src comp="595" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1006"><net_src comp="607" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1011"><net_src comp="120" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1016"><net_src comp="633" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="913" pin=25"/></net>

<net id="1021"><net_src comp="671" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1026"><net_src comp="710" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1034"><net_src comp="127" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1042"><net_src comp="742" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1047"><net_src comp="763" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1055"><net_src comp="775" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1060"><net_src comp="791" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1065"><net_src comp="829" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1070"><net_src comp="138" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1078"><net_src comp="855" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1083"><net_src comp="881" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1088"><net_src comp="150" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1093"><net_src comp="157" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1098"><net_src comp="164" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1103"><net_src comp="171" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1108"><net_src comp="178" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1113"><net_src comp="185" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1118"><net_src comp="192" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1123"><net_src comp="199" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1128"><net_src comp="206" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1133"><net_src comp="213" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1138"><net_src comp="220" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1143"><net_src comp="227" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1148"><net_src comp="234" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1153"><net_src comp="241" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1158"><net_src comp="248" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1163"><net_src comp="255" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1168"><net_src comp="262" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1173"><net_src comp="269" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1178"><net_src comp="276" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1183"><net_src comp="283" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1188"><net_src comp="290" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1193"><net_src comp="297" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1198"><net_src comp="304" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1203"><net_src comp="311" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1208"><net_src comp="145" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1213"><net_src comp="913" pin="26"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1218"><net_src comp="979" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1223"><net_src comp="973" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="480" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {11 }
	Port: buffer1_1_48_8x8_p_V_24 | {}
	Port: buffer1_1_48_8x8_p_V_1 | {}
	Port: buffer1_1_48_8x8_p_V_2 | {}
	Port: buffer1_1_48_8x8_p_V_3 | {}
	Port: buffer1_1_48_8x8_p_V_4 | {}
	Port: buffer1_1_48_8x8_p_V_5 | {}
	Port: buffer1_1_48_8x8_p_V_6 | {}
	Port: buffer1_1_48_8x8_p_V_7 | {}
	Port: buffer1_1_48_8x8_p_V_8 | {}
	Port: buffer1_1_48_8x8_p_V_9 | {}
	Port: buffer1_1_48_8x8_p_V_10 | {}
	Port: buffer1_1_48_8x8_p_V_11 | {}
	Port: buffer1_1_48_8x8_p_V_12 | {}
	Port: buffer1_1_48_8x8_p_V_13 | {}
	Port: buffer1_1_48_8x8_p_V_14 | {}
	Port: buffer1_1_48_8x8_p_V_15 | {}
	Port: buffer1_1_48_8x8_p_V_16 | {}
	Port: buffer1_1_48_8x8_p_V_17 | {}
	Port: buffer1_1_48_8x8_p_V_18 | {}
	Port: buffer1_1_48_8x8_p_V_19 | {}
	Port: buffer1_1_48_8x8_p_V_20 | {}
	Port: buffer1_1_48_8x8_p_V_21 | {}
	Port: buffer1_1_48_8x8_p_V_22 | {}
	Port: buffer1_1_48_8x8_p_V_23 | {}
 - Input state : 
	Port: subconv_3x3_8_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_8_no_rel : bias_V | {5 11 }
	Port: subconv_3x3_8_no_rel : output_V | {}
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_24 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_1 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_2 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_3 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_4 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_5 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_6 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_7 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_8 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_9 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_10 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_11 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_12 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_13 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_14 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_15 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_16 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_17 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_18 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_19 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_20 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_21 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_22 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_23 | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast7 : 1
		co_cast7_cast : 1
		tmp_42 : 1
		p_shl2_cast : 2
		tmp_43 : 3
		tmp_52_cast : 4
		tmp_44 : 1
		p_shl_cast : 2
		tmp_45 : 1
		p_shl1_cast : 2
		tmp_46 : 3
		exitcond5 : 1
		co_2 : 1
		StgValue_30 : 2
		bias_V_addr : 2
		tmp_47 : 1
		tmp_48 : 1
		arrayNo : 2
		arrayNo_cast : 3
		tmp_39 : 1
		tmp_40 : 2
		p_shl3_cast : 3
		tmp_41 : 2
		p_shl4_cast : 3
		tmp_49 : 4
	State 3
		h_cast6_cast : 1
		tmp_50 : 2
		tmp_51 : 3
		p_shl5_cast : 4
		tmp_52 : 3
		p_shl6_cast : 4
		tmp_53 : 5
		exitcond6 : 1
		StgValue_54 : 2
	State 4
		w_cast5_cast : 1
		tmp_54 : 2
		tmp_67_cast : 3
		output_V_addr : 4
		exitcond7 : 1
		StgValue_64 : 2
	State 5
		m_cast4_cast : 1
		tmp_55 : 2
		tmp_56 : 3
		tmp_57 : 3
		exitcond8 : 1
		m_2 : 1
		StgValue_77 : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp_s : 3
	State 6
		tmp_58 : 1
		tmp_59 : 2
		p_shl8_cast : 3
		tmp_60 : 2
		p_shl9_cast : 3
		tmp_61 : 4
	State 7
		n_cast3_cast : 1
		tmp_62 : 2
		tmp_75_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_2 : 1
		StgValue_99 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_2 : 3
		tmp_2_cast_cast : 4
		tmp_63 : 5
		weight_V_load : 5
	State 8
		buffer1_1_48_8x8_p_V : 1
		buffer1_1_48_8x8_p_V_1 : 1
		buffer1_1_48_8x8_p_V_2 : 1
		buffer1_1_48_8x8_p_V_3 : 1
		buffer1_1_48_8x8_p_V_4 : 1
		buffer1_1_48_8x8_p_V_5 : 1
		buffer1_1_48_8x8_p_V_6 : 1
		buffer1_1_48_8x8_p_V_7 : 1
		buffer1_1_48_8x8_p_V_8 : 1
		buffer1_1_48_8x8_p_V_9 : 1
		buffer1_1_48_8x8_p_V_10 : 1
		buffer1_1_48_8x8_p_V_11 : 1
		buffer1_1_48_8x8_p_V_12 : 1
		buffer1_1_48_8x8_p_V_13 : 1
		buffer1_1_48_8x8_p_V_14 : 1
		buffer1_1_48_8x8_p_V_15 : 1
		buffer1_1_48_8x8_p_V_16 : 1
		buffer1_1_48_8x8_p_V_17 : 1
		buffer1_1_48_8x8_p_V_18 : 1
		buffer1_1_48_8x8_p_V_19 : 1
		buffer1_1_48_8x8_p_V_20 : 1
		buffer1_1_48_8x8_p_V_21 : 1
		buffer1_1_48_8x8_p_V_22 : 1
		buffer1_1_48_8x8_p_V_23 : 1
		buffer1_1_48_8x8_p_V_24 : 2
		buffer1_1_48_8x8_p_V_25 : 2
		buffer1_1_48_8x8_p_V_26 : 2
		buffer1_1_48_8x8_p_V_27 : 2
		buffer1_1_48_8x8_p_V_28 : 2
		buffer1_1_48_8x8_p_V_29 : 2
		buffer1_1_48_8x8_p_V_30 : 2
		buffer1_1_48_8x8_p_V_31 : 2
		buffer1_1_48_8x8_p_V_32 : 2
		buffer1_1_48_8x8_p_V_33 : 2
		buffer1_1_48_8x8_p_V_34 : 2
		buffer1_1_48_8x8_p_V_35 : 2
		buffer1_1_48_8x8_p_V_36 : 2
		buffer1_1_48_8x8_p_V_37 : 2
		buffer1_1_48_8x8_p_V_38 : 2
		buffer1_1_48_8x8_p_V_39 : 2
		buffer1_1_48_8x8_p_V_40 : 2
		buffer1_1_48_8x8_p_V_41 : 2
		buffer1_1_48_8x8_p_V_42 : 2
		buffer1_1_48_8x8_p_V_43 : 2
		buffer1_1_48_8x8_p_V_44 : 2
		buffer1_1_48_8x8_p_V_45 : 2
		buffer1_1_48_8x8_p_V_46 : 2
		buffer1_1_48_8x8_p_V_47 : 2
	State 9
		tmp : 1
	State 10
		sum_V : 1
	State 11
		result_V : 1
		StgValue_187 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     next_mul_fu_534    |    0    |    44   |    18   |
|          |      tmp_46_fu_595     |    0    |    32   |    14   |
|          |       co_2_fu_607      |    0    |    23   |    11   |
|          |      tmp_48_fu_619     |    0    |    23   |    11   |
|          |      tmp_49_fu_671     |    0    |    20   |    10   |
|          |      tmp_50_fu_681     |    0    |    35   |    15   |
|          |      tmp_53_fu_710     |    0    |    44   |    18   |
|          |      tmp_54_fu_726     |    0    |    47   |    19   |
|          |       h_2_fu_742       |    0    |    17   |    9    |
|          |      tmp_55_fu_752     |    0    |    32   |    14   |
|    add   |       m_2_fu_775       |    0    |    11   |    8    |
|          |       tmp1_fu_781      |    0    |    11   |    8    |
|          |      tmp_s_fu_791      |    0    |    17   |    9    |
|          |      tmp_58_fu_800     |    0    |    23   |    11   |
|          |      tmp_61_fu_829     |    0    |    32   |    14   |
|          |      tmp_62_fu_839     |    0    |    35   |    15   |
|          |       n_2_fu_855       |    0    |    11   |    8    |
|          |       tmp2_fu_861      |    0    |    11   |    8    |
|          |      tmp_2_fu_871      |    0    |    17   |    9    |
|          |      tmp_63_fu_881     |    0    |    32   |    14   |
|          |     result_V_fu_966    |    0    |    29   |    13   |
|          |       w_2_fu_973       |    0    |    17   |    9    |
|----------|------------------------|---------|---------|---------|
|    mux   |       tmp_fu_913       |    0    |   150   |    45   |
|----------|------------------------|---------|---------|---------|
|    sub   |      tmp_43_fu_561     |    0    |    29   |    13   |
|          |      tmp_57_fu_763     |    0    |    35   |    15   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond5_fu_601    |    0    |    0    |    3    |
|          |      tmp_47_fu_613     |    0    |    0    |    3    |
|   icmp   |    exitcond6_fu_716    |    0    |    0    |    2    |
|          |    exitcond7_fu_736    |    0    |    0    |    2    |
|          |    exitcond8_fu_769    |    0    |    0    |    1    |
|          |     exitcond_fu_849    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|  select  |     arrayNo_fu_625     |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_979       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     co_cast7_fu_540    |    0    |    0    |    0    |
|          |  co_cast7_cast_fu_545  |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_557   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_579   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_591   |    0    |    0    |    0    |
|          |   arrayNo_cast_fu_633  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_655   |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_667   |    0    |    0    |    0    |
|          |   h_cast6_cast_fu_677  |    0    |    0    |    0    |
|   zext   |   p_shl5_cast_fu_694   |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_706   |    0    |    0    |    0    |
|          |   w_cast5_cast_fu_722  |    0    |    0    |    0    |
|          |   tmp_67_cast_fu_731   |    0    |    0    |    0    |
|          |   m_cast4_cast_fu_748  |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_797  |    0    |    0    |    0    |
|          |   n_cast3_cast_fu_835  |    0    |    0    |    0    |
|          |   tmp_75_cast_fu_844   |    0    |    0    |    0    |
|          | tmp_2_cast_cast_fu_877 |    0    |    0    |    0    |
|          |   tmp_76_cast_fu_886   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_42_fu_549     |    0    |    0    |    0    |
|          |      tmp_44_fu_571     |    0    |    0    |    0    |
|          |      tmp_45_fu_583     |    0    |    0    |    0    |
|          |      tmp_40_fu_647     |    0    |    0    |    0    |
|bitconcatenate|      tmp_41_fu_659     |    0    |    0    |    0    |
|          |      tmp_51_fu_686     |    0    |    0    |    0    |
|          |      tmp_52_fu_698     |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_809   |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_821   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_52_cast_fu_567   |    0    |    0    |    0    |
|   sext   |    tmp1_cast_fu_787    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_867    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_39_fu_637     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |      tmp_56_fu_757     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      tmp_59_fu_805     |    0    |    0    |    0    |
|          |      tmp_60_fu_817     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   777   |   356   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_1013     |   32   |
|      bias_V_addr_reg_1008      |    6   |
|buffer1_1_48_8x8_p_V_10_reg_1135|    8   |
|buffer1_1_48_8x8_p_V_11_reg_1140|    8   |
|buffer1_1_48_8x8_p_V_12_reg_1145|    8   |
|buffer1_1_48_8x8_p_V_13_reg_1150|    8   |
|buffer1_1_48_8x8_p_V_14_reg_1155|    8   |
|buffer1_1_48_8x8_p_V_15_reg_1160|    8   |
|buffer1_1_48_8x8_p_V_16_reg_1165|    8   |
|buffer1_1_48_8x8_p_V_17_reg_1170|    8   |
|buffer1_1_48_8x8_p_V_18_reg_1175|    8   |
|buffer1_1_48_8x8_p_V_19_reg_1180|    8   |
| buffer1_1_48_8x8_p_V_1_reg_1090|    8   |
|buffer1_1_48_8x8_p_V_20_reg_1185|    8   |
|buffer1_1_48_8x8_p_V_21_reg_1190|    8   |
|buffer1_1_48_8x8_p_V_22_reg_1195|    8   |
|buffer1_1_48_8x8_p_V_23_reg_1200|    8   |
| buffer1_1_48_8x8_p_V_2_reg_1095|    8   |
| buffer1_1_48_8x8_p_V_3_reg_1100|    8   |
| buffer1_1_48_8x8_p_V_4_reg_1105|    8   |
| buffer1_1_48_8x8_p_V_5_reg_1110|    8   |
| buffer1_1_48_8x8_p_V_6_reg_1115|    8   |
| buffer1_1_48_8x8_p_V_7_reg_1120|    8   |
| buffer1_1_48_8x8_p_V_8_reg_1125|    8   |
| buffer1_1_48_8x8_p_V_9_reg_1130|    8   |
|  buffer1_1_48_8x8_p_V_reg_1085 |    8   |
|          co_2_reg_1003         |    6   |
|           co_reg_442           |    6   |
|          h_2_reg_1039          |    4   |
|            h_reg_464           |    4   |
|          m_2_reg_1052          |    2   |
|            m_reg_500           |    2   |
|          n_2_reg_1075          |    2   |
|            n_reg_523           |    2   |
|        next_mul_reg_985        |   13   |
|     output_V_addr_reg_1031     |   13   |
|         p_09_1_reg_511         |    8   |
|           p_s_reg_488          |    8   |
|         phi_mul_reg_453        |   13   |
|         sum_V_reg_1215         |    8   |
|         tmp_46_reg_995         |   10   |
|         tmp_49_reg_1018        |   10   |
|       tmp_52_cast_reg_990      |   10   |
|         tmp_53_reg_1023        |   14   |
|         tmp_57_reg_1044        |   10   |
|         tmp_61_reg_1062        |    9   |
|         tmp_63_reg_1080        |    9   |
|          tmp_reg_1210          |    8   |
|         tmp_s_reg_1057         |    4   |
|          w_2_reg_1220          |    4   |
|            w_reg_476           |    4   |
|     weight_V_addr_reg_1067     |    9   |
|     weight_V_load_reg_1205     |    8   |
+--------------------------------+--------+
|              Total             |   430  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_353 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_363 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_383 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_393 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_398 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_403 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_408 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_413 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_418 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_423 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_428 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_433 |  p0  |   2  |   8  |   16   ||    9    |
|     h_reg_464     |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_476     |  p0  |   2  |   4  |    8   ||    9    |
|    p_s_reg_488    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   434  ||  44.464 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   777  |   356  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   44   |    -   |   252  |
|  Register |    -   |    -   |   430  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   44   |  1207  |   608  |
+-----------+--------+--------+--------+--------+
