<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>DMA Calypte &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="RX DMA Calypte" href="comp/rx/readme.html" />
    <link rel="prev" title="PCIE CONVERSION UNITS" href="../../pcie/convertors/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: c40604b4
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">DMA Calypte</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#provided-dma-configurations">Provided DMA configurations</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#future-expected">Future expected</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#subcomponents">Subcomponents</a><ul>
<li class="toctree-l4"><a class="reference internal" href="comp/rx/readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="comp/tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../pcie.html">PCIe Tools</a></li>
      <li class="breadcrumb-item active">DMA Calypte</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/comp/dma/dma_calypte/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="dma-calypte">
<span id="id1"></span><h1>DMA Calypte<a class="headerlink" href="#dma-calypte" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-dma_calypte">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">DMA_CALYPTE</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-dma_calypte" title="Link to this definition"></a></dt>
<dd><p>This core provides simple DMA functionality for both RX and TX directions.
The design was primary focused on the lowest latency possible for the
transaction from the input of the DMA core to reach its output. The block scheme
as well as its connection to the NDK design is provided in the following figure:</p>
<figure class="align-center">
<a class="reference internal image-reference" href="../../../_images/tx_calypte_block-dma_whole_block.svg"><img alt="../../../_images/tx_calypte_block-dma_whole_block.svg" src="../../../_images/tx_calypte_block-dma_whole_block.svg" style="width: 5617.0px; height: 2592.0px;" /></a>
</figure>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Global settings</p></td>
<td><p>=====</p></td>
<td><p>Settings affecting both RX and TX or the top level entity itself</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Name of target device, the supported are:
“ULTRASCALE”</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-usr_mfb_regions"><td><p>USR_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>USER MFB data bus configuration
Defines the total width of User data stream.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-usr_mfb_region_size"><td><p>USR_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-usr_mfb_block_size"><td><p>USR_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-usr_mfb_item_width"><td><p>USR_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>PCIe-side bus settings</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_rq_mfb_regions"><td><p>PCIE_RQ_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Requester Request MFB interface configration, allowed configurations are:
(1,1,8,32)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_rq_mfb_region_size"><td><p>PCIE_RQ_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_rq_mfb_block_size"><td><p>PCIE_RQ_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_rq_mfb_item_width"><td><p>PCIE_RQ_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_cq_mfb_regions"><td><p>PCIE_CQ_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Completer Request MFB interface configration, allowed configurations are:
(1,1,8,32)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_cq_mfb_region_size"><td><p>PCIE_CQ_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_cq_mfb_block_size"><td><p>PCIE_CQ_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_cq_mfb_item_width"><td><p>PCIE_CQ_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_cc_mfb_regions"><td><p>PCIE_CC_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Completer Completion MFB interface configration, allowed configurations are:
(1,1,8,32)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_cc_mfb_region_size"><td><p>PCIE_CC_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-pcie_cc_mfb_block_size"><td><p>PCIE_CC_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-pcie_cc_mfb_item_width"><td><p>PCIE_CC_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-hdr_meta_width"><td><p>HDR_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>24</p></td>
<td><p>Width of User Header Metadata information
on RX: added to header sent to header Buffer in RAM
on TX: extracted from descriptor and propagated to output</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RX DMA settings</p></td>
<td><p>=====</p></td>
<td><p>Settings for RX direction of DMA Module</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-rx_channels"><td><p>RX_CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Total number of RX DMA Channels (multiples of 2 at best)
Minimum: 4</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-rx_ptr_width"><td><p>RX_PTR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Width of Software and Hardware Descriptor Pointer
Defines width of signals used for these values in DMA Module
Affects logic complexity
Maximum value: 32 (restricted by size of SDP and HDP MI register)</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-usr_rx_pkt_size_max"><td><p>USR_RX_PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><p>Maximum size of a User packet (in bytes)
Defines width of Packet length signals.
the maximum is 2**16 - 1</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX DMA settings</p></td>
<td><p>=====</p></td>
<td><p>Settings for TX direction of DMA Module</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-tx_channels"><td><p>TX_CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Total number of TX DMA Channels
Minimum value: TX_SEL_CHANNELS*DMA_ENDPOINTS</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-tx_ptr_width"><td><p>TX_PTR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>14</p></td>
<td><p>Width of Software and Hardware Descriptor Pointer
Defines width of signals used for these values in DMA Module
Affects logic complexity
Maximum value: 32 (restricted by size of SDP and HDP MI register)</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-usr_tx_pkt_size_max"><td><p>USR_TX_PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><p>Maximum size of a User packet (in bytes)
Defines width of Packet length signals.
the maximum is 2**16 - 1</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Optional settings</p></td>
<td><p>=====</p></td>
<td><p>Settings for testing and debugging, settings usually left unchanged
at entity-area constants.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-dsp_cnt_width"><td><p>DSP_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Width of DSP packet and byte statistics counters</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-rx_gen_en"><td><p>RX_GEN_EN</p></td>
<td><p>boolean</p></td>
<td><p>TRUE</p></td>
<td><p>Enable generation of RX/TX side of DMA Module</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-tx_gen_en"><td><p>TX_GEN_EN</p></td>
<td><p>boolean</p></td>
<td><p>TRUE</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-dma_calypte-st_sp_dbg_signal_w"><td><p>ST_SP_DBG_SIGNAL_W</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-dma_calypte-mi_width"><td><p>MI_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Width of MI bus</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RX DMA User-side MFB</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_meta_pkt_size"><td><p>USR_RX_MFB_META_PKT_SIZE</p></td>
<td><p>std_logic_vector(log2(USR_RX_PKT_SIZE_MAX + 1) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_meta_chan"><td><p>USR_RX_MFB_META_CHAN</p></td>
<td><p>std_logic_vector(log2(RX_CHANNELS) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_meta_hdr_meta"><td><p>USR_RX_MFB_META_HDR_META</p></td>
<td><p>std_logic_vector(HDR_META_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_data"><td><p>USR_RX_MFB_DATA</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*USR_MFB_REGION_SIZE*USR_MFB_BLOCK_SIZE*USR_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_sof"><td><p>USR_RX_MFB_SOF</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_eof"><td><p>USR_RX_MFB_EOF</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_sof_pos"><td><p>USR_RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*max(1, log2(USR_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_eof_pos"><td><p>USR_RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*max(1, log2(USR_MFB_REGION_SIZE*USR_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_src_rdy"><td><p>USR_RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_rx_mfb_dst_rdy"><td><p>USR_RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>TX DMA User-side MFB</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_meta_pkt_size"><td><p>USR_TX_MFB_META_PKT_SIZE</p></td>
<td><p>std_logic_vector(log2(USR_TX_PKT_SIZE_MAX + 1) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_meta_chan"><td><p>USR_TX_MFB_META_CHAN</p></td>
<td><p>std_logic_vector(log2(TX_CHANNELS) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_meta_hdr_meta"><td><p>USR_TX_MFB_META_HDR_META</p></td>
<td><p>std_logic_vector(HDR_META_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_data"><td><p>USR_TX_MFB_DATA</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*USR_MFB_REGION_SIZE*USR_MFB_BLOCK_SIZE*USR_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_sof"><td><p>USR_TX_MFB_SOF</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_eof"><td><p>USR_TX_MFB_EOF</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_sof_pos"><td><p>USR_TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*max(1, log2(USR_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_eof_pos"><td><p>USR_TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(USR_MFB_REGIONS*max(1, log2(USR_MFB_REGION_SIZE*USR_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_src_rdy"><td><p>USR_TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-usr_tx_mfb_dst_rdy"><td><p>USR_TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-st_sp_dbg_chan"><td><p>ST_SP_DBG_CHAN</p></td>
<td><p>std_logic_vector(log2(TX_CHANNELS) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-st_sp_dbg_meta"><td><p>ST_SP_DBG_META</p></td>
<td><p>std_logic_vector(ST_SP_DBG_SIGNAL_W -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>PCIe-side interfaces</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_data"><td><p>PCIE_RQ_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS*PCIE_RQ_MFB_REGION_SIZE*PCIE_RQ_MFB_BLOCK_SIZE*PCIE_RQ_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Upstream MFB interface (for sending data to PCIe Endpoints)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_meta"><td><p>PCIE_RQ_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS*PCIE_RQ_META_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_sof"><td><p>PCIE_RQ_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_eof"><td><p>PCIE_RQ_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_sof_pos"><td><p>PCIE_RQ_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS*max(1, log2(PCIE_RQ_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_eof_pos"><td><p>PCIE_RQ_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_RQ_MFB_REGIONS*max(1, log2(PCIE_RQ_MFB_REGION_SIZE*PCIE_RQ_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_src_rdy"><td><p>PCIE_RQ_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_rq_mfb_dst_rdy"><td><p>PCIE_RQ_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_data"><td><p>PCIE_CQ_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*PCIE_CQ_MFB_REGION_SIZE*PCIE_CQ_MFB_BLOCK_SIZE*PCIE_CQ_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Downstream MFB interface (for sending data from PCIe Endpoints)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_meta"><td><p>PCIE_CQ_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*PCIE_CQ_META_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_sof"><td><p>PCIE_CQ_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_eof"><td><p>PCIE_CQ_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_sof_pos"><td><p>PCIE_CQ_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*max(1, log2(PCIE_CQ_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_eof_pos"><td><p>PCIE_CQ_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*max(1, log2(PCIE_CQ_MFB_REGION_SIZE*PCIE_CQ_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_src_rdy"><td><p>PCIE_CQ_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cq_mfb_dst_rdy"><td><p>PCIE_CQ_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_data"><td><p>PCIE_CC_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*PCIE_CC_MFB_REGION_SIZE*PCIE_CC_MFB_BLOCK_SIZE*PCIE_CC_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Response interface for PCIe CQ requests</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_meta"><td><p>PCIE_CC_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*PCIE_CC_META_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_sof"><td><p>PCIE_CC_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_eof"><td><p>PCIE_CC_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_sof_pos"><td><p>PCIE_CC_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*max(1, log2(PCIE_CC_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_eof_pos"><td><p>PCIE_CC_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*max(1, log2(PCIE_CC_MFB_REGION_SIZE*PCIE_CC_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_src_rdy"><td><p>PCIE_CC_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-pcie_cc_mfb_dst_rdy"><td><p>PCIE_CC_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MI interface for SW access</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector (MI_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector (MI_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector (MI_WIDTH/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector (MI_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-dma_calypte-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-dma_calypte-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="provided-dma-configurations">
<h2>Provided DMA configurations<a class="headerlink" href="#provided-dma-configurations" title="Link to this heading"></a></h2>
<p>The design can be configured for various bus widths and PCIe IP core
configurations.</p>
<ol class="arabic">
<li><p>Device: AMD/Xilinx Kintex UltraScale+</p>
<p>PCI Express configuration: Gen3 x8</p>
<p>Internal bus width: 256 bits</p>
<p>Frequency: 250 MHz</p>
<p>Input MFB configuration: 1,4,8,8</p>
<p>Output MFB configuration: 1,1,8,32</p>
</li>
</ol>
<section id="future-expected">
<h3>Future expected<a class="headerlink" href="#future-expected" title="Link to this heading"></a></h3>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Those configurations are not supported yet.</p>
</div>
<ol class="arabic">
<li><p>Device: AMD/Xilinx Kintex UltraScale+</p>
<p>PCI Express configuration: Gen3 x16</p>
<p>Internal bus width: 512 bits</p>
<p>Frequency: 250 MHz</p>
<p>Input MFB configuration: 2,4,8,8</p>
<p>Output MFB configuration: 2,1,8,32</p>
</li>
</ol>
</section>
</section>
<section id="subcomponents">
<h2>Subcomponents<a class="headerlink" href="#subcomponents" title="Link to this heading"></a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="comp/rx/readme.html">RX DMA Calypte</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/tx/readme.html">TX DMA Calypte</a></li>
</ul>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../pcie/convertors/readme.html" class="btn btn-neutral float-left" title="PCIE CONVERSION UNITS" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/rx/readme.html" class="btn btn-neutral float-right" title="RX DMA Calypte" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>