{"content":"<p>A single, independent instruction execution pipeline within a <a class=\"wiki-ref\" data-address=\"CPU\">CPU</a>. Modern processors pack 4â€“128+ cores onto one die, each with private L1/L2 caches and shared L3. Multi-core scaling requires careful synchronization via <a class=\"wiki-ref\" data-address=\"CPU//mutex\">mutex</a> primitives to avoid data races. ARM big.LITTLE pairs high-performance <a class=\"wiki-ref\" data-address=\"ARM//cortex-A\">cortex-A</a> cores with efficient ones for power-aware scheduling.</p>\n"}