`timescale 1ns/1ps

module tb_mux_4to1;
    reg A, B, C, D;
    reg [1:0] sel;
    wire Y;
    mux_4to1 uut (
        .A(A), .B(B), .C(C), .D(D),
        .sel(sel),
        .Y(Y)
    );

    initial begin
        $dumpfile("mux_4to1.vcd");
        $dumpvars(0, tb_mux_4to1);
        A = 1; B = 0; C = 1; D = 0;

        sel = 2'b00; #10;
        sel = 2'b01; #10;
        sel = 2'b10; #10;
        sel = 2'b11; #10;

        $finish;
    end
endmodule
