EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 74xGxx_74AUC2G125
#
DEF 74xGxx_74AUC2G125 U 0 40 Y Y 2 F N
F0 "U" -100 150 50 H V C CNN
F1 "74xGxx_74AUC2G125" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS 74AUC2G125
$FPLIST
 VSSOP*
$ENDFPLIST
DRAW
P 4 0 1 10 -150 100 -150 -100 100 0 -150 100 N
X GND 4 50 -50 0 D 40 40 0 1 W N
X VCC 8 50 50 0 U 40 40 0 1 W N
X ~ 1 0 200 150 D 40 40 1 1 I I
X ~ 2 -300 0 150 R 40 40 1 1 I
X ~ 6 250 0 150 L 40 40 1 1 T
X ~ 3 250 0 150 L 40 40 2 1 T
X ~ 5 -300 0 150 R 40 40 2 1 I
X ~ 7 0 200 150 D 40 40 2 1 I I
ENDDRAW
ENDDEF
#
# modulos_UART
#
DEF modulos_UART U 0 40 Y Y 1 F N
F0 "U" 450 1850 50 H I C CNN
F1 "modulos_UART" 0 1650 118 H V C CNN
F2 "" -100 -2600 50 H I C CNN
F3 "" -100 -2600 50 H I C CNN
F4 "115200bauds" 0 1500 50 H V C CNN "Baudrate"
DRAW
S -500 0 500 1750 0 1 0 f
X clk ~ -600 1350 100 R 50 50 1 1 I C
X clk_Rx ~ 600 1050 100 L 50 50 1 1 O
X clk_Tx ~ 600 950 100 L 50 50 1 1 O
X I_DATA ~ -600 750 100 R 50 50 1 1 I
X NrD ~ 600 450 100 L 50 50 1 1 O
X NxT ~ -600 300 100 R 50 50 1 1 I
X O_DATA ~ 600 750 100 L 50 50 1 1 O
X rst ~ -600 1450 100 R 50 50 1 1 I
X Rx ~ -600 1050 100 R 50 50 1 1 I
X Rx_EMPTY ~ 600 150 100 L 50 50 1 1 O
X Rx_FULL ~ 600 250 100 L 50 50 1 1 O
X send_data ~ -600 400 100 R 50 50 1 1 I
X TiP ~ 600 550 100 L 50 50 1 1 O
X Tx ~ 600 1150 100 L 50 50 1 1 O
X Tx_FULL ~ 600 350 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# modulos_ULPI
#
DEF modulos_ULPI U 0 40 Y Y 1 F N
F0 "U" 500 3000 50 H I C CNN
F1 "modulos_ULPI" 0 2950 118 H V C CNN
F2 "" -1250 1200 50 H I C CNN
F3 "" -1250 1200 50 H I C CNN
DRAW
S -650 0 600 3100 0 1 0 f
X ADDR ~ -750 2150 100 R 50 50 1 1 I
X busy ~ 700 2350 100 L 50 50 1 1 O
X clk_ice ~ -750 2700 100 R 50 50 1 1 I C
X clk_ULPI ~ -750 2600 100 R 50 50 1 1 I C
X DATA_buff_empty ~ 700 750 100 L 50 50 1 1 O
X DATA_buff_full ~ 700 850 100 L 50 50 1 1 O
X DATA_in ~ -750 150 100 R 50 50 1 1 I
X DATA_out ~ 700 350 100 L 50 50 1 1 O
X DATA_re ~ -750 850 100 R 50 50 1 1 I
X DIR ~ -750 350 100 R 50 50 1 1 I
X INFO_buff_empty ~ 700 550 100 L 50 50 1 1 O
X INFO_buff_full ~ 700 650 100 L 50 50 1 1 O
X INFO_re ~ -750 750 100 R 50 50 1 1 I
X NXT ~ -750 250 100 R 50 50 1 1 I
X PrR ~ -750 2350 100 R 50 50 1 1 I
X PrW ~ -750 2450 100 R 50 50 1 1 I
X REG_VAL_R ~ 700 2100 100 L 50 50 1 1 O
X REG_VAL_W ~ -750 2050 100 R 50 50 1 1 I
X rst ~ -750 2800 100 R 50 50 1 1 I
X RxActive ~ 700 1550 100 L 50 50 1 1 O
X RxCMD ~ 700 1850 100 L 50 50 1 1 O
X RxError ~ 700 1450 100 L 50 50 1 1 O
X RxHostDisconnect ~ 700 1350 100 L 50 50 1 1 O
X RxID ~ 700 1250 100 L 50 50 1 1 O
X RxLineState ~ 700 1750 100 L 50 50 1 1 O
X RxVbusState ~ 700 1650 100 L 50 50 1 1 O
X status ~ 700 2450 100 L 50 50 1 1 O
X STP ~ 700 250 100 L 50 50 1 1 O
X U_RST ~ 700 150 100 L 50 50 1 1 O
X USB_DATA ~ 700 1050 100 L 50 50 1 1 O
X USB_INFO_DATA ~ 700 950 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# modulos_ULPI_op_stack
#
DEF modulos_ULPI_op_stack U 0 40 Y Y 1 F N
F0 "U" 650 1100 50 H I C CNN
F1 "modulos_ULPI_op_stack" 0 1050 118 H V C CNN
F2 "" -1000 -100 50 H I C CNN
F3 "" -1000 -100 50 H I C CNN
DRAW
S 700 0 -700 1150 0 1 0 f
X clk ~ -800 800 100 R 50 50 1 1 I C
X op_stack_empty ~ 800 100 100 L 50 50 1 1 O
X op_stack_full ~ 800 200 100 L 50 50 1 1 O
X op_stack_msg ~ 800 300 100 L 50 50 1 1 O
X op_stack_pull ~ -800 200 100 R 50 50 1 1 I
X rst ~ -800 900 100 R 50 50 1 1 I
X UART_DATA ~ -800 600 100 R 50 50 1 1 I
X UART_NxT ~ 800 550 100 L 50 50 1 1 O
X UART_Rx_EMPTY ~ -800 500 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# modulos_btn_debouncer
#
DEF modulos_btn_debouncer U 0 40 Y Y 1 F N
F0 "U" 400 600 50 H I C CNN
F1 "modulos_btn_debouncer" 0 450 79 H V C CNN
F2 "" 0 50 50 H I C CNN
F3 "" 0 50 50 H I C CNN
DRAW
S 450 0 -450 550 0 1 0 f
X btn_in ~ -550 100 100 R 50 50 1 1 I
X btn_out ~ 550 100 100 L 50 50 1 1 O
X clk ~ -550 300 100 R 50 50 1 1 I C
ENDDRAW
ENDDEF
#
# modulos_clk
#
DEF ~modulos_clk U 0 40 Y Y 1 F N
F0 "U" 100 -50 50 H I C CNN
F1 "modulos_clk" -100 -50 50 H I C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 100 -50 50 H I C CNN
F4 "12MHz" 0 250 50 H V C CNN "Freq"
DRAW
S 150 0 -150 200 0 1 0 f
P 9 0 1 0 -100 50 -100 150 -50 150 -50 50 0 50 0 150 50 150 50 50 100 50 N
X ~ ~ 250 100 100 L 50 50 1 1 O C
ENDDRAW
ENDDEF
#
# modulos_clk_div
#
DEF modulos_clk_div U 0 40 Y Y 1 F N
F0 "U" 300 800 50 H I C CNN
F1 "modulos_clk_div" 0 650 118 H V C CNN
F2 "" 400 700 50 H I C CNN
F3 "" 400 700 50 H I C CNN
F4 "DIVIDER = 4" 0 550 50 H V C CNN "DIVIDER"
DRAW
S -350 0 350 750 0 1 0 f
X clk_in ~ -450 350 100 R 50 50 1 1 I C
X clk_out ~ 450 400 100 L 50 50 1 1 O C
X clk_pulse ~ 450 300 100 L 50 50 1 1 O C
X enable ~ -450 100 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# modulos_main_controller
#
DEF modulos_main_controller U 0 40 Y Y 1 F N
F0 "U" 750 2300 50 H I C CNN
F1 "modulos_main_controller" 0 2250 118 H V C CNN
F2 "" -1250 -250 50 H I C CNN
F3 "" -1250 -250 50 H I C CNN
DRAW
S 800 0 -750 2350 0 1 0 f
X clk ~ -850 2000 100 R 50 50 1 1 I C
X force_send ~ -850 1900 100 R 50 50 1 1 I
X op_stack_empty ~ -850 1600 100 R 50 50 1 1 I
X op_stack_msg ~ -850 1700 100 R 50 50 1 1 I
X op_stack_pull ~ 900 1650 100 L 50 50 1 1 O
X rst ~ -850 2100 100 R 50 50 1 1 I
X UART_send ~ 900 100 100 L 50 50 1 1 O
X UART_Tx_DATA ~ 900 200 100 L 50 50 1 1 O
X UART_Tx_FULL ~ -850 150 100 R 50 50 1 1 I
X ULPI_ADDR ~ 900 600 100 L 50 50 1 1 O
X ULPI_busy ~ -850 1400 100 R 50 50 1 1 I
X ULPI_DATA_buff_empty ~ -850 1000 100 R 50 50 1 1 I
X ULPI_DATA_re ~ 900 1100 100 L 50 50 1 1 O
X ULPI_INFO_buff_empty ~ -850 900 100 R 50 50 1 1 I
X ULPI_INFO_re ~ 900 1000 100 L 50 50 1 1 O
X ULPI_PrR ~ 900 400 100 L 50 50 1 1 O
X ULPI_PrW ~ 900 500 100 L 50 50 1 1 O
X ULPI_REG_VAL_R ~ -850 550 100 R 50 50 1 1 I
X ULPI_REG_VAL_W ~ 900 700 100 L 50 50 1 1 O
X ULPI_USB_DATA ~ -850 1200 100 R 50 50 1 1 I
X ULPI_USB_INFO_DATA ~ -850 1100 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# modulos_signal_trigger
#
DEF modulos_signal_trigger U 0 40 Y Y 1 F N
F0 "U" 500 550 50 H I C CNN
F1 "modulos_signal_trigger" 0 500 98 H V C CNN
F2 "" -800 -150 50 H I C CNN
F3 "" -800 -150 50 H I C CNN
DRAW
S -550 0 550 600 0 1 0 f
X clk ~ -650 300 100 R 50 50 1 1 I C
X input_signal ~ -650 100 100 R 50 50 1 1 I
X output_signal ~ 650 100 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library
