#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 29 13:03:30 2020
# Process ID: 17152
# Current directory: C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim/xsim.dir/UART_controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim/xsim.dir/UART_controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FPGA_prj/UART_controller/UART_controller.sim/sim_1/behav/xsim/xsim.dir/UART_controller_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 29 13:03:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 29 13:03:33 2020...
