\hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable}{}\doxysection{RCCEx\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable}
\label{group___r_c_c_ex___peripheral___clock___enable___disable}\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}


Enables or disables the AHB/\+APB peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enables or disables the AHB/\+APB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01408}{1408}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01249}{1249}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}{\_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01409}{1409}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\_APB2ENR\_ADC2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\_APB2ENR\_ADC2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01257}{1257}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}{\_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01410}{1410}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\_APB2ENR\_ADC3EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\_APB2ENR\_ADC3EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01265}{1265}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}{\_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00727}{727}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\_AHB1ENR\_BKPSRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\_AHB1ENR\_BKPSRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enables or disables the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00587}{587}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}{\_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01188}{1188}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\_APB1ENR\_CAN1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\_APB1ENR\_CAN1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DAC\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\_APB1ENR\_DACEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\_APB1ENR\_DACEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00729}{729}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\_AHB1ENR\_DMA2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\_AHB1ENR\_DMA2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00603}{603}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE}{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00728}{728}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\_AHB1ENR\_DTCMRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\_AHB1ENR\_DTCMRAMEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00595}{595}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_FMC\_CLK\_DISABLE@{\_\_HAL\_RCC\_FMC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_DISABLE@{\_\_HAL\_RCC\_FMC\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_DISABLE}{\_\_HAL\_RCC\_FMC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00909}{909}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\_AHB3ENR\_FMCEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\_AHB3ENR\_FMCEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enables or disables the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00893}{893}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00732}{732}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\_AHB1ENR\_GPIOAEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\_AHB1ENR\_GPIOAEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00627}{627}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00733}{733}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\_AHB1ENR\_GPIOBEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\_AHB1ENR\_GPIOBEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00635}{635}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00734}{734}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\_AHB1ENR\_GPIOCEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\_AHB1ENR\_GPIOCEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00643}{643}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00735}{735}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\_AHB1ENR\_GPIODEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\_AHB1ENR\_GPIODEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00651}{651}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00736}{736}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\_AHB1ENR\_GPIOEEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\_AHB1ENR\_GPIOEEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00737}{737}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\_AHB1ENR\_GPIOFEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\_AHB1ENR\_GPIOFEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00738}{738}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\_AHB1ENR\_GPIOGEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\_AHB1ENR\_GPIOGEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00675}{675}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00739}{739}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\_AHB1ENR\_GPIOHEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\_AHB1ENR\_GPIOHEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00740}{740}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\_AHB1ENR\_GPIOIEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\_AHB1ENR\_GPIOIEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01185}{1185}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\_APB1ENR\_I2C1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\_APB1ENR\_I2C1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01068}{1068}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01186}{1186}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\_APB1ENR\_I2C2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\_APB1ENR\_I2C2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01187}{1187}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\_APB1ENR\_I2C3EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\_APB1ENR\_I2C3EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01169}{1169}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\_APB1ENR\_LPTIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\_APB1ENR\_LPTIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}{\_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00910}{910}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\_AHB3ENR\_QSPIEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\_AHB3ENR\_QSPIEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00901}{901}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_RNG\_CLK\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00852}{852}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\_AHB2ENR\_RNGEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\_AHB2ENR\_RNGEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00835}{835}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01419}{1419}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\_APB2ENR\_SAI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\_APB2ENR\_SAI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01337}{1337}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}{\_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01420}{1420}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\_APB2ENR\_SAI2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\_APB2ENR\_SAI2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01345}{1345}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01411}{1411}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\_APB2ENR\_SDMMC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\_APB2ENR\_SDMMC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01273}{1273}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01412}{1412}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01281}{1281}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\_APB1ENR\_SPI2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\_APB1ENR\_SPI2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\_APB1ENR\_SPI3EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\_APB1ENR\_SPI3EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01028}{1028}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01413}{1413}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\_APB2ENR\_SPI4EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\_APB2ENR\_SPI4EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01289}{1289}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01417}{1417}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\_APB2ENR\_SPI5EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\_APB2ENR\_SPI5EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01321}{1321}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01418}{1418}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01329}{1329}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01415}{1415}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\_APB2ENR\_TIM10EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\_APB2ENR\_TIM10EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01305}{1305}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01416}{1416}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\_APB2ENR\_TIM11EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\_APB2ENR\_TIM11EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01313}{1313}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\_APB1ENR\_TIM12EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\_APB1ENR\_TIM12EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00965}{965}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01167}{1167}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\_APB1ENR\_TIM13EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\_APB1ENR\_TIM13EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00973}{973}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01168}{1168}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\_APB1ENR\_TIM14EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\_APB1ENR\_TIM14EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01400}{1400}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\_APB2ENR\_TIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\_APB2ENR\_TIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01206}{1206}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01160}{1160}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\_APB1ENR\_TIM2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\_APB1ENR\_TIM2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the Low Speed APB (APB1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00917}{917}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01161}{1161}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\_APB1ENR\_TIM3EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\_APB1ENR\_TIM3EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00925}{925}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01162}{1162}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\_APB1ENR\_TIM4EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\_APB1ENR\_TIM4EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00933}{933}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01163}{1163}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\_APB1ENR\_TIM5EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\_APB1ENR\_TIM5EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00941}{941}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01164}{1164}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\_APB1ENR\_TIM6EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\_APB1ENR\_TIM6EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00949}{949}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01165}{1165}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\_APB1ENR\_TIM7EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\_APB1ENR\_TIM7EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00957}{957}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01401}{1401}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\_APB2ENR\_TIM8EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\_APB2ENR\_TIM8EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01214}{1214}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01414}{1414}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\_APB2ENR\_TIM9EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\_APB2ENR\_TIM9EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01297}{1297}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART4\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART4\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_DISABLE}{\_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\_APB1ENR\_UART4EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\_APB1ENR\_UART4EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART5\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART5\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_DISABLE}{\_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01184}{1184}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\_APB1ENR\_UART5EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\_APB1ENR\_UART5EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01060}{1060}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART7\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART7\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_DISABLE}{\_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01190}{1190}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\_APB1ENR\_UART7EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\_APB1ENR\_UART7EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01108}{1108}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART8\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_DISABLE@{\_\_HAL\_RCC\_UART8\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_DISABLE}{\_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01191}{1191}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\_APB1ENR\_UART8EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\_APB1ENR\_UART8EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01116}{1116}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01402}{1402}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01222}{1222}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\_APB1ENR\_USART2EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\_APB1ENR\_USART2EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART3\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART3\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\_APB1ENR\_USART3EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\_APB1ENR\_USART3EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART6\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01403}{1403}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\_APB2ENR\_USART6EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\_APB2ENR\_USART6EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01230}{1230}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00854}{854}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\_AHB2ENR\_OTGFSEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\_AHB2ENR\_OTGFSEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                        \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00843}{843}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00730}{730}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\_AHB1ENR\_OTGHSEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\_AHB1ENR\_OTGHSEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00611}{611}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00731}{731}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\_AHB1ENR\_OTGHSULPIEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\_AHB1ENR\_OTGHSULPIEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00619}{619}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

