Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v Line: 716
