Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 05:21:43 2025
| Host         : daiv running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rv32_wrapper_timing_summary_routed.rpt -pb rv32_wrapper_timing_summary_routed.pb -rpx rv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-16  Warning           Large setup violation                                             12          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (36)
7. checking multiple_clock (3241)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3241)
---------------------------------
 There are 3241 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.157      -42.972                     62                 8777        0.056        0.000                      0                 8777        3.000        0.000                       0                  3247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out1_rv32_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_rv32_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out1_rv32_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_rv32_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_rv32_clk_wiz_0_1       -1.155      -42.847                     62                 6625        0.140        0.000                      0                 6625        9.500        0.000                       0                  3243  
  clkfbout_rv32_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_rv32_clk_wiz_0         -1.157      -42.972                     62                 6625        0.140        0.000                      0                 6625        9.500        0.000                       0                  3243  
  clkfbout_rv32_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_rv32_clk_wiz_0    clk_out1_rv32_clk_wiz_0_1       -1.157      -42.972                     62                 6625        0.056        0.000                      0                 6625  
clk_out1_rv32_clk_wiz_0_1  clk_out1_rv32_clk_wiz_0         -1.157      -42.972                     62                 6625        0.056        0.000                      0                 6625  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_rv32_clk_wiz_0    clk_out1_rv32_clk_wiz_0          8.463        0.000                      0                 2152        1.117        0.000                      0                 2152  
**async_default**          clk_out1_rv32_clk_wiz_0_1  clk_out1_rv32_clk_wiz_0          8.463        0.000                      0                 2152        1.033        0.000                      0                 2152  
**async_default**          clk_out1_rv32_clk_wiz_0    clk_out1_rv32_clk_wiz_0_1        8.463        0.000                      0                 2152        1.033        0.000                      0                 2152  
**async_default**          clk_out1_rv32_clk_wiz_0_1  clk_out1_rv32_clk_wiz_0_1        8.465        0.000                      0                 2152        1.117        0.000                      0                 2152  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out1_rv32_clk_wiz_0                               
(none)                     clk_out1_rv32_clk_wiz_0_1                             
(none)                     clkfbout_rv32_clk_wiz_0                               
(none)                     clkfbout_rv32_clk_wiz_0_1                             
(none)                                                clk_out1_rv32_clk_wiz_0    
(none)                                                clk_out1_rv32_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rv32_clk_wiz_0_1
  To Clock:  clk_out1_rv32_clk_wiz_0_1

Setup :           62  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation      -42.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.040ns  (logic 7.973ns (37.895%)  route 13.067ns (62.105%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.291 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.291    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_6
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.082    19.075    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.137    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -20.291    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.069ns  (logic 7.803ns (37.035%)  route 13.266ns (62.965%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.321 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.321    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[29]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.082    19.074    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.183    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.019ns  (logic 7.952ns (37.833%)  route 13.067ns (62.167%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.270 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.270    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_4
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.082    19.075    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.137    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.061ns  (logic 7.795ns (37.011%)  route 13.266ns (62.989%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.313 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.313    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[31]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.082    19.074    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.183    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -20.313    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 7.878ns (37.613%)  route 13.067ns (62.387%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.196 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.196    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_5
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.082    19.075    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.137    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 7.719ns (36.783%)  route 13.266ns (63.217%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.237 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.237    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[30]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.082    19.074    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.183    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -20.237    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.862ns (37.565%)  route 13.067ns (62.435%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.180 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_7
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.082    19.075    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.137    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.042ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 7.859ns (37.556%)  route 13.067ns (62.444%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.177 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.177    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_6
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.082    19.074    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.062    19.136    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -1.042    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.965ns  (logic 7.699ns (36.722%)  route 13.266ns (63.278%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.217 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.217    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[28]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.082    19.074    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.183    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -20.217    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.952ns  (logic 7.686ns (36.683%)  route 13.266ns (63.317%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.204 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.204    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[25]
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.679    18.658    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/C
                         clock pessimism              0.496    19.154    
                         clock uncertainty           -0.082    19.073    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109    19.182    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]
  -------------------------------------------------------------------
                         required time                         19.182    
                         arrival time                         -20.204    
  -------------------------------------------------------------------
                         slack                                 -1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg_n_0_[11]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120    -0.391    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X19Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/Q
                         net (fo=1, routed)           0.058    -0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2]_3[7]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2_n_0
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.091    -0.420    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.360%)  route 0.103ns (35.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.635    -0.529    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X40Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/Q
                         net (fo=1, routed)           0.103    -0.285    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1]_7[1]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/DM_483[1]
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.911    -0.762    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120    -0.393    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X17Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1[2]
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.917    -0.756    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075    -0.410    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/Q
                         net (fo=1, routed)           0.114    -0.269    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1]_12[26]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121    -0.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.298    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3][0]
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3]_0[0]
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.091    -0.421    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X12Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/Q
                         net (fo=3, routed)           0.064    -0.294    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[4]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.047    -0.463    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.629    -0.535    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X24Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/Q
                         net (fo=3, routed)           0.132    -0.262    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec[16]
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X20Y27         FDCE (Hold_fdce_C_D)         0.066    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.638    -0.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X27Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/Q
                         net (fo=2, routed)           0.112    -0.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/C
                         clock pessimism              0.250    -0.510    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.066    -0.444    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/Q
                         net (fo=3, routed)           0.124    -0.258    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[7]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.076    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_rv32_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y14     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_rv32_clk_wiz_0_1
  To Clock:  clkfbout_rv32_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_rv32_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   rv32_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rv32_clk_wiz_0
  To Clock:  clk_out1_rv32_clk_wiz_0

Setup :           62  Failing Endpoints,  Worst Slack       -1.157ns,  Total Violation      -42.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.040ns  (logic 7.973ns (37.895%)  route 13.067ns (62.105%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.291 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.291    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_6
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.291    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.069ns  (logic 7.803ns (37.035%)  route 13.266ns (62.965%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.321 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.321    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[29]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.019ns  (logic 7.952ns (37.833%)  route 13.067ns (62.167%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.270 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.270    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_4
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.061ns  (logic 7.795ns (37.011%)  route 13.266ns (62.989%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.313 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.313    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[31]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.313    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 7.878ns (37.613%)  route 13.067ns (62.387%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.196 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.196    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_5
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 7.719ns (36.783%)  route 13.266ns (63.217%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.237 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.237    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[30]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.237    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.862ns (37.565%)  route 13.067ns (62.435%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.180 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_7
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 7.859ns (37.556%)  route 13.067ns (62.444%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.177 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.177    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_6
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.062    19.134    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.965ns  (logic 7.699ns (36.722%)  route 13.266ns (63.278%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.217 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.217    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[28]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.217    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.952ns  (logic 7.686ns (36.683%)  route 13.266ns (63.317%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.204 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.204    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[25]
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.679    18.658    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/C
                         clock pessimism              0.496    19.154    
                         clock uncertainty           -0.084    19.071    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109    19.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                         -20.204    
  -------------------------------------------------------------------
                         slack                                 -1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg_n_0_[11]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120    -0.391    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X19Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/Q
                         net (fo=1, routed)           0.058    -0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2]_3[7]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2_n_0
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.091    -0.420    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.360%)  route 0.103ns (35.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.635    -0.529    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X40Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/Q
                         net (fo=1, routed)           0.103    -0.285    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1]_7[1]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/DM_483[1]
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.911    -0.762    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120    -0.393    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X17Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1[2]
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.917    -0.756    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075    -0.410    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/Q
                         net (fo=1, routed)           0.114    -0.269    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1]_12[26]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121    -0.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.298    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3][0]
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3]_0[0]
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.091    -0.421    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X12Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/Q
                         net (fo=3, routed)           0.064    -0.294    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[4]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.047    -0.463    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.629    -0.535    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X24Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/Q
                         net (fo=3, routed)           0.132    -0.262    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec[16]
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X20Y27         FDCE (Hold_fdce_C_D)         0.066    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.638    -0.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X27Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/Q
                         net (fo=2, routed)           0.112    -0.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/C
                         clock pessimism              0.250    -0.510    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.066    -0.444    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/Q
                         net (fo=3, routed)           0.124    -0.258    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[7]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.076    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_rv32_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y14     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1      rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M1/mem0_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y43     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_intr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_raddr_ready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y44     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y45     rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_rv32_clk_wiz_0
  To Clock:  clkfbout_rv32_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_rv32_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   rv32_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rv32_clk_wiz_0
  To Clock:  clk_out1_rv32_clk_wiz_0_1

Setup :           62  Failing Endpoints,  Worst Slack       -1.157ns,  Total Violation      -42.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.040ns  (logic 7.973ns (37.895%)  route 13.067ns (62.105%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.291 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.291    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_6
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.291    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.069ns  (logic 7.803ns (37.035%)  route 13.266ns (62.965%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.321 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.321    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[29]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.019ns  (logic 7.952ns (37.833%)  route 13.067ns (62.167%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.270 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.270    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_4
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.061ns  (logic 7.795ns (37.011%)  route 13.266ns (62.989%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.313 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.313    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[31]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.313    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 7.878ns (37.613%)  route 13.067ns (62.387%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.196 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.196    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_5
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 7.719ns (36.783%)  route 13.266ns (63.217%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.237 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.237    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[30]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.237    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.862ns (37.565%)  route 13.067ns (62.435%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.180 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_7
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 7.859ns (37.556%)  route 13.067ns (62.444%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.177 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.177    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_6
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.062    19.134    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.965ns  (logic 7.699ns (36.722%)  route 13.266ns (63.278%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.217 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.217    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[28]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.217    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.952ns  (logic 7.686ns (36.683%)  route 13.266ns (63.317%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.204 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.204    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[25]
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.679    18.658    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/C
                         clock pessimism              0.496    19.154    
                         clock uncertainty           -0.084    19.071    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109    19.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                         -20.204    
  -------------------------------------------------------------------
                         slack                                 -1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg_n_0_[11]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120    -0.307    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X19Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/Q
                         net (fo=1, routed)           0.058    -0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2]_3[7]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2_n_0
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.091    -0.336    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.360%)  route 0.103ns (35.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.635    -0.529    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X40Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/Q
                         net (fo=1, routed)           0.103    -0.285    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1]_7[1]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/DM_483[1]
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.911    -0.762    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120    -0.309    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X17Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1[2]
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.917    -0.756    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075    -0.326    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/Q
                         net (fo=1, routed)           0.114    -0.269    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1]_12[26]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121    -0.303    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.298    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3][0]
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3]_0[0]
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.084    -0.428    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.091    -0.337    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X12Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/Q
                         net (fo=3, routed)           0.064    -0.294    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[4]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.047    -0.379    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.629    -0.535    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X24Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/Q
                         net (fo=3, routed)           0.132    -0.262    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec[16]
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.084    -0.415    
    SLICE_X20Y27         FDCE (Hold_fdce_C_D)         0.066    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.638    -0.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X27Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/Q
                         net (fo=2, routed)           0.112    -0.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.066    -0.360    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/Q
                         net (fo=3, routed)           0.124    -0.258    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[7]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.076    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_rv32_clk_wiz_0_1
  To Clock:  clk_out1_rv32_clk_wiz_0

Setup :           62  Failing Endpoints,  Worst Slack       -1.157ns,  Total Violation      -42.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.040ns  (logic 7.973ns (37.895%)  route 13.067ns (62.105%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.291 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.291    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_6
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[29]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.291    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.069ns  (logic 7.803ns (37.035%)  route 13.266ns (62.965%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.321 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.321    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[29]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[29]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.321    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.019ns  (logic 7.952ns (37.833%)  route 13.067ns (62.167%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.270 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.270    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_4
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[31]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.061ns  (logic 7.795ns (37.011%)  route 13.266ns (62.989%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.313 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.313    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[31]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.313    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 7.878ns (37.613%)  route 13.067ns (62.387%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.196 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.196    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_5
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[30]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 7.719ns (36.783%)  route 13.266ns (63.217%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.237 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.237    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[30]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[30]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.237    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.929ns  (logic 7.862ns (37.565%)  route 13.067ns (62.435%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.180 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]_i_1_n_7
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.681    18.660    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y35         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]/C
                         clock pessimism              0.496    19.156    
                         clock uncertainty           -0.084    19.073    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.062    19.135    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[28]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 7.859ns (37.556%)  route 13.067ns (62.444%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.341    13.169    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6/O
                         net (fo=66, routed)          0.402    13.695    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycle[0]_i_6_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.819 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_19/O
                         net (fo=1, routed)           0.549    14.368    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_1[1]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.005 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.005    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_9_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.122    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_29_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.239    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_24_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.356    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.473    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_30/O[1]
                         net (fo=1, routed)           0.608    16.404    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B1_1[22]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.306    16.710 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51/O
                         net (fo=1, routed)           0.149    16.859    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_51_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.124    16.983 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34/O
                         net (fo=1, routed)           0.293    17.276    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_34_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    17.400 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14/O
                         net (fo=1, routed)           0.301    17.701    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_14_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.825 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7/O
                         net (fo=2, routed)           0.462    18.287    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_7_n_0
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.124    18.411 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh[0]_i_2/O
                         net (fo=1, routed)           0.336    18.747    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/in
    SLICE_X31Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.273 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[0]_i_1_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.387    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[4]_i_1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.501    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[8]_i_1_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.615    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[12]_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.729 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[16]_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[20]_i_1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.177 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.177    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[24]_i_1_n_6
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X31Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.062    19.134    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mcycleh_reg[25]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.965ns  (logic 7.699ns (36.722%)  route 13.266ns (63.278%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.998 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.998    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.217 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.217    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[28]
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.680    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]/C
                         clock pessimism              0.496    19.155    
                         clock uncertainty           -0.084    19.072    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)        0.109    19.181    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[28]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -20.217    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.952ns  (logic 7.686ns (36.683%)  route 13.266ns (63.317%))
  Logic Levels:           42  (CARRY4=18 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.791    -0.749    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X52Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.293 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[13]/Q
                         net (fo=41, routed)          0.857     0.565    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_ir_reg[31]_0[12]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.124     0.689 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13/O
                         net (fo=1, routed)           0.303     0.992    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_13_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.116 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11/O
                         net (fo=1, routed)           0.762     1.877    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_11_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.001 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10/O
                         net (fo=2, routed)           0.445     2.446    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_10_n_0
    SLICE_X51Y36         LUT2 (Prop_lut2_I1_O)        0.124     2.570 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6/O
                         net (fo=2, routed)           0.738     3.308    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_ld_type[1]_i_6_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8/O
                         net (fo=1, routed)           0.461     3.893    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_8_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.017 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7/O
                         net (fo=1, routed)           0.264     4.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_7_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6/O
                         net (fo=5, routed)           0.475     4.880    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_pending[1]_i_6_n_0
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.004 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12/O
                         net (fo=4, routed)           0.319     5.323    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_byte_pos[1]_i_12_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.447 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_108/O
                         net (fo=32, routed)          1.094     6.541    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/p_1_in8_out
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24/O
                         net (fo=1, routed)           0.000     6.665    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[3]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.215    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[3]_i_16_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.329    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_18_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.443    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[11]_i_10_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.557    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[14]_i_13_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18/O[3]
                         net (fo=1, routed)           0.813     8.683    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[19]_i_18_n_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.989 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12/O
                         net (fo=1, routed)           0.292     9.281    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_12_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6/O
                         net (fo=1, routed)           0.608    10.013    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_6_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[19]_i_1/O
                         net (fo=5, routed)           0.479    10.616    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B80_2[19]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11/O
                         net (fo=1, routed)           0.832    11.573    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_11_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124    11.697 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9/O
                         net (fo=5, routed)           0.453    12.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_mtimecmp_h[31]_i_9_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13/O
                         net (fo=2, routed)           0.431    12.705    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.829 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3/O
                         net (fo=17, routed)          0.611    13.440    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc[31]_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3/O
                         net (fo=34, routed)          0.413    13.976    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[0]_i_3_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.100 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[4]_i_2/O
                         net (fo=1, routed)           0.545    14.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_RV32I_ARCH1_step_B93_0[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.226 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.226    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[8]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[12]_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[16]_i_1_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[20]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.917 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.575    16.492    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_1[21]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.299    16.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14/O
                         net (fo=1, routed)           0.293    17.083    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_14_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13/O
                         net (fo=1, routed)           0.588    17.796    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_13_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    17.920 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10/O
                         net (fo=1, routed)           0.300    18.219    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_10_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.343 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7/O
                         net (fo=1, routed)           0.316    18.659    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_7_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.124    18.783 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6/O
                         net (fo=1, routed)           0.000    18.783    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth[3]_i_6_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.296 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[3]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.413 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.413    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[7]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.530 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.530    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[11]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.647 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.647    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[15]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.764 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[19]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[23]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.204 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.204    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_update_counter_1_B2_5[25]
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.679    18.658    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X30Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]/C
                         clock pessimism              0.496    19.154    
                         clock uncertainty           -0.084    19.071    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109    19.180    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstreth_reg[25]
  -------------------------------------------------------------------
                         required time                         19.180    
                         arrival time                         -20.204    
  -------------------------------------------------------------------
                         slack                                 -1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.296    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg_n_0_[11]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[11]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120    -0.307    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X19Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2][7]/Q
                         net (fo=1, routed)           0.058    -0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf_reg[2]_3[7]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_2_n_0
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X18Y46         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.084    -0.427    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.091    -0.336    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.360%)  route 0.103ns (35.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.635    -0.529    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X40Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1][1]/Q
                         net (fo=1, routed)           0.103    -0.285    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf_reg[1]_7[1]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/DM_483[1]
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.911    -0.762    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120    -0.309    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X17Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_bit_count_m1[2]
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.917    -0.756    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075    -0.326    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_bit_count_m1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1][26]/Q
                         net (fo=1, routed)           0.114    -0.269    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_7seg_reg[1]_12[26]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6[2]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y40         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121    -0.303    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_update_refresh_B2_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_dout_led_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.298    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3][0]
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[3]_0[0]
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.915    -0.758    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.084    -0.428    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.091    -0.337    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X12Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[5]/Q
                         net (fo=3, routed)           0.064    -0.294    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[4]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.047    -0.379    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.629    -0.535    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X24Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec_reg[16]/Q
                         net (fo=3, routed)           0.132    -0.262    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_mtvec[16]
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X20Y27         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.084    -0.415    
    SLICE_X20Y27         FDCE (Hold_fdce_C_D)         0.066    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[16]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.638    -0.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X27Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode_reg/Q
                         net (fo=2, routed)           0.112    -0.273    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_mode
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y41         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.084    -0.426    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.066    -0.360    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_DFB_G__this_digit_mode_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_rv32_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_baud_period_m1_reg[8]/Q
                         net (fo=3, routed)           0.124    -0.258    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/p_0_in[7]
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.916    -0.757    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X13Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.076    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/_p1_DFB_G__this_uart_baud_period_m1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_rv32_clk_wiz_0
  To Clock:  clk_out1_rv32_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 0.666ns (6.196%)  route 10.082ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.318    10.003    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y33         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.670    18.649    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/C
                         clock pessimism              0.568    19.217    
                         clock uncertainty           -0.084    19.134    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.609    18.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.666ns (6.162%)  route 10.142ns (93.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.378    10.062    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X58Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.664    18.643    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X58Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/C
                         clock pessimism              0.568    19.211    
                         clock uncertainty           -0.084    19.128    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.523    18.605    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 0.666ns (6.214%)  route 10.052ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.287     9.972    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y25         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.660    18.639    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y25         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X64Y25         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 0.666ns (6.309%)  route 9.891ns (93.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.126     9.811    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y36         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.672    18.651    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y36         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.084    19.136    
    SLICE_X64Y36         FDCE (Recov_fdce_C_CLR)     -0.609    18.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.666ns (6.364%)  route 9.799ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.034     9.719    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X65Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.667    18.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X65Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/C
                         clock pessimism              0.568    19.214    
                         clock uncertainty           -0.084    19.131    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.609    18.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.666ns (6.530%)  route 9.534ns (93.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        7.769     9.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X9Y120         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.497    18.476    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X9Y120         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/C
                         clock pessimism              0.480    18.957    
                         clock uncertainty           -0.084    18.873    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609    18.264    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  8.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.207ns (16.959%)  route 1.014ns (83.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.317     0.684    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X51Y16         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X51Y16         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.207ns (16.414%)  route 1.054ns (83.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.358     0.724    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X43Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X43Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.207ns (15.580%)  route 1.122ns (84.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.425     0.792    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X33Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X33Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.428    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.434    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.434    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.207ns (15.206%)  route 1.154ns (84.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.458     0.825    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X41Y26         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.895    -0.778    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X41Y26         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.158    -0.436    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_rv32_clk_wiz_0_1
  To Clock:  clk_out1_rv32_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 0.666ns (6.196%)  route 10.082ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.318    10.003    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y33         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.670    18.649    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/C
                         clock pessimism              0.568    19.217    
                         clock uncertainty           -0.084    19.134    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.609    18.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.666ns (6.162%)  route 10.142ns (93.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.378    10.062    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X58Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.664    18.643    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X58Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/C
                         clock pessimism              0.568    19.211    
                         clock uncertainty           -0.084    19.128    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.523    18.605    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 0.666ns (6.214%)  route 10.052ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.287     9.972    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y25         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.660    18.639    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y25         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X64Y25         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 0.666ns (6.309%)  route 9.891ns (93.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.126     9.811    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y36         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.672    18.651    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y36         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.084    19.136    
    SLICE_X64Y36         FDCE (Recov_fdce_C_CLR)     -0.609    18.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.666ns (6.364%)  route 9.799ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.034     9.719    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X65Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.667    18.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X65Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/C
                         clock pessimism              0.568    19.214    
                         clock uncertainty           -0.084    19.131    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.609    18.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.666ns (6.530%)  route 9.534ns (93.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        7.769     9.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X9Y120         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.497    18.476    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X9Y120         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/C
                         clock pessimism              0.480    18.957    
                         clock uncertainty           -0.084    18.873    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609    18.264    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  8.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.207ns (16.959%)  route 1.014ns (83.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.317     0.684    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X51Y16         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X51Y16         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X51Y16         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.207ns (16.414%)  route 1.054ns (83.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.358     0.724    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X43Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X43Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.207ns (15.580%)  route 1.122ns (84.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.425     0.792    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X33Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X33Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.084    -0.186    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.344    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.084    -0.192    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.350    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.084    -0.192    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.350    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.207ns (15.206%)  route 1.154ns (84.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.458     0.825    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X41Y26         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.895    -0.778    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X41Y26         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.084    -0.194    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.158    -0.352    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_rv32_clk_wiz_0
  To Clock:  clk_out1_rv32_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.084    19.129    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.520    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 0.666ns (6.196%)  route 10.082ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.318    10.003    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y33         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.670    18.649    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/C
                         clock pessimism              0.568    19.217    
                         clock uncertainty           -0.084    19.134    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.609    18.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.666ns (6.162%)  route 10.142ns (93.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.378    10.062    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X58Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.664    18.643    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X58Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/C
                         clock pessimism              0.568    19.211    
                         clock uncertainty           -0.084    19.128    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.523    18.605    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 0.666ns (6.214%)  route 10.052ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.287     9.972    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y25         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.660    18.639    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y25         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X64Y25         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 0.666ns (6.309%)  route 9.891ns (93.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.126     9.811    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y36         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.672    18.651    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y36         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.084    19.136    
    SLICE_X64Y36         FDCE (Recov_fdce_C_CLR)     -0.609    18.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.084    19.135    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.526    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.666ns (6.364%)  route 9.799ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.034     9.719    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X65Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.667    18.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X65Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/C
                         clock pessimism              0.568    19.214    
                         clock uncertainty           -0.084    19.131    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.609    18.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.666ns (6.530%)  route 9.534ns (93.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        7.769     9.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X9Y120         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.497    18.476    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X9Y120         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/C
                         clock pessimism              0.480    18.957    
                         clock uncertainty           -0.084    18.873    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609    18.264    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  8.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.207ns (16.959%)  route 1.014ns (83.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.317     0.684    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X51Y16         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X51Y16         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X51Y16         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.207ns (16.414%)  route 1.054ns (83.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.358     0.724    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X43Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X43Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.207ns (15.580%)  route 1.122ns (84.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.425     0.792    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X33Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X33Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.084    -0.186    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.344    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.084    -0.192    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.350    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.084    -0.192    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.350    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.349    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.207ns (15.206%)  route 1.154ns (84.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.458     0.825    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X41Y26         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.895    -0.778    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X41Y26         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.084    -0.194    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.158    -0.352    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/C
                         clock pessimism              0.501    -0.273    
                         clock uncertainty            0.084    -0.189    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.347    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_rv32_clk_wiz_0_1
  To Clock:  clk_out1_rv32_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.082    19.131    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[19]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.666ns (6.165%)  route 10.136ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.372    10.057    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.665    18.644    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]/C
                         clock pessimism              0.568    19.212    
                         clock uncertainty           -0.082    19.131    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.609    18.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[24]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 0.666ns (6.196%)  route 10.082ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.318    10.003    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y33         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.670    18.649    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y33         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]/C
                         clock pessimism              0.568    19.217    
                         clock uncertainty           -0.082    19.136    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.609    18.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[27]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.666ns (6.162%)  route 10.142ns (93.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.378    10.062    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X58Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.664    18.643    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X58Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]/C
                         clock pessimism              0.568    19.211    
                         clock uncertainty           -0.082    19.130    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.523    18.607    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[17]
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 0.666ns (6.214%)  route 10.052ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.287     9.972    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y25         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.660    18.639    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y25         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.082    19.126    
    SLICE_X64Y25         FDCE (Recov_fdce_C_CLR)     -0.609    18.517    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[22]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 0.666ns (6.309%)  route 9.891ns (93.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.126     9.811    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X64Y36         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.672    18.651    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X64Y36         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.082    19.138    
    SLICE_X64Y36         FDCE (Recov_fdce_C_CLR)     -0.609    18.529    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[23]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.082    19.137    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.528    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[26]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 0.666ns (6.360%)  route 9.805ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.040     9.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X61Y38         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.671    18.650    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X61Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.082    19.137    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.609    18.528    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[31]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.666ns (6.364%)  route 9.799ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        8.034     9.719    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X65Y31         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.667    18.646    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X65Y31         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]/C
                         clock pessimism              0.568    19.214    
                         clock uncertainty           -0.082    19.133    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.609    18.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[20]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@20.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.666ns (6.530%)  route 9.534ns (93.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.794    -0.746    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.228 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          1.764     1.537    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.148     1.685 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        7.769     9.454    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X9Y120         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.497    18.476    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X9Y120         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]/C
                         clock pessimism              0.480    18.957    
                         clock uncertainty           -0.082    18.875    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609    18.266    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p2_DFB_G__this_mem_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.266    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.207ns (16.959%)  route 1.014ns (83.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.317     0.684    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X51Y16         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X51Y16         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.207ns (16.414%)  route 1.054ns (83.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.358     0.724    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X43Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X43Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.207ns (15.580%)  route 1.122ns (84.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.425     0.792    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X33Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.903    -0.770    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X33Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.428    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_DFB_G__this_csr_mtvec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.434    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.207ns (15.645%)  route 1.116ns (84.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.420     0.786    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X44Y28         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.897    -0.776    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X44Y28         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.158    -0.434    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.207ns (15.317%)  route 1.144ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.448     0.815    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X36Y22         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.898    -0.775    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X36Y22         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.158    -0.433    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.207ns (15.206%)  route 1.154ns (84.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.458     0.825    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X41Y26         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.895    -0.778    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X41Y26         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.158    -0.436    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_rv32_clk_wiz_0_1 rise@0.000ns - clk_out1_rv32_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.207ns (15.136%)  route 1.161ns (84.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.627    -0.537    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/Q
                         net (fo=32, routed)          0.696     0.324    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.043     0.367 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_digit[7]_inv_i_2/O
                         net (fo=2152, routed)        0.464     0.831    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0
    SLICE_X45Y18         FDCE                                         f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.900    -0.773    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/clk
    SLICE_X45Y18         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.158    -0.431    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/_p1_AD_21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.262    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_rv32_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_0_rts
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 4.254ns (37.454%)  route 7.103ns (62.546%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.820    -0.720    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X16Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.419    -0.301 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/Q
                         net (fo=15, routed)          1.473     1.172    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.299     1.471 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_rts_INST_0/O
                         net (fo=1, routed)           5.631     7.102    G_io_uart_0_rts_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.536    10.637 r  G_io_uart_0_rts_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    G_io_uart_0_rts
    D3                                                                r  G_io_uart_0_rts (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.135ns (38.441%)  route 6.622ns (61.559%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.819    -0.721    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/Q
                         net (fo=2, routed)           1.982     1.718    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_3
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124     1.842 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_tx_INST_0/O
                         net (fo=1, routed)           4.640     6.482    G_io_uart_0_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.037 r  G_io_uart_0_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.037    G_io_uart_0_tx
    D4                                                                r  G_io_uart_0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_1_rts
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 4.484ns (41.718%)  route 6.264ns (58.282%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.642    -0.898    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X31Y51         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.479 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/Q
                         net (fo=15, routed)          1.148     0.669    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg_0
    SLICE_X33Y50         LUT1 (Prop_lut1_I0_O)        0.327     0.996 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G_io_uart_1_rts_INST_0/O
                         net (fo=1, routed)           5.116     6.112    G_io_uart_1_rts_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.738     9.850 r  G_io_uart_1_rts_OBUF_inst/O
                         net (fo=0)                   0.000     9.850    G_io_uart_1_rts
    G3                                                                r  G_io_uart_1_rts (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_1_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.172ns (41.220%)  route 5.950ns (58.780%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.640    -0.900    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y51         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.382 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/Q
                         net (fo=2, routed)           0.842     0.460    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     0.584 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G_io_uart_1_tx_INST_0/O
                         net (fo=1, routed)           5.108     5.692    G_io_uart_1_tx_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.530     9.223 r  G_io_uart_1_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.223    G_io_uart_1_tx
    H1                                                                r  G_io_uart_1_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.036ns (41.121%)  route 5.778ns (58.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/Q
                         net (fo=1, routed)           5.778     5.572    G_io_gpio_seg7_an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.089 r  G_io_gpio_seg7_an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.089    G_io_gpio_seg7_an[6]
    K2                                                                r  G_io_gpio_seg7_an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.201ns (47.747%)  route 4.598ns (52.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/Q
                         net (fo=1, routed)           4.598     4.351    G_io_gpio_seg7_an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.723     8.074 r  G_io_gpio_seg7_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.074    G_io_gpio_seg7_an[3]
    J14                                                               r  G_io_gpio_seg7_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.188ns (47.631%)  route 4.604ns (52.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/Q
                         net (fo=1, routed)           4.604     4.360    G_io_gpio_seg7_dout_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.710     8.069 r  G_io_gpio_seg7_dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.069    G_io_gpio_seg7_dout[7]
    H15                                                               r  G_io_gpio_seg7_dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.129ns (49.636%)  route 4.190ns (50.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/Q
                         net (fo=1, routed)           4.190     3.886    G_io_gpio_led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     7.596 r  G_io_gpio_led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.596    G_io_gpio_led_out[1]
    K15                                                               r  G_io_gpio_led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.054ns (49.081%)  route 4.205ns (50.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/Q
                         net (fo=1, routed)           4.205     3.999    G_io_gpio_seg7_an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.534 r  G_io_gpio_seg7_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.534    G_io_gpio_seg7_an[1]
    J18                                                               r  G_io_gpio_seg7_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.976ns (49.407%)  route 4.072ns (50.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/Q
                         net (fo=1, routed)           4.072     3.805    G_io_gpio_led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.326 r  G_io_gpio_led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.326    G_io_gpio_led_out[0]
    H17                                                               r  G_io_gpio_led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.397ns (67.933%)  route 0.659ns (32.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/Q
                         net (fo=1, routed)           0.659     0.277    G_io_gpio_seg7_dout_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.533 r  G_io_gpio_seg7_dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.533    G_io_gpio_seg7_dout[1]
    R10                                                               r  G_io_gpio_seg7_dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.417ns (68.828%)  route 0.642ns (31.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.642    -0.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/Q
                         net (fo=1, routed)           0.642     0.284    G_io_gpio_led_out_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.537 r  G_io_gpio_led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.537    G_io_gpio_led_out[10]
    U14                                                               r  G_io_gpio_led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.441ns (68.502%)  route 0.663ns (31.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/Q
                         net (fo=1, routed)           0.663     0.303    G_io_gpio_seg7_dout_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.581 r  G_io_gpio_seg7_dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    G_io_gpio_seg7_dout[0]
    T10                                                               r  G_io_gpio_seg7_dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.396ns (65.495%)  route 0.735ns (34.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/Q
                         net (fo=1, routed)           0.735     0.352    G_io_gpio_led_out_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.606 r  G_io_gpio_led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.606    G_io_gpio_led_out[13]
    V14                                                               r  G_io_gpio_led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.393ns (64.999%)  route 0.750ns (35.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/Q
                         net (fo=1, routed)           0.750     0.369    G_io_gpio_led_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.621 r  G_io_gpio_led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.621    G_io_gpio_led_out[5]
    V17                                                               r  G_io_gpio_led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.438ns (64.687%)  route 0.785ns (35.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/Q
                         net (fo=1, routed)           0.785     0.390    G_io_gpio_led_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.310     1.700 r  G_io_gpio_led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.700    G_io_gpio_led_out[6]
    U17                                                               r  G_io_gpio_led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.453ns (64.925%)  route 0.785ns (35.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/Q
                         net (fo=1, routed)           0.785     0.388    G_io_gpio_led_out_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.325     1.713 r  G_io_gpio_led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.713    G_io_gpio_led_out[14]
    V12                                                               r  G_io_gpio_led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.397ns (62.385%)  route 0.842ns (37.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X19Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/Q
                         net (fo=1, routed)           0.842     0.460    G_io_gpio_led_out_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.715 r  G_io_gpio_led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.715    G_io_gpio_led_out[7]
    U16                                                               r  G_io_gpio_led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.477ns (65.461%)  route 0.779ns (34.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.637    -0.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/Q
                         net (fo=1, routed)           0.779     0.401    G_io_gpio_seg7_an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.329     1.729 r  G_io_gpio_seg7_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.729    G_io_gpio_seg7_an[2]
    T9                                                                r  G_io_gpio_seg7_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.455ns (63.766%)  route 0.827ns (36.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.637    -0.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/Q
                         net (fo=1, routed)           0.827     0.448    G_io_gpio_seg7_an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.307     1.755 r  G_io_gpio_seg7_an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.755    G_io_gpio_seg7_an[7]
    U13                                                               r  G_io_gpio_seg7_an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_rv32_clk_wiz_0_1
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_0_rts
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 4.254ns (37.454%)  route 7.103ns (62.546%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.820    -0.720    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X16Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.419    -0.301 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated_reg/Q
                         net (fo=15, routed)          1.473     1.172    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_activated
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.299     1.471 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_rts_INST_0/O
                         net (fo=1, routed)           5.631     7.102    G_io_uart_0_rts_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.536    10.637 r  G_io_uart_0_rts_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    G_io_uart_0_rts
    D3                                                                r  G_io_uart_0_rts (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_0_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.135ns (38.441%)  route 6.622ns (61.559%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.819    -0.721    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_reg/Q
                         net (fo=2, routed)           1.982     1.718    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_n_3
    SLICE_X62Y54         LUT1 (Prop_lut1_I0_O)        0.124     1.842 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_tx_INST_0/O
                         net (fo=1, routed)           4.640     6.482    G_io_uart_0_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.037 r  G_io_uart_0_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.037    G_io_uart_0_tx
    D4                                                                r  G_io_uart_0_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_1_rts
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 4.484ns (41.718%)  route 6.264ns (58.282%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.642    -0.898    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X31Y51         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.479 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg/Q
                         net (fo=15, routed)          1.148     0.669    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_activated_reg_0
    SLICE_X33Y50         LUT1 (Prop_lut1_I0_O)        0.327     0.996 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G_io_uart_1_rts_INST_0/O
                         net (fo=1, routed)           5.116     6.112    G_io_uart_1_rts_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.738     9.850 r  G_io_uart_1_rts_OBUF_inst/O
                         net (fo=0)                   0.000     9.850    G_io_uart_1_rts
    G3                                                                r  G_io_uart_1_rts (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_uart_1_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.172ns (41.220%)  route 5.950ns (58.780%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.640    -0.900    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/clk
    SLICE_X38Y51         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.382 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n_reg/Q
                         net (fo=2, routed)           0.842     0.460    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_n
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     0.584 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G_io_uart_1_tx_INST_0/O
                         net (fo=1, routed)           5.108     5.692    G_io_uart_1_tx_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.530     9.223 r  G_io_uart_1_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.223    G_io_uart_1_tx
    H1                                                                r  G_io_uart_1_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.036ns (41.121%)  route 5.778ns (58.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[6]_inv/Q
                         net (fo=1, routed)           5.778     5.572    G_io_gpio_seg7_an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.089 r  G_io_gpio_seg7_an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.089    G_io_gpio_seg7_an[6]
    K2                                                                r  G_io_gpio_seg7_an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.201ns (47.747%)  route 4.598ns (52.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[3]_inv/Q
                         net (fo=1, routed)           4.598     4.351    G_io_gpio_seg7_an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.723     8.074 r  G_io_gpio_seg7_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.074    G_io_gpio_seg7_an[3]
    J14                                                               r  G_io_gpio_seg7_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.188ns (47.631%)  route 4.604ns (52.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/Q
                         net (fo=1, routed)           4.604     4.360    G_io_gpio_seg7_dout_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.710     8.069 r  G_io_gpio_seg7_dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.069    G_io_gpio_seg7_dout[7]
    H15                                                               r  G_io_gpio_seg7_dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.129ns (49.636%)  route 4.190ns (50.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[1]/Q
                         net (fo=1, routed)           4.190     3.886    G_io_gpio_led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     7.596 r  G_io_gpio_led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.596    G_io_gpio_led_out[1]
    K15                                                               r  G_io_gpio_led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.054ns (49.081%)  route 4.205ns (50.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.815    -0.725    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.207 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[1]_inv/Q
                         net (fo=1, routed)           4.205     3.999    G_io_gpio_seg7_an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.534 r  G_io_gpio_seg7_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.534    G_io_gpio_seg7_an[1]
    J18                                                               r  G_io_gpio_seg7_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.976ns (49.407%)  route 4.072ns (50.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.817    -0.723    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X21Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[0]/Q
                         net (fo=1, routed)           4.072     3.805    G_io_gpio_led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.326 r  G_io_gpio_led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.326    G_io_gpio_led_out[0]
    H17                                                               r  G_io_gpio_led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.397ns (67.933%)  route 0.659ns (32.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/Q
                         net (fo=1, routed)           0.659     0.277    G_io_gpio_seg7_dout_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.533 r  G_io_gpio_seg7_dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.533    G_io_gpio_seg7_dout[1]
    R10                                                               r  G_io_gpio_seg7_dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.417ns (68.828%)  route 0.642ns (31.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.642    -0.522    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[10]/Q
                         net (fo=1, routed)           0.642     0.284    G_io_gpio_led_out_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.537 r  G_io_gpio_led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.537    G_io_gpio_led_out[10]
    U14                                                               r  G_io_gpio_led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.441ns (68.502%)  route 0.663ns (31.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/Q
                         net (fo=1, routed)           0.663     0.303    G_io_gpio_seg7_dout_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.581 r  G_io_gpio_seg7_dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    G_io_gpio_seg7_dout[0]
    T10                                                               r  G_io_gpio_seg7_dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.396ns (65.495%)  route 0.735ns (34.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[13]/Q
                         net (fo=1, routed)           0.735     0.352    G_io_gpio_led_out_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.606 r  G_io_gpio_led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.606    G_io_gpio_led_out[13]
    V14                                                               r  G_io_gpio_led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.393ns (64.999%)  route 0.750ns (35.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[5]/Q
                         net (fo=1, routed)           0.750     0.369    G_io_gpio_led_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.621 r  G_io_gpio_led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.621    G_io_gpio_led_out[5]
    V17                                                               r  G_io_gpio_led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.438ns (64.687%)  route 0.785ns (35.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.641    -0.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y49         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[6]/Q
                         net (fo=1, routed)           0.785     0.390    G_io_gpio_led_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.310     1.700 r  G_io_gpio_led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.700    G_io_gpio_led_out[6]
    U17                                                               r  G_io_gpio_led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.453ns (64.925%)  route 0.785ns (35.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.639    -0.525    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X16Y42         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[14]/Q
                         net (fo=1, routed)           0.785     0.388    G_io_gpio_led_out_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.325     1.713 r  G_io_gpio_led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.713    G_io_gpio_led_out[14]
    V12                                                               r  G_io_gpio_led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.397ns (62.385%)  route 0.842ns (37.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.640    -0.524    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X19Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_I_GPIO_AXI4L_step_B05_2_reg[7]/Q
                         net (fo=1, routed)           0.842     0.460    G_io_gpio_led_out_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.715 r  G_io_gpio_led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.715    G_io_gpio_led_out[7]
    U16                                                               r  G_io_gpio_led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.477ns (65.461%)  route 0.779ns (34.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.637    -0.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[2]_inv/Q
                         net (fo=1, routed)           0.779     0.401    G_io_gpio_seg7_an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.329     1.729 r  G_io_gpio_seg7_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.729    G_io_gpio_seg7_an[2]
    T9                                                                r  G_io_gpio_seg7_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_io_gpio_seg7_an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.455ns (63.766%)  route 0.827ns (36.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.637    -0.527    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y36         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDPE (Prop_fdpe_C_Q)         0.148    -0.379 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_an_reg[7]_inv/Q
                         net (fo=1, routed)           0.827     0.448    G_io_gpio_seg7_an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.307     1.755 r  G_io_gpio_seg7_an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.755    G_io_gpio_seg7_an[7]
    U13                                                               r  G_io_gpio_seg7_an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_rv32_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rv32_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rv32_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    rv32_i/clk_wiz/inst/clkfbout_rv32_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  rv32_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    rv32_i/clk_wiz/inst/clkfbout_buf_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rv32_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clkfbout_rv32_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    rv32_i/clk_wiz/inst/clkfbout_buf_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_rv32_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rv32_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rv32_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    rv32_i/clk_wiz/inst/clkfbout_rv32_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  rv32_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    rv32_i/clk_wiz/inst/clkfbout_buf_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_rv32_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clkfbout_rv32_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    rv32_i/clk_wiz/inst/clkfbout_buf_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_rv32_clk_wiz_0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rv32_i/reset_gen_0/inst/rst_n_locked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.631ns (18.347%)  route 7.259ns (81.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           6.730     8.237    rv32_i/reset_gen_0/inst/rst_n
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.124     8.361 f  rv32_i/reset_gen_0/inst/rst_n_locked_i_1/O
                         net (fo=1, routed)           0.529     8.890    rv32_i/reset_gen_0/inst/rst_n_locked_i_1_n_0
    SLICE_X62Y18         FDCE                                         f  rv32_i/reset_gen_0/inst/rst_n_locked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.666    -1.355    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 2.220ns (28.496%)  route 5.571ns (71.504%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.643     6.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I4_O)        0.326     6.849 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_6/O
                         net (fo=1, routed)           0.818     7.667    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.791    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[6]
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.337ns  (logic 2.220ns (30.258%)  route 5.117ns (69.742%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.337     6.218    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.326     6.544 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[5]_inv_i_2/O
                         net (fo=1, routed)           0.670     7.213    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[5]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.337 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.337    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[5]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.326ns  (logic 2.220ns (30.306%)  route 5.105ns (69.694%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.334     6.214    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.540 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[2]_inv_i_2/O
                         net (fo=1, routed)           0.661     7.202    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.326 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.326    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[2]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 2.220ns (30.472%)  route 5.066ns (69.528%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.484     6.364    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.326     6.690 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[0]_inv_i_2/O
                         net (fo=1, routed)           0.472     7.162    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.286 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.286    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[0]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.222ns  (logic 2.220ns (30.740%)  route 5.002ns (69.260%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.489     6.369    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.326     6.695 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[1]_inv_i_2/O
                         net (fo=1, routed)           0.403     7.098    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[1]
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.222 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.222    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[1]
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 2.220ns (31.775%)  route 4.767ns (68.225%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           0.673     5.553    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.326     5.879 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_2/O
                         net (fo=1, routed)           0.984     6.863    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.987    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[3]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.689    -1.332    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 2.220ns (32.681%)  route 4.573ns (67.319%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           0.668     5.548    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I4_O)        0.326     5.874 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_2/O
                         net (fo=1, routed)           0.795     6.669    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[4]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.793 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.793    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[4]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.689    -1.332    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/C

Slack:                    inf
  Source:                 G_io_uart_0_cts
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.480ns  (logic 1.465ns (22.606%)  route 5.015ns (77.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  G_io_uart_0_cts (IN)
                         net (fo=0)                   0.000     0.000    G_io_uart_0_cts
    E5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  G_io_uart_0_cts_IBUF_inst/O
                         net (fo=1, routed)           5.015     6.480    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_cts
    SLICE_X30Y47         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.687    -1.334    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X30Y47         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/C

Slack:                    inf
  Source:                 G_io_uart_0_rx
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.614ns (25.719%)  route 4.661ns (74.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  G_io_uart_0_rx (IN)
                         net (fo=0)                   0.000     0.000    G_io_uart_0_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  G_io_uart_0_rx_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_rx
    SLICE_X21Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_i_1/O
                         net (fo=1, routed)           0.000     6.274    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/I_set_pin_B1_03
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.690    -1.331    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G_io_gpio_sw_in[11]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.270ns (25.370%)  route 0.793ns (74.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  G_io_gpio_sw_in[11] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  G_io_gpio_sw_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.793     1.063    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[11]
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[13]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.291ns (23.418%)  route 0.951ns (76.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  G_io_gpio_sw_in[13] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  G_io_gpio_sw_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.951     1.242    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[13]
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[15]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.292ns (22.009%)  route 1.033ns (77.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  G_io_gpio_sw_in[15] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  G_io_gpio_sw_in_IBUF[15]_inst/O
                         net (fo=1, routed)           1.033     1.325    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[15]
    SLICE_X24Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.913    -0.760    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[14]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.277ns (20.471%)  route 1.078ns (79.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  G_io_gpio_sw_in[14] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  G_io_gpio_sw_in_IBUF[14]_inst/O
                         net (fo=1, routed)           1.078     1.355    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[14]
    SLICE_X25Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.909    -0.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X25Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.262ns (19.228%)  route 1.100ns (80.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           1.100     1.362    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X32Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X32Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[4]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.260ns (17.991%)  route 1.186ns (82.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  G_io_gpio_sw_in[4] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  G_io_gpio_sw_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.186     1.447    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[4]
    SLICE_X30Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X30Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.417ns (27.960%)  route 1.074ns (72.040%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.937     1.199    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.048     1.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_4/O
                         net (fo=7, routed)           0.137     1.384    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CE_022__0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.107     1.491 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.491    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[4]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.417ns (27.922%)  route 1.076ns (72.078%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.937     1.199    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.048     1.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_4/O
                         net (fo=7, routed)           0.139     1.386    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CE_022__0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.107     1.493 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.493    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[3]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[3]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.245ns (16.364%)  route 1.252ns (83.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  G_io_gpio_sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  G_io_gpio_sw_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.252     1.497    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[3]
    SLICE_X30Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X30Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.311ns (20.716%)  route 1.190ns (79.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.938     1.200    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.049     1.249 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[7]_inv_i_1/O
                         net (fo=1, routed)           0.251     1.500    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[7]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_rv32_clk_wiz_0_1

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rv32_i/reset_gen_0/inst/rst_n_locked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.631ns (18.347%)  route 7.259ns (81.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           6.730     8.237    rv32_i/reset_gen_0/inst/rst_n
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.124     8.361 f  rv32_i/reset_gen_0/inst/rst_n_locked_i_1/O
                         net (fo=1, routed)           0.529     8.890    rv32_i/reset_gen_0/inst/rst_n_locked_i_1_n_0
    SLICE_X62Y18         FDCE                                         f  rv32_i/reset_gen_0/inst/rst_n_locked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.666    -1.355    rv32_i/reset_gen_0/inst/clk
    SLICE_X62Y18         FDCE                                         r  rv32_i/reset_gen_0/inst/rst_n_locked_reg/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 2.220ns (28.496%)  route 5.571ns (71.504%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.643     6.523    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I4_O)        0.326     6.849 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_6/O
                         net (fo=1, routed)           0.818     7.667    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[6]
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.791    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[6]
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[6]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.337ns  (logic 2.220ns (30.258%)  route 5.117ns (69.742%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.337     6.218    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.326     6.544 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[5]_inv_i_2/O
                         net (fo=1, routed)           0.670     7.213    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[5]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.337 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.337    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[5]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[5]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.326ns  (logic 2.220ns (30.306%)  route 5.105ns (69.694%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.334     6.214    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.540 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[2]_inv_i_2/O
                         net (fo=1, routed)           0.661     7.202    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.326 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.326    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[2]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[2]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 2.220ns (30.472%)  route 5.066ns (69.528%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.484     6.364    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.326     6.690 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[0]_inv_i_2/O
                         net (fo=1, routed)           0.472     7.162    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.286 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.286    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[0]
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X14Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[0]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.222ns  (logic 2.220ns (30.740%)  route 5.002ns (69.260%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           1.489     6.369    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.326     6.695 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[1]_inv_i_2/O
                         net (fo=1, routed)           0.403     7.098    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[1]
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.222 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.222    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[1]
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.691    -1.330    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X15Y42         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[1]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 2.220ns (31.775%)  route 4.767ns (68.225%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           0.673     5.553    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.326     5.879 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_2/O
                         net (fo=1, routed)           0.984     6.863    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.987    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[3]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.689    -1.332    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 2.220ns (32.681%)  route 4.573ns (67.319%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           2.135     3.629    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.753 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11/O
                         net (fo=10, routed)          0.975     4.729    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_11_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.152     4.881 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13/O
                         net (fo=7, routed)           0.668     5.548    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_13_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I4_O)        0.326     5.874 f  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_2/O
                         net (fo=1, routed)           0.795     6.669    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_WIRE_ARRAY_7_15__39[4]
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.793 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.793    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[4]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.689    -1.332    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/C

Slack:                    inf
  Source:                 G_io_uart_0_cts
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.480ns  (logic 1.465ns (22.606%)  route 5.015ns (77.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  G_io_uart_0_cts (IN)
                         net (fo=0)                   0.000     0.000    G_io_uart_0_cts
    E5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  G_io_uart_0_cts_IBUF_inst/O
                         net (fo=1, routed)           5.015     6.480    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_cts
    SLICE_X30Y47         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.687    -1.334    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X30Y47         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_cts_reg/C

Slack:                    inf
  Source:                 G_io_uart_0_rx
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.614ns (25.719%)  route 4.661ns (74.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  G_io_uart_0_rx (IN)
                         net (fo=0)                   0.000     0.000    G_io_uart_0_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  G_io_uart_0_rx_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.150    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G_io_uart_0_rx
    SLICE_X21Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_i_1/O
                         net (fo=1, routed)           0.000     6.274    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/I_set_pin_B1_03
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        1.690    -1.331    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/clk
    SLICE_X21Y48         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_bit_d_n_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G_io_gpio_sw_in[11]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.270ns (25.370%)  route 0.793ns (74.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  G_io_gpio_sw_in[11] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  G_io_gpio_sw_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.793     1.063    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[11]
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[11]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[13]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.291ns (23.418%)  route 0.951ns (76.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  G_io_gpio_sw_in[13] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  G_io_gpio_sw_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.951     1.242    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[13]
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X20Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[13]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[15]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.292ns (22.009%)  route 1.033ns (77.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  G_io_gpio_sw_in[15] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  G_io_gpio_sw_in_IBUF[15]_inst/O
                         net (fo=1, routed)           1.033     1.325    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[15]
    SLICE_X24Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.913    -0.760    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X24Y38         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[15]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[14]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.277ns (20.471%)  route 1.078ns (79.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  G_io_gpio_sw_in[14] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  G_io_gpio_sw_in_IBUF[14]_inst/O
                         net (fo=1, routed)           1.078     1.355    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[14]
    SLICE_X25Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.909    -0.764    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X25Y34         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[14]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.262ns (19.228%)  route 1.100ns (80.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           1.100     1.362    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X32Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X32Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[6]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[4]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.260ns (17.991%)  route 1.186ns (82.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  G_io_gpio_sw_in[4] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  G_io_gpio_sw_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.186     1.447    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[4]
    SLICE_X30Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X30Y45         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[4]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.417ns (27.960%)  route 1.074ns (72.040%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.937     1.199    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.048     1.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_4/O
                         net (fo=7, routed)           0.137     1.384    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CE_022__0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.107     1.491 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.491    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[4]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[4]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.417ns (27.922%)  route 1.076ns (72.078%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.937     1.199    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT3 (Prop_lut3_I2_O)        0.048     1.247 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[6]_inv_i_4/O
                         net (fo=7, routed)           0.139     1.386    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CE_022__0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.107     1.493 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.493    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[3]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[3]_inv/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[3]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.245ns (16.364%)  route 1.252ns (83.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  G_io_gpio_sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  G_io_gpio_sw_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.252     1.497    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[3]
    SLICE_X30Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.912    -0.761    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X30Y44         FDCE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_din_reg[3]/C

Slack:                    inf
  Source:                 G_io_gpio_sw_in[6]
                            (input port)
  Destination:            rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_rv32_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.311ns (20.716%)  route 1.190ns (79.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  G_io_gpio_sw_in[6] (IN)
                         net (fo=0)                   0.000     0.000    G_io_gpio_sw_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  G_io_gpio_sw_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.938     1.200    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G_io_gpio_sw_in[6]
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.049     1.249 r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit[7]_inv_i_1/O
                         net (fo=1, routed)           0.251     1.500    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/DM_229[7]
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_rv32_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    rv32_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rv32_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    rv32_i/clk_wiz/inst/clk_in1_rv32_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  rv32_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    rv32_i/clk_wiz/inst/clk_out1_rv32_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  rv32_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3241, routed)        0.914    -0.759    rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/clk
    SLICE_X12Y38         FDPE                                         r  rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_digit_reg[7]_inv/C





