<stg><name>flat</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln6 = icmp eq i3 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln6, label %5, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Row_Loop_begin:2  %i = add i9 %i_0, 80

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3">
<![CDATA[
Row_Loop_begin:3  %zext_ln203 = zext i3 %r_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
Row_Loop_begin:4  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln9 = icmp eq i3 %c_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %c = add i3 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Col_Loop_begin:2  %add_ln15 = add i9 %i_1, 16

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="3">
<![CDATA[
Col_Loop_begin:3  %zext_ln203_1 = zext i3 %c_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:4  %add_ln203_1 = add i4 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="4">
<![CDATA[
Col_Loop_begin:5  %zext_ln203_2 = zext i4 %add_ln203_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:6  %add_ln203 = add i5 %zext_ln203_2, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %4 ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln12 = icmp eq i5 %f_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %f = add i5 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln12, label %Col_Loop_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln14_1 = zext i5 %f_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %max_pool_out_0_0_V_2 = getelementptr [16 x i14]* %max_pool_out_0_0_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_V_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="4">
<![CDATA[
:4  %max_pool_out_0_0_V_3 = load i14* %max_pool_out_0_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_V_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %max_pool_out_0_1_V_2 = getelementptr [16 x i14]* %max_pool_out_0_1_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_V_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="4">
<![CDATA[
:6  %max_pool_out_0_1_V_3 = load i14* %max_pool_out_0_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_V_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %max_pool_out_0_2_V_2 = getelementptr [16 x i14]* %max_pool_out_0_2_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_V_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="4">
<![CDATA[
:8  %max_pool_out_0_2_V_3 = load i14* %max_pool_out_0_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_V_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %max_pool_out_0_3_V_2 = getelementptr [16 x i14]* %max_pool_out_0_3_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_3_V_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="4">
<![CDATA[
:10  %max_pool_out_0_3_V_3 = load i14* %max_pool_out_0_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_3_V_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %max_pool_out_0_4_V_2 = getelementptr [16 x i14]* %max_pool_out_0_4_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_4_V_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="4">
<![CDATA[
:12  %max_pool_out_0_4_V_3 = load i14* %max_pool_out_0_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_4_V_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %max_pool_out_1_0_V_2 = getelementptr [16 x i14]* %max_pool_out_1_0_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_V_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="4">
<![CDATA[
:14  %max_pool_out_1_0_V_3 = load i14* %max_pool_out_1_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_V_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %max_pool_out_1_1_V_2 = getelementptr [16 x i14]* %max_pool_out_1_1_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_V_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="4">
<![CDATA[
:16  %max_pool_out_1_1_V_3 = load i14* %max_pool_out_1_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_V_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %max_pool_out_1_2_V_2 = getelementptr [16 x i14]* %max_pool_out_1_2_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_V_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="4">
<![CDATA[
:18  %max_pool_out_1_2_V_3 = load i14* %max_pool_out_1_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_V_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %max_pool_out_1_3_V_2 = getelementptr [16 x i14]* %max_pool_out_1_3_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_3_V_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="4">
<![CDATA[
:20  %max_pool_out_1_3_V_3 = load i14* %max_pool_out_1_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_3_V_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %max_pool_out_1_4_V_2 = getelementptr [16 x i14]* %max_pool_out_1_4_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_1_4_V_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="4">
<![CDATA[
:22  %max_pool_out_1_4_V_3 = load i14* %max_pool_out_1_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_4_V_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %max_pool_out_2_0_V_2 = getelementptr [16 x i14]* %max_pool_out_2_0_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_V_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="4">
<![CDATA[
:24  %max_pool_out_2_0_V_3 = load i14* %max_pool_out_2_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_V_3"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %max_pool_out_2_1_V_2 = getelementptr [16 x i14]* %max_pool_out_2_1_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_V_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="4">
<![CDATA[
:26  %max_pool_out_2_1_V_3 = load i14* %max_pool_out_2_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_V_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %max_pool_out_2_2_V_2 = getelementptr [16 x i14]* %max_pool_out_2_2_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_V_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="4">
<![CDATA[
:28  %max_pool_out_2_2_V_3 = load i14* %max_pool_out_2_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_V_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %max_pool_out_2_3_V_2 = getelementptr [16 x i14]* %max_pool_out_2_3_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_2_3_V_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="4">
<![CDATA[
:30  %max_pool_out_2_3_V_3 = load i14* %max_pool_out_2_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_3_V_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %max_pool_out_2_4_V_2 = getelementptr [16 x i14]* %max_pool_out_2_4_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_2_4_V_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="4">
<![CDATA[
:32  %max_pool_out_2_4_V_3 = load i14* %max_pool_out_2_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_4_V_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %max_pool_out_3_0_V_2 = getelementptr [16 x i14]* %max_pool_out_3_0_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_3_0_V_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="4">
<![CDATA[
:34  %max_pool_out_3_0_V_3 = load i14* %max_pool_out_3_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_0_V_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %max_pool_out_3_1_V_2 = getelementptr [16 x i14]* %max_pool_out_3_1_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_3_1_V_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="4">
<![CDATA[
:36  %max_pool_out_3_1_V_3 = load i14* %max_pool_out_3_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_1_V_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %max_pool_out_3_2_V_2 = getelementptr [16 x i14]* %max_pool_out_3_2_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_3_2_V_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="4">
<![CDATA[
:38  %max_pool_out_3_2_V_3 = load i14* %max_pool_out_3_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_2_V_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %max_pool_out_3_3_V_2 = getelementptr [16 x i14]* %max_pool_out_3_3_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_3_3_V_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="4">
<![CDATA[
:40  %max_pool_out_3_3_V_3 = load i14* %max_pool_out_3_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_3_V_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %max_pool_out_3_4_V_2 = getelementptr [16 x i14]* %max_pool_out_3_4_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_3_4_V_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="4">
<![CDATA[
:42  %max_pool_out_3_4_V_3 = load i14* %max_pool_out_3_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_4_V_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %max_pool_out_4_0_V_2 = getelementptr [16 x i14]* %max_pool_out_4_0_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_4_0_V_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="4">
<![CDATA[
:44  %max_pool_out_4_0_V_3 = load i14* %max_pool_out_4_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_0_V_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %max_pool_out_4_1_V_2 = getelementptr [16 x i14]* %max_pool_out_4_1_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_4_1_V_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="4">
<![CDATA[
:46  %max_pool_out_4_1_V_3 = load i14* %max_pool_out_4_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_1_V_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %max_pool_out_4_2_V_2 = getelementptr [16 x i14]* %max_pool_out_4_2_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_4_2_V_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="4">
<![CDATA[
:48  %max_pool_out_4_2_V_3 = load i14* %max_pool_out_4_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_2_V_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %max_pool_out_4_3_V_2 = getelementptr [16 x i14]* %max_pool_out_4_3_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_4_3_V_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="4">
<![CDATA[
:50  %max_pool_out_4_3_V_3 = load i14* %max_pool_out_4_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_3_V_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %max_pool_out_4_4_V_2 = getelementptr [16 x i14]* %max_pool_out_4_4_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="max_pool_out_4_4_V_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="4">
<![CDATA[
:52  %max_pool_out_4_4_V_3 = load i14* %max_pool_out_4_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_4_V_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str112, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str213) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln14 = zext i9 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="4">
<![CDATA[
:4  %max_pool_out_0_0_V_3 = load i14* %max_pool_out_0_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_V_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="4">
<![CDATA[
:6  %max_pool_out_0_1_V_3 = load i14* %max_pool_out_0_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_V_3"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="4">
<![CDATA[
:8  %max_pool_out_0_2_V_3 = load i14* %max_pool_out_0_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_V_3"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="4">
<![CDATA[
:10  %max_pool_out_0_3_V_3 = load i14* %max_pool_out_0_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_3_V_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="4">
<![CDATA[
:12  %max_pool_out_0_4_V_3 = load i14* %max_pool_out_0_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_0_4_V_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="4">
<![CDATA[
:14  %max_pool_out_1_0_V_3 = load i14* %max_pool_out_1_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_V_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="4">
<![CDATA[
:16  %max_pool_out_1_1_V_3 = load i14* %max_pool_out_1_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_V_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="4">
<![CDATA[
:18  %max_pool_out_1_2_V_3 = load i14* %max_pool_out_1_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_V_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="4">
<![CDATA[
:20  %max_pool_out_1_3_V_3 = load i14* %max_pool_out_1_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_3_V_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="4">
<![CDATA[
:22  %max_pool_out_1_4_V_3 = load i14* %max_pool_out_1_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_1_4_V_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="4">
<![CDATA[
:24  %max_pool_out_2_0_V_3 = load i14* %max_pool_out_2_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_V_3"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="4">
<![CDATA[
:26  %max_pool_out_2_1_V_3 = load i14* %max_pool_out_2_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_V_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="4">
<![CDATA[
:28  %max_pool_out_2_2_V_3 = load i14* %max_pool_out_2_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_V_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="4">
<![CDATA[
:30  %max_pool_out_2_3_V_3 = load i14* %max_pool_out_2_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_3_V_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="4">
<![CDATA[
:32  %max_pool_out_2_4_V_3 = load i14* %max_pool_out_2_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_2_4_V_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="4">
<![CDATA[
:34  %max_pool_out_3_0_V_3 = load i14* %max_pool_out_3_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_0_V_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="4">
<![CDATA[
:36  %max_pool_out_3_1_V_3 = load i14* %max_pool_out_3_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_1_V_3"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="4">
<![CDATA[
:38  %max_pool_out_3_2_V_3 = load i14* %max_pool_out_3_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_2_V_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="4">
<![CDATA[
:40  %max_pool_out_3_3_V_3 = load i14* %max_pool_out_3_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_3_V_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="4">
<![CDATA[
:42  %max_pool_out_3_4_V_3 = load i14* %max_pool_out_3_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_3_4_V_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="4">
<![CDATA[
:44  %max_pool_out_4_0_V_3 = load i14* %max_pool_out_4_0_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_0_V_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="4">
<![CDATA[
:46  %max_pool_out_4_1_V_3 = load i14* %max_pool_out_4_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_1_V_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="4">
<![CDATA[
:48  %max_pool_out_4_2_V_3 = load i14* %max_pool_out_4_2_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_2_V_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="4">
<![CDATA[
:50  %max_pool_out_4_3_V_3 = load i14* %max_pool_out_4_3_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_3_V_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="4">
<![CDATA[
:52  %max_pool_out_4_4_V_3 = load i14* %max_pool_out_4_4_V_2, align 2

]]></Node>
<StgValue><ssdm name="max_pool_out_4_4_V_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="5">
<![CDATA[
:53  %tmp_1 = call i14 @_ssdm_op_Mux.ap_auto.25i14.i5(i14 %max_pool_out_0_0_V_3, i14 %max_pool_out_0_1_V_3, i14 %max_pool_out_0_2_V_3, i14 %max_pool_out_0_3_V_3, i14 %max_pool_out_0_4_V_3, i14 %max_pool_out_1_0_V_3, i14 %max_pool_out_1_1_V_3, i14 %max_pool_out_1_2_V_3, i14 %max_pool_out_1_3_V_3, i14 %max_pool_out_1_4_V_3, i14 %max_pool_out_2_0_V_3, i14 %max_pool_out_2_1_V_3, i14 %max_pool_out_2_2_V_3, i14 %max_pool_out_2_3_V_3, i14 %max_pool_out_2_4_V_3, i14 %max_pool_out_3_0_V_3, i14 %max_pool_out_3_1_V_3, i14 %max_pool_out_3_2_V_3, i14 %max_pool_out_3_3_V_3, i14 %max_pool_out_3_4_V_3, i14 %max_pool_out_4_0_V_3, i14 %max_pool_out_4_1_V_3, i14 %max_pool_out_4_2_V_3, i14 %max_pool_out_4_3_V_3, i14 %max_pool_out_4_4_V_3, i5 %add_ln203)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="flat_array_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
:55  store i14 %tmp_1, i14* %flat_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:56  %add_ln15_1 = add i9 %i_2, 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:57  br label %3

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
