
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/sha256_hasher_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/hash_sha256_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 278.781 ; gain = 37.070
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_0/design_1_sha256_hasher_0_0.dcp' for cell 'design_1_i/sha256_hasher_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 590.633 ; gain = 311.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 603.281 ; gain = 12.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2186f966f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 74 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1be2e0f2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 80 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24747342d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 193 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24747342d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24747342d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1106.012 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24747342d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.012 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 217f571c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1106.012 ; gain = 0.000
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.012 ; gain = 515.379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1106.012 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 143432393

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1106.012 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a849a82a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.012 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ff953c8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ff953c8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.371 ; gain = 9.359
Phase 1 Placer Initialization | Checksum: 1ff953c8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11df765f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11df765f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d2119bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d80a02b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 178234d24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 146b78699

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16f0a22c3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: a8352f24

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 782f953d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 782f953d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 7f3603ca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1115.371 ; gain = 9.359
Phase 3 Detail Placement | Checksum: 7f3603ca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1115.371 ; gain = 9.359

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a0de6f15

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_0/U0/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a0de6f15

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1156.469 ; gain = 50.457
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 232f92ced

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117
Phase 4.1 Post Commit Optimization | Checksum: 232f92ced

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 232f92ced

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 232f92ced

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ace99fbc

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ace99fbc

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117
Ending Placer Task | Checksum: d711003c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1159.129 ; gain = 53.117
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:27 . Memory (MB): peak = 1159.129 ; gain = 53.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1159.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1159.129 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1159.129 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1159.129 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1159.129 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8d2d8b5 ConstDB: 0 ShapeSum: e3e2787 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 184ad2490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.344 ; gain = 125.344

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 184ad2490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.344 ; gain = 125.344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 184ad2490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.344 ; gain = 125.344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 184ad2490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.344 ; gain = 125.344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1adae1d13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1299.836 ; gain = 130.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.370 | TNS=-375.143| WHS=-0.146 | THS=-27.011|

Phase 2 Router Initialization | Checksum: 1879a1bc1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1299.836 ; gain = 130.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 213a3ef78

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1299.836 ; gain = 130.836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3810
 Number of Nodes with overlaps = 1439
 Number of Nodes with overlaps = 638
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.056 | TNS=-2809.717| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 235f5fdd5

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1312.781 ; gain = 143.781

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1106
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 657
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.556 | TNS=-2525.493| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2046a5ea2

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 1325.148 ; gain = 156.148

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1296
 Number of Nodes with overlaps = 1114
 Number of Nodes with overlaps = 745
 Number of Nodes with overlaps = 429
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
Phase 4.3 Global Iteration 2 | Checksum: 1486c34b3

Time (s): cpu = 00:04:05 ; elapsed = 00:02:51 . Memory (MB): peak = 1336.074 ; gain = 167.074
Phase 4 Rip-up And Reroute | Checksum: 1486c34b3

Time (s): cpu = 00:04:05 ; elapsed = 00:02:51 . Memory (MB): peak = 1336.074 ; gain = 167.074

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b7e70218

Time (s): cpu = 00:04:06 ; elapsed = 00:02:51 . Memory (MB): peak = 1336.074 ; gain = 167.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.542 | TNS=-2437.684| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bea0a4ae

Time (s): cpu = 00:04:11 ; elapsed = 00:02:54 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bea0a4ae

Time (s): cpu = 00:04:11 ; elapsed = 00:02:54 . Memory (MB): peak = 1340.934 ; gain = 171.934
Phase 5 Delay and Skew Optimization | Checksum: 1bea0a4ae

Time (s): cpu = 00:04:11 ; elapsed = 00:02:54 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c47a0611

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1340.934 ; gain = 171.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.506 | TNS=-2122.029| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f535b215

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1340.934 ; gain = 171.934
Phase 6 Post Hold Fix | Checksum: f535b215

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.96407 %
  Global Horizontal Routing Utilization  = 4.47887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y95 -> INT_L_X32Y95
   INT_L_X32Y93 -> INT_L_X32Y93
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y79 -> INT_L_X28Y79
   INT_L_X32Y79 -> INT_L_X32Y79
   INT_R_X29Y77 -> INT_R_X29Y77
   INT_L_X32Y77 -> INT_L_X32Y77
   INT_R_X31Y76 -> INT_R_X31Y76
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y91 -> INT_L_X26Y91
   INT_R_X25Y87 -> INT_R_X25Y87
   INT_L_X26Y87 -> INT_L_X26Y87
   INT_L_X30Y79 -> INT_L_X30Y79
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y90 -> INT_R_X31Y90
   INT_R_X39Y87 -> INT_R_X39Y87
   INT_L_X34Y86 -> INT_L_X34Y86
   INT_L_X38Y81 -> INT_L_X38Y81
Phase 7 Route finalize | Checksum: 1ab4bea07

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab4bea07

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 147127b4b

Time (s): cpu = 00:04:13 ; elapsed = 00:02:56 . Memory (MB): peak = 1340.934 ; gain = 171.934

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.506 | TNS=-2122.029| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 147127b4b

Time (s): cpu = 00:04:13 ; elapsed = 00:02:56 . Memory (MB): peak = 1340.934 ; gain = 171.934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:13 ; elapsed = 00:02:56 . Memory (MB): peak = 1340.934 ; gain = 171.934

Routing Is Done.
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:16 ; elapsed = 00:02:58 . Memory (MB): peak = 1340.934 ; gain = 181.805
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1340.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1340.934 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 27 11:50:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2017.1/Vivado/doc/webtalk_introduction.html.
84 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1763.941 ; gain = 380.945
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 11:50:55 2018...
