[INF:CM0023] Creating log file ../../build/regression/ReturnVal/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<36> s<35> l<1:1> el<1:0>
n<> u<2> t<Package> p<33> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<33> s<12> l<1:9> el<1:15>
n<> u<4> t<Lifetime_Automatic> p<10> s<9> l<2:13> el<2:22>
n<> u<5> t<Function_data_type> p<6> l<2:23> el<2:27>
n<> u<6> t<Function_data_type_or_implicit> p<9> c<5> s<7> l<2:23> el<2:27>
n<assign_1> u<7> t<StringConst> p<9> s<8> l<2:28> el<2:36>
n<> u<8> t<Endfunction> p<9> l<3:4> el<3:15>
n<> u<9> t<Function_body_declaration> p<10> c<6> l<2:23> el<3:15>
n<> u<10> t<Function_declaration> p<11> c<4> l<2:4> el<3:15>
n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<2:4> el<3:15>
n<> u<12> t<Package_item> p<33> c<11> s<23> l<2:4> el<3:15>
n<> u<13> t<Lifetime_Automatic> p<21> s<20> l<4:13> el<4:22>
n<> u<14> t<IntVec_TypeLogic> p<15> l<4:23> el<4:28>
n<> u<15> t<Data_type> p<16> c<14> l<4:23> el<4:28>
n<> u<16> t<Function_data_type> p<17> c<15> l<4:23> el<4:28>
n<> u<17> t<Function_data_type_or_implicit> p<20> c<16> s<18> l<4:23> el<4:28>
n<assign_2> u<18> t<StringConst> p<20> s<19> l<4:29> el<4:37>
n<> u<19> t<Endfunction> p<20> l<5:4> el<5:15>
n<> u<20> t<Function_body_declaration> p<21> c<17> l<4:23> el<5:15>
n<> u<21> t<Function_declaration> p<22> c<13> l<4:4> el<5:15>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:4> el<5:15>
n<> u<23> t<Package_item> p<33> c<22> s<31> l<4:4> el<5:15>
n<> u<24> t<Lifetime_Automatic> p<29> s<28> l<6:13> el<6:22>
n<> u<25> t<Function_data_type_or_implicit> p<28> s<26> l<6:23> el<6:23>
n<assign_3> u<26> t<StringConst> p<28> s<27> l<6:23> el<6:31>
n<> u<27> t<Endfunction> p<28> l<7:4> el<7:15>
n<> u<28> t<Function_body_declaration> p<29> c<25> l<6:23> el<7:15>
n<> u<29> t<Function_declaration> p<30> c<24> l<6:4> el<7:15>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<6:4> el<7:15>
n<> u<31> t<Package_item> p<33> c<30> s<32> l<6:4> el<7:15>
n<> u<32> t<Endpackage> p<33> l<9:1> el<9:11>
n<> u<33> t<Package_declaration> p<34> c<2> l<1:1> el<9:11>
n<> u<34> t<Description> p<35> c<33> l<1:1> el<9:11>
n<> u<35> t<Source_text> p<36> c<34> l<1:1> el<9:11>
n<> u<36> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_pkg".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ReturnVal/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ReturnVal/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ReturnVal/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiDefName:my_pkg
  |vpiTaskFunc:
  \_function: (my_pkg::assign_1), line:2:4, endln:3:15, parent:my_pkg::
    |vpiName:assign_1
    |vpiFullName:my_pkg::assign_1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiTaskFunc:
  \_function: (my_pkg::assign_2), line:4:4, endln:5:15, parent:my_pkg::
    |vpiName:assign_2
    |vpiFullName:my_pkg::assign_2
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:4:23, endln:4:28
      |vpiTypespec:
      \_logic_typespec: , line:4:23, endln:4:28
        |vpiInstance:
        \_package: (my_pkg), file:
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiTaskFunc:
  \_function: (my_pkg::assign_3), line:6:4, endln:7:15, parent:my_pkg::
    |vpiName:assign_3
    |vpiFullName:my_pkg::assign_3
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: 
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
|uhdmtopPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiDefName:my_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (my_pkg::assign_1), line:2:4, endln:3:15, parent:my_pkg::
    |vpiName:assign_1
    |vpiFullName:my_pkg::assign_1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiTaskFunc:
  \_function: (my_pkg::assign_2), line:4:4, endln:5:15, parent:my_pkg::
    |vpiName:assign_2
    |vpiFullName:my_pkg::assign_2
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:4:23, endln:4:28
      |vpiTypespec:
      \_logic_typespec: , line:4:23, endln:4:28
        |vpiInstance:
        \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
  |vpiTaskFunc:
  \_function: (my_pkg::assign_3), line:6:4, endln:7:15, parent:my_pkg::
    |vpiName:assign_3
    |vpiFullName:my_pkg::assign_3
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: 
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:9:11, parent:unnamed
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ReturnVal/dut.sv | ${SURELOG_DIR}/build/regression/ReturnVal/roundtrip/dut_000.sv | 1 | 9 | 

