#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DAILYA~1\iverilog\lib\ivl\va_math.vpi";
S_000002888b76cc40 .scope module, "tb_uart_send" "tb_uart_send" 2 5;
 .timescale -9 -9;
P_000002888b76c920 .param/l "CLK_FREQ" 0 2 9, +C4<00000010111110101111000010000000>;
P_000002888b76c958 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_000002888b76c990 .param/l "UART_BPS" 0 2 10, +C4<00000000000000011100001000000000>;
v000002888b7b3470_0 .var "sys_clk", 0 0;
v000002888b7b3fb0_0 .var "sys_rst_n", 0 0;
v000002888b7b3a10_0 .var "uart_din", 7 0;
v000002888b7b40f0_0 .net "uart_tx_busy", 0 0, L_000002888b7ceba0;  1 drivers
v000002888b7b3790_0 .var "uart_tx_en", 0 0;
v000002888b7b3650_0 .net "uart_txd", 0 0, v000002888b7b4230_0;  1 drivers
S_000002888b7c3a00 .scope module, "u_uart_send" "uart_send" 2 25, 3 1 0, S_000002888b76cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst_n";
    .port_info 2 /INPUT 1 "uart_tx_en";
    .port_info 3 /INPUT 8 "uart_din";
    .port_info 4 /OUTPUT 1 "uart_txd";
    .port_info 5 /OUTPUT 1 "uart_tx_busy";
P_000002888b7a7850 .param/l "BPS_CNT" 1 3 12, +C4<00000000000000000000000110110010>;
P_000002888b7a7888 .param/l "CLK_FREQ" 0 3 10, +C4<00000010111110101111000010000000>;
P_000002888b7a78c0 .param/l "UART_BPS" 0 3 11, +C4<00000000000000011100001000000000>;
L_000002888b7ceba0 .functor BUFZ 1, v000002888b7b31a0_0, C4<0>, C4<0>, C4<0>;
L_000002888b7ce660 .functor NOT 1, v000002888b7b35b0_0, C4<0>, C4<0>, C4<0>;
L_000002888b7ce040 .functor AND 1, L_000002888b7ce660, v000002888b7b3f10_0, C4<1>, C4<1>;
v000002888b782bd0_0 .net *"_ivl_2", 0 0, L_000002888b7ce660;  1 drivers
v000002888b782950_0 .var "clk_cnt", 15 0;
v000002888b7c3b90_0 .net "en_flag", 0 0, L_000002888b7ce040;  1 drivers
v000002888b7c3c30_0 .net "sys_clk", 0 0, v000002888b7b3470_0;  1 drivers
v000002888b7c3cd0_0 .net "sys_rst_n", 0 0, v000002888b7b3fb0_0;  1 drivers
v000002888b7c3d70_0 .var "tx_cnt", 3 0;
v000002888b7b3100_0 .var "tx_data", 7 0;
v000002888b7b31a0_0 .var "tx_flag", 0 0;
v000002888b7b3240_0 .net "uart_din", 7 0, v000002888b7b3a10_0;  1 drivers
v000002888b7b32e0_0 .net "uart_tx_busy", 0 0, L_000002888b7ceba0;  alias, 1 drivers
v000002888b7b4050_0 .net "uart_tx_en", 0 0, v000002888b7b3790_0;  1 drivers
v000002888b7b3f10_0 .var "uart_tx_en_d0", 0 0;
v000002888b7b35b0_0 .var "uart_tx_en_d1", 0 0;
v000002888b7b4230_0 .var "uart_txd", 0 0;
E_000002888b7a8120/0 .event negedge, v000002888b7c3cd0_0;
E_000002888b7a8120/1 .event posedge, v000002888b7c3c30_0;
E_000002888b7a8120 .event/or E_000002888b7a8120/0, E_000002888b7a8120/1;
E_000002888b7a80a0/0 .event negedge, v000002888b7c3cd0_0;
E_000002888b7a80a0/1 .event posedge, v000002888b7c3b90_0, v000002888b7c3c30_0;
E_000002888b7a80a0 .event/or E_000002888b7a80a0/0, E_000002888b7a80a0/1;
    .scope S_000002888b7c3a00;
T_0 ;
    %wait E_000002888b7a8120;
    %load/vec4 v000002888b7c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002888b7b3f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002888b7b35b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002888b7b4050_0;
    %assign/vec4 v000002888b7b3f10_0, 0;
    %load/vec4 v000002888b7b3f10_0;
    %assign/vec4 v000002888b7b35b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002888b7c3a00;
T_1 ;
    %wait E_000002888b7a80a0;
    %load/vec4 v000002888b7c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002888b7b31a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002888b7b3100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002888b7c3b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002888b7b31a0_0, 0;
    %load/vec4 v000002888b7b3240_0;
    %assign/vec4 v000002888b7b3100_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002888b7c3d70_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v000002888b782950_0;
    %pad/u 32;
    %pushi/vec4 217, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002888b7b31a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002888b7b3100_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002888b7b31a0_0;
    %assign/vec4 v000002888b7b31a0_0, 0;
    %load/vec4 v000002888b7b3100_0;
    %assign/vec4 v000002888b7b3100_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002888b7c3a00;
T_2 ;
    %wait E_000002888b7a8120;
    %load/vec4 v000002888b7c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002888b782950_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002888b7b31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002888b782950_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v000002888b782950_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002888b782950_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002888b782950_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002888b782950_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002888b7c3a00;
T_3 ;
    %wait E_000002888b7a8120;
    %load/vec4 v000002888b7c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002888b7c3d70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002888b7b31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002888b782950_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000002888b7c3d70_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002888b7c3d70_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002888b7c3d70_0;
    %assign/vec4 v000002888b7c3d70_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002888b7c3d70_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002888b7c3a00;
T_4 ;
    %wait E_000002888b7a8120;
    %load/vec4 v000002888b7c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002888b7b31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002888b7c3d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.15;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.7 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v000002888b7b3100_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002888b7b4230_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002888b7b4230_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002888b76cc40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002888b7b3470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002888b7b3fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002888b7b3790_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000002888b7b3a10_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000002888b76cc40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002888b7b3fb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002888b7b3fb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002888b7b3790_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002888b76cc40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000002888b7b3470_0;
    %inv;
    %store/vec4 v000002888b7b3470_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002888b76cc40;
T_8 ;
    %vpi_call 2 51 "$dumpfile", "uart_send.test_vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002888b76cc40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002888b76cc40;
T_9 ;
T_9.0 ;
    %delay 100, 0;
    %vpi_func 2 58 "$time" 64 {0 0 0};
    %cmpi/u 2000000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.1, 5;
    %vpi_call 2 58 "$finish" {0 0 0};
T_9.1 ;
    %jmp T_9.0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_uart_send.v";
    "./uart_send.v";
