Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Feb 27 09:16:01 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.887        0.000                      0                   80        0.221        0.000                      0                   80        9.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.887        0.000                      0                   80        0.221        0.000                      0                   80        9.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.887ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.966ns (23.817%)  route 3.090ns (76.183%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=15, routed)          0.866     6.657    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.299     6.956 r  seg_disp_driver_i/DISP_SEG[6]_i_6/O
                         net (fo=1, routed)           0.789     7.745    seg_disp_driver_i/DISP_SEG[6]_i_6_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.869 r  seg_disp_driver_i/DISP_SEG[6]_i_2/O
                         net (fo=7, routed)           1.435     9.304    seg_disp_driver_i/bin_value[3]
    SLICE_X43Y62         LUT5 (Prop_lut5_I1_O)        0.124     9.428 r  seg_disp_driver_i/DISP_SEG[2]_i_1/O
                         net (fo=1, routed)           0.000     9.428    seg_disp_driver_i/DISP_SEG[2]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.559    24.917    seg_disp_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[2]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    25.315    seg_disp_driver_i/DISP_SEG_reg[2]
  -------------------------------------------------------------------
                         required time                         25.315    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 15.887    

Slack (MET) :             15.888ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.966ns (23.823%)  route 3.089ns (76.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=15, routed)          0.866     6.657    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.299     6.956 r  seg_disp_driver_i/DISP_SEG[6]_i_6/O
                         net (fo=1, routed)           0.789     7.745    seg_disp_driver_i/DISP_SEG[6]_i_6_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.869 r  seg_disp_driver_i/DISP_SEG[6]_i_2/O
                         net (fo=7, routed)           1.434     9.303    seg_disp_driver_i/bin_value[3]
    SLICE_X43Y62         LUT5 (Prop_lut5_I1_O)        0.124     9.427 r  seg_disp_driver_i/DISP_SEG[1]_i_1/O
                         net (fo=1, routed)           0.000     9.427    seg_disp_driver_i/DISP_SEG[1]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.559    24.917    seg_disp_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[1]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    25.315    seg_disp_driver_i/DISP_SEG_reg[1]
  -------------------------------------------------------------------
                         required time                         25.315    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             16.037ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.966ns (24.739%)  route 2.939ns (75.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=15, routed)          0.866     6.657    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.299     6.956 r  seg_disp_driver_i/DISP_SEG[6]_i_6/O
                         net (fo=1, routed)           0.789     7.745    seg_disp_driver_i/DISP_SEG[6]_i_6_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.869 r  seg_disp_driver_i/DISP_SEG[6]_i_2/O
                         net (fo=7, routed)           1.284     9.153    seg_disp_driver_i/bin_value[3]
    SLICE_X43Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.277 r  seg_disp_driver_i/DISP_SEG[5]_i_1/O
                         net (fo=1, routed)           0.000     9.277    seg_disp_driver_i/disp_seg_num[5]
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    24.916    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[5]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.031    25.314    seg_disp_driver_i/DISP_SEG_reg[5]
  -------------------------------------------------------------------
                         required time                         25.314    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.053ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.994ns (25.275%)  route 2.939ns (74.725%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=15, routed)          0.866     6.657    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.299     6.956 r  seg_disp_driver_i/DISP_SEG[6]_i_6/O
                         net (fo=1, routed)           0.789     7.745    seg_disp_driver_i/DISP_SEG[6]_i_6_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.869 r  seg_disp_driver_i/DISP_SEG[6]_i_2/O
                         net (fo=7, routed)           1.284     9.153    seg_disp_driver_i/bin_value[3]
    SLICE_X43Y63         LUT4 (Prop_lut4_I0_O)        0.152     9.305 r  seg_disp_driver_i/DISP_SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     9.305    seg_disp_driver_i/disp_seg_num[6]
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    24.916    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[6]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.075    25.358    seg_disp_driver_i/DISP_SEG_reg[6]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 16.053    

Slack (MET) :             16.075ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 2.391ns (61.833%)  route 1.476ns (38.167%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.740     5.374    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cnt_bin_i/cnt_sig_reg[1]/Q
                         net (fo=2, routed)           0.664     6.556    cnt_bin_i/cnt_sig_reg_n_0_[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.680 r  cnt_bin_i/cnt_sig[3]_i_4/O
                         net (fo=1, routed)           0.000     6.680    cnt_bin_i/cnt_sig[3]_i_4_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.213 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.447    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.564 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.564    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  cnt_bin_i/cnt_sig_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    cnt_bin_i/cnt_sig_reg[27]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.134 r  cnt_bin_i/cnt_sig_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.812     8.946    cnt_bin_i/cnt_sig_reg[31]_i_1_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.295     9.241 r  cnt_bin_i/cnt_sig[28]_i_1/O
                         net (fo=1, routed)           0.000     9.241    cnt_bin_i/cnt_sig[28]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560    24.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.031    25.316    cnt_bin_i/cnt_sig_reg[28]
  -------------------------------------------------------------------
                         required time                         25.316    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 16.075    

Slack (MET) :             16.175ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.064ns (28.263%)  route 2.701ns (71.737%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  cnt_bin_i/cnt_sig_reg[16]/Q
                         net (fo=3, routed)           1.037     6.865    seg_disp_driver_i/DIG_4[0]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  seg_disp_driver_i/DISP_SEG[6]_i_7/O
                         net (fo=1, routed)           0.667     7.656    seg_disp_driver_i/DISP_SEG[6]_i_7_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.152     7.808 r  seg_disp_driver_i/DISP_SEG[6]_i_3/O
                         net (fo=7, routed)           0.997     8.805    seg_disp_driver_i/bin_value[0]
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.332     9.137 r  seg_disp_driver_i/DISP_SEG[3]_i_1/O
                         net (fo=1, routed)           0.000     9.137    seg_disp_driver_i/disp_seg_num[3]
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    24.916    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[3]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029    25.312    seg_disp_driver_i/DISP_SEG_reg[3]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                 16.175    

Slack (MET) :             16.193ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.092ns (28.793%)  route 2.701ns (71.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  cnt_bin_i/cnt_sig_reg[16]/Q
                         net (fo=3, routed)           1.037     6.865    seg_disp_driver_i/DIG_4[0]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  seg_disp_driver_i/DISP_SEG[6]_i_7/O
                         net (fo=1, routed)           0.667     7.656    seg_disp_driver_i/DISP_SEG[6]_i_7_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.152     7.808 r  seg_disp_driver_i/DISP_SEG[6]_i_3/O
                         net (fo=7, routed)           0.997     8.805    seg_disp_driver_i/bin_value[0]
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.360     9.165 r  seg_disp_driver_i/DISP_SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     9.165    seg_disp_driver_i/disp_seg_num[4]
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    24.916    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[4]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.075    25.358    seg_disp_driver_i/DISP_SEG_reg[4]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                 16.193    

Slack (MET) :             16.208ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 2.274ns (60.955%)  route 1.457ns (39.045%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.740     5.374    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cnt_bin_i/cnt_sig_reg[1]/Q
                         net (fo=2, routed)           0.664     6.556    cnt_bin_i/cnt_sig_reg_n_0_[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.680 r  cnt_bin_i/cnt_sig[3]_i_4/O
                         net (fo=1, routed)           0.000     6.680    cnt_bin_i/cnt_sig[3]_i_4_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.213 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.447    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.564 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.564    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.798 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.017 r  cnt_bin_i/cnt_sig_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.793     8.810    cnt_bin_i/cnt_sig_reg[27]_i_1_n_7
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.295     9.105 r  cnt_bin_i/cnt_sig[24]_i_1/O
                         net (fo=1, routed)           0.000     9.105    cnt_bin_i/cnt_sig[24]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.559    24.917    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[24]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.029    25.313    cnt_bin_i/cnt_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 16.208    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 2.157ns (58.638%)  route 1.521ns (41.362%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.740     5.374    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cnt_bin_i/cnt_sig_reg[1]/Q
                         net (fo=2, routed)           0.664     6.556    cnt_bin_i/cnt_sig_reg_n_0_[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.680 r  cnt_bin_i/cnt_sig[3]_i_4/O
                         net (fo=1, routed)           0.000     6.680    cnt_bin_i/cnt_sig[3]_i_4_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.213 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.447    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.564 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.564    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.900 r  cnt_bin_i/cnt_sig_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.857     8.758    cnt_bin_i/cnt_sig_reg[23]_i_1_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.295     9.053 r  cnt_bin_i/cnt_sig[20]_i_1/O
                         net (fo=1, routed)           0.000     9.053    cnt_bin_i/cnt_sig[20]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560    24.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.029    25.314    cnt_bin_i/cnt_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         25.314    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.339ns  (required time - arrival time)
  Source:                 cnt_bin_i/cnt_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.064ns (29.513%)  route 2.541ns (70.487%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.738     5.372    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  cnt_bin_i/cnt_sig_reg[16]/Q
                         net (fo=3, routed)           1.037     6.865    seg_disp_driver_i/DIG_4[0]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  seg_disp_driver_i/DISP_SEG[6]_i_7/O
                         net (fo=1, routed)           0.667     7.656    seg_disp_driver_i/DISP_SEG[6]_i_7_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.152     7.808 r  seg_disp_driver_i/DISP_SEG[6]_i_3/O
                         net (fo=7, routed)           0.837     8.645    seg_disp_driver_i/bin_value[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.332     8.977 r  seg_disp_driver_i/DISP_SEG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.977    seg_disp_driver_i/DISP_SEG[0]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560    24.918    seg_disp_driver_i/CLK
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[0]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    25.316    seg_disp_driver_i/DISP_SEG_reg[0]
  -------------------------------------------------------------------
                         required time                         25.316    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 16.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.229ns (69.730%)  route 0.099ns (30.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.099     1.691    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.101     1.792 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.981    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.107     1.571    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.230ns (69.610%)  route 0.100ns (30.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.100     1.692    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.102     1.794 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.981    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.107     1.571    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.238%)  route 0.100ns (30.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.100     1.692    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.098     1.790 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.981    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.092     1.556    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.311ns (80.873%)  route 0.074ns (19.126%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.466    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  cnt_bin_i/cnt_sig_reg[2]/Q
                         net (fo=2, routed)           0.074     1.668    cnt_bin_i/cnt_sig_reg_n_0_[2]
    SLICE_X42Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183     1.851 r  cnt_bin_i/cnt_sig_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    cnt_bin_i/cnt_sig_reg[3]_i_1_n_4
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[3]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.613    cnt_bin_i/cnt_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.311ns (80.873%)  route 0.074ns (19.126%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.465    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  cnt_bin_i/cnt_sig_reg[6]/Q
                         net (fo=2, routed)           0.074     1.667    cnt_bin_i/cnt_sig_reg_n_0_[6]
    SLICE_X42Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183     1.850 r  cnt_bin_i/cnt_sig_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    cnt_bin_i/cnt_sig_reg[7]_i_1_n_4
    SLICE_X42Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X42Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[7]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.612    cnt_bin_i/cnt_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.807%)  route 0.098ns (25.193%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.466    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  cnt_bin_i/cnt_sig_reg[0]/Q
                         net (fo=3, routed)           0.098     1.705    cnt_bin_i/cnt_sig_reg_n_0_[0]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.750 r  cnt_bin_i/cnt_sig[3]_i_5/O
                         net (fo=1, routed)           0.000     1.750    cnt_bin_i/cnt_sig[3]_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.855 r  cnt_bin_i/cnt_sig_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.855    cnt_bin_i/cnt_sig_reg[3]_i_1_n_6
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[1]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.613    cnt_bin_i/cnt_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.807%)  route 0.098ns (25.193%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.465    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cnt_bin_i/cnt_sig_reg[4]/Q
                         net (fo=2, routed)           0.098     1.704    cnt_bin_i/cnt_sig_reg_n_0_[4]
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.749 r  cnt_bin_i/cnt_sig[7]_i_5/O
                         net (fo=1, routed)           0.000     1.749    cnt_bin_i/cnt_sig[7]_i_5_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.854 r  cnt_bin_i/cnt_sig_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    cnt_bin_i/cnt_sig_reg[7]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X42Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[5]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.612    cnt_bin_i/cnt_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.270ns (69.401%)  route 0.119ns (30.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.465    cnt_bin_i/CLK
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cnt_bin_i/cnt_sig_reg[10]/Q
                         net (fo=2, routed)           0.119     1.725    cnt_bin_i/cnt_sig_reg_n_0_[10]
    SLICE_X42Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.854 r  cnt_bin_i/cnt_sig_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    cnt_bin_i/cnt_sig_reg[11]_i_1_n_4
    SLICE_X42Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X42Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[11]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.612    cnt_bin_i/cnt_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnt_bin_i/cnt_sig_reg[16]/Q
                         net (fo=3, routed)           0.099     1.704    cnt_bin_i/Q[0]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.749 r  cnt_bin_i/cnt_sig[19]_i_5/O
                         net (fo=1, routed)           0.000     1.749    cnt_bin_i/cnt_sig[19]_i_5_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.854 r  cnt_bin_i/cnt_sig_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    cnt_bin_i/cnt_sig_reg[19]_i_1_n_6
    SLICE_X42Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.981    cnt_bin_i/CLK
    SLICE_X42Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[17]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.611    cnt_bin_i/cnt_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_bin_i/cnt_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/cnt_sig_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.311ns (77.953%)  route 0.088ns (22.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  cnt_bin_i/cnt_sig_reg[22]/Q
                         net (fo=3, routed)           0.088     1.680    cnt_bin_i/Q[6]
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183     1.863 r  cnt_bin_i/cnt_sig_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    cnt_bin_i/cnt_sig_reg[23]_i_1_n_4
    SLICE_X42Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.981    cnt_bin_i/CLK
    SLICE_X42Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[23]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.611    cnt_bin_i/cnt_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56    cnt_bin_i/cnt_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    cnt_bin_i/cnt_sig_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60    cnt_bin_i/cnt_sig_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/cnt_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/cnt_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/cnt_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/cnt_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/cnt_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    cnt_bin_i/cnt_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/cnt_sig_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.721ns (63.132%)  route 2.757ns (36.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    cnt_bin_i/CLK
    SLICE_X42Y63         FDRE                                         r  cnt_bin_i/cnt_sig_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cnt_bin_i/cnt_sig_reg[29]/Q
                         net (fo=4, routed)           2.757     8.644    LED_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.203    12.848 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.848    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 4.688ns (63.884%)  route 2.650ns (36.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cnt_bin_i/cnt_sig_reg[24]/Q
                         net (fo=4, routed)           2.650     8.477    LED_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         4.232    12.709 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.709    LED[0]
    F16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 4.747ns (65.483%)  route 2.502ns (34.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  cnt_bin_i/cnt_sig_reg[25]/Q
                         net (fo=4, routed)           2.502     8.391    LED_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.229    12.620 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.620    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.855ns (67.854%)  route 2.300ns (32.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.788 r  seg_disp_driver_i/DISP_SEG_reg[6]/Q
                         net (fo=1, routed)           2.300     8.088    DISP_SEG_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         4.436    12.524 r  DISP_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.524    DISP_SEG[6]
    L16                                                               r  DISP_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.822ns (69.668%)  route 2.099ns (30.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.371    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  cnt_bin_i/cnt_sig_reg[30]/Q
                         net (fo=4, routed)           2.099     7.890    LED_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.403    12.293 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.293    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.780ns (69.335%)  route 2.114ns (30.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    seg_disp_driver_i/CLK
    SLICE_X42Y65         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  seg_disp_driver_i/DISP_DIG_reg[1]/Q
                         net (fo=1, routed)           2.114     7.999    DISP_DIG_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         4.262    12.261 r  DISP_DIG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.261    DISP_DIG[1]
    K18                                                               r  DISP_DIG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.858ns (70.516%)  route 2.031ns (29.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.788 r  seg_disp_driver_i/DISP_SEG_reg[4]/Q
                         net (fo=1, routed)           2.031     7.819    DISP_SEG_OBUF[4]
    L15                  OBUF (Prop_obuf_I_O)         4.439    12.258 r  DISP_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.258    DISP_SEG[4]
    L15                                                               r  DISP_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.723ns (68.707%)  route 2.151ns (31.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  seg_disp_driver_i/DISP_SEG_reg[3]/Q
                         net (fo=1, routed)           2.151     7.976    DISP_SEG_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         4.267    12.243 r  DISP_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.243    DISP_SEG[3]
    L17                                                               r  DISP_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 4.819ns (71.086%)  route 1.960ns (28.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.736     5.370    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  cnt_bin_i/cnt_sig_reg[26]/Q
                         net (fo=4, routed)           1.960     7.749    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.400    12.150 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.150    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 4.708ns (69.546%)  route 2.061ns (30.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.736     5.370    seg_disp_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_i/DISP_SEG_reg[1]/Q
                         net (fo=1, routed)           2.061     7.888    DISP_SEG_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         4.252    12.139 r  DISP_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.139    DISP_SEG[1]
    J18                                                               r  DISP_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 3.092ns (89.940%)  route 0.346ns (10.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    seg_disp_driver_i/CLK
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/DISP_SEG_reg[0]/Q
                         net (fo=1, routed)           0.346     1.951    DISP_SEG_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         2.951     4.902 r  DISP_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.902    DISP_SEG[0]
    L14                                                               r  DISP_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 3.085ns (89.544%)  route 0.360ns (10.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.463    cnt_bin_i/CLK
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  cnt_bin_i/cnt_sig_reg[27]/Q
                         net (fo=4, routed)           0.360     1.987    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         2.921     4.908 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.908    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 3.090ns (89.717%)  route 0.354ns (10.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.466    seg_disp_driver_i/CLK
    SLICE_X42Y55         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seg_disp_driver_i/DISP_SEG_reg[7]/Q
                         net (fo=1, routed)           0.354     1.984    DISP_SEG_OBUF[7]
    J16                  OBUF (Prop_obuf_I_O)         2.926     4.910 r  DISP_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.910    DISP_SEG[7]
    J16                                                               r  DISP_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.463ns  (logic 3.107ns (89.696%)  route 0.357ns (10.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnt_bin_i/cnt_sig_reg[28]/Q
                         net (fo=4, routed)           0.357     1.962    LED_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         2.966     4.928 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.928    LED[4]
    K14                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 3.085ns (88.714%)  route 0.392ns (11.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.466    seg_disp_driver_i/CLK
    SLICE_X43Y55         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seg_disp_driver_i/DISP_DIG_reg[3]/Q
                         net (fo=1, routed)           0.392     2.000    DISP_DIG_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         2.944     4.943 r  DISP_DIG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.943    DISP_DIG[3]
    M15                                                               r  DISP_DIG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 3.077ns (88.292%)  route 0.408ns (11.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/DISP_DIG_reg[4]/Q
                         net (fo=1, routed)           0.408     2.014    DISP_DIG_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.936     4.950 r  DISP_DIG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.950    DISP_DIG[4]
    M14                                                               r  DISP_DIG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_DIG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.500ns  (logic 3.059ns (87.396%)  route 0.441ns (12.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.464    seg_disp_driver_i/CLK
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/DISP_DIG_reg[0]/Q
                         net (fo=1, routed)           0.441     2.046    DISP_DIG_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.918     4.964 r  DISP_DIG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.964    DISP_DIG[0]
    K16                                                               r  DISP_DIG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.547ns  (logic 3.059ns (86.258%)  route 0.487ns (13.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    seg_disp_driver_i/CLK
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  seg_disp_driver_i/DISP_SEG_reg[5]/Q
                         net (fo=1, routed)           0.487     2.090    DISP_SEG_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         2.918     5.009 r  DISP_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.009    DISP_SEG[5]
    H17                                                               r  DISP_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/cnt_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.548ns  (logic 3.094ns (87.202%)  route 0.454ns (12.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.463    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  cnt_bin_i/cnt_sig_reg[26]/Q
                         net (fo=4, routed)           0.454     2.045    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.966     5.012 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.012    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/DISP_SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 3.076ns (86.348%)  route 0.486ns (13.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.463    seg_disp_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  seg_disp_driver_i/DISP_SEG_reg[2]/Q
                         net (fo=1, routed)           0.486     2.090    DISP_SEG_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         2.935     5.025 r  DISP_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.025    DISP_SEG[2]
    H18                                                               r  DISP_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 3.171ns (41.171%)  route 4.532ns (58.829%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.260    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  cnt_bin_i/cnt_sig_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    cnt_bin_i/cnt_sig_reg[27]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.596 r  cnt_bin_i/cnt_sig_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.812     7.408    cnt_bin_i/cnt_sig_reg[31]_i_1_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.295     7.703 r  cnt_bin_i/cnt_sig[28]_i_1/O
                         net (fo=1, routed)           0.000     7.703    cnt_bin_i/cnt_sig[28]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     4.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[28]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.567ns  (logic 3.054ns (40.366%)  route 4.512ns (59.634%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=2)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.260    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.479 r  cnt_bin_i/cnt_sig_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.793     7.272    cnt_bin_i/cnt_sig_reg[27]_i_1_n_7
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.295     7.567 r  cnt_bin_i/cnt_sig[24]_i_1/O
                         net (fo=1, routed)           0.000     7.567    cnt_bin_i/cnt_sig[24]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.559     4.917    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[24]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.515ns  (logic 2.937ns (39.089%)  route 4.577ns (60.911%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.362 r  cnt_bin_i/cnt_sig_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.857     7.220    cnt_bin_i/cnt_sig_reg[23]_i_1_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.295     7.515 r  cnt_bin_i/cnt_sig[20]_i_1/O
                         net (fo=1, routed)           0.000     7.515    cnt_bin_i/cnt_sig[20]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     4.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[20]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.398ns  (logic 2.820ns (38.126%)  route 4.577ns (61.874%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=2)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.245 r  cnt_bin_i/cnt_sig_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.857     7.103    cnt_bin_i/cnt_sig_reg[19]_i_1_n_7
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.295     7.398 r  cnt_bin_i/cnt_sig[16]_i_1/O
                         net (fo=1, routed)           0.000     7.398    cnt_bin_i/cnt_sig[16]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.561     4.919    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.397ns  (logic 3.106ns (41.997%)  route 4.290ns (58.003%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=2)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.260    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.499 r  cnt_bin_i/cnt_sig_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.571     7.070    cnt_bin_i/cnt_sig_reg[27]_i_1_n_5
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.327     7.397 r  cnt_bin_i/cnt_sig[26]_i_1/O
                         net (fo=1, routed)           0.000     7.397    cnt_bin_i/cnt_sig[26]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.559     4.917    cnt_bin_i/CLK
    SLICE_X41Y62         FDRE                                         r  cnt_bin_i/cnt_sig_reg[26]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.325ns  (logic 3.192ns (43.582%)  route 4.133ns (56.418%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cnt_bin_i/cnt_sig_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.260    cnt_bin_i/cnt_sig_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  cnt_bin_i/cnt_sig_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    cnt_bin_i/cnt_sig_reg[27]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.616 r  cnt_bin_i/cnt_sig_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.413     7.029    cnt_bin_i/cnt_sig_reg[31]_i_1_n_5
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.296     7.325 r  cnt_bin_i/cnt_sig[30]_i_1/O
                         net (fo=1, routed)           0.000     7.325    cnt_bin_i/cnt_sig[30]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     4.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[30]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 2.757ns (37.888%)  route 4.520ns (62.112%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=2)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.148 r  cnt_bin_i/cnt_sig_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.801     6.949    cnt_bin_i/cnt_sig_reg[15]_i_1_n_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.329     7.278 r  cnt_bin_i/cnt_sig[14]_i_1/O
                         net (fo=1, routed)           0.000     7.278    cnt_bin_i/cnt_sig[14]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.562     4.920    cnt_bin_i/CLK
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[14]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 2.989ns (41.488%)  route 4.216ns (58.512%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cnt_bin_i/cnt_sig_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    cnt_bin_i/cnt_sig_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.382 r  cnt_bin_i/cnt_sig_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.496     6.878    cnt_bin_i/cnt_sig_reg[23]_i_1_n_5
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.205 r  cnt_bin_i/cnt_sig[22]_i_1/O
                         net (fo=1, routed)           0.000     7.205    cnt_bin_i/cnt_sig[22]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     4.918    cnt_bin_i/CLK
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/cnt_sig_reg[22]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 2.614ns (36.353%)  route 4.577ns (63.647%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=2)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.011 r  cnt_bin_i/cnt_sig_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.857     6.869    cnt_bin_i/cnt_sig_reg[11]_i_1_n_7
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.323     7.192 r  cnt_bin_i/cnt_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     7.192    cnt_bin_i/cnt_sig[8]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.562     4.920    cnt_bin_i/CLK
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[8]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.088ns  (logic 2.872ns (40.523%)  route 4.216ns (59.477%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=2)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[3]_inst/O
                         net (fo=31, routed)          3.720     5.175    cnt_bin_i/SW_IBUF[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  cnt_bin_i/cnt_sig[3]_i_2/O
                         net (fo=1, routed)           0.000     5.299    cnt_bin_i/cnt_sig[3]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.675 r  cnt_bin_i/cnt_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.675    cnt_bin_i/cnt_sig_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.792 r  cnt_bin_i/cnt_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.792    cnt_bin_i/cnt_sig_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cnt_bin_i/cnt_sig_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.909    cnt_bin_i/cnt_sig_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cnt_bin_i/cnt_sig_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    cnt_bin_i/cnt_sig_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.265 r  cnt_bin_i/cnt_sig_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.496     6.761    cnt_bin_i/cnt_sig_reg[19]_i_1_n_5
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.327     7.088 r  cnt_bin_i/cnt_sig[18]_i_1/O
                         net (fo=1, routed)           0.000     7.088    cnt_bin_i/cnt_sig[18]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.561     4.919    cnt_bin_i/CLK
    SLICE_X43Y60         FDRE                                         r  cnt_bin_i/cnt_sig_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.323ns (40.554%)  route 0.474ns (59.446%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.474     0.752    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.797 r  cnt_bin_i/cnt_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.797    cnt_bin_i/cnt_sig[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.326ns (40.777%)  route 0.474ns (59.223%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.474     0.752    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.048     0.800 r  cnt_bin_i/cnt_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    cnt_bin_i/cnt_sig[2]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.270ns (33.273%)  route 0.542ns (66.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.542     0.813    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[0]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.270ns (33.273%)  route 0.542ns (66.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.542     0.813    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     1.983    cnt_bin_i/CLK
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/cnt_sig_reg[2]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.323ns (37.498%)  route 0.539ns (62.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.539     0.817    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.862 r  cnt_bin_i/cnt_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.862    cnt_bin_i/cnt_sig[4]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.326ns (37.715%)  route 0.539ns (62.285%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.539     0.817    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.048     0.865 r  cnt_bin_i/cnt_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.865    cnt_bin_i/cnt_sig[6]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[6]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.323ns (34.532%)  route 0.613ns (65.468%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.613     0.891    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.936 r  cnt_bin_i/cnt_sig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.936    cnt_bin_i/cnt_sig[10]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[10]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.270ns (28.898%)  route 0.665ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.665     0.936    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[4]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.270ns (28.898%)  route 0.665ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.665     0.936    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/cnt_sig_reg[6]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/cnt_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.326ns (34.742%)  route 0.613ns (65.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.613     0.891    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.048     0.939 r  cnt_bin_i/cnt_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     0.939    cnt_bin_i/cnt_sig[8]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.857     1.982    cnt_bin_i/CLK
    SLICE_X43Y58         FDRE                                         r  cnt_bin_i/cnt_sig_reg[8]/C





