--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml divisore_restoring.twx divisore_restoring.ncd -o
divisore_restoring.twr divisore_restoring.pcf

Design file:              divisore_restoring.ncd
Physical constraint file: divisore_restoring.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dividendo<0>|    0.355(R)|    0.807(R)|clk_BUFGP         |   0.000|
dividendo<1>|    0.355(R)|    0.807(R)|clk_BUFGP         |   0.000|
dividendo<2>|    0.649(R)|    0.572(R)|clk_BUFGP         |   0.000|
dividendo<3>|    0.442(R)|    0.738(R)|clk_BUFGP         |   0.000|
dividendo<4>|    0.561(R)|    0.642(R)|clk_BUFGP         |   0.000|
dividendo<5>|    0.607(R)|    0.605(R)|clk_BUFGP         |   0.000|
dividendo<6>|    0.779(R)|    0.468(R)|clk_BUFGP         |   0.000|
dividendo<7>|    0.905(R)|    0.368(R)|clk_BUFGP         |   0.000|
divisore<0> |    0.711(R)|    0.522(R)|clk_BUFGP         |   0.000|
divisore<1> |    0.166(R)|    0.958(R)|clk_BUFGP         |   0.000|
divisore<2> |    0.812(R)|    0.446(R)|clk_BUFGP         |   0.000|
divisore<3> |    0.923(R)|    0.357(R)|clk_BUFGP         |   0.000|
divisore<4> |    0.310(R)|    0.848(R)|clk_BUFGP         |   0.000|
divisore<5> |    0.612(R)|    0.607(R)|clk_BUFGP         |   0.000|
divisore<6> |    1.138(R)|    0.186(R)|clk_BUFGP         |   0.000|
divisore<7> |    0.455(R)|    0.732(R)|clk_BUFGP         |   0.000|
reset       |    3.220(R)|   -1.302(R)|clk_BUFGP         |   0.000|
start       |    4.835(R)|    0.645(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
finish      |    7.681(R)|clk_BUFGP         |   0.000|
quoziente<0>|    6.662(R)|clk_BUFGP         |   0.000|
quoziente<1>|    6.610(R)|clk_BUFGP         |   0.000|
quoziente<2>|    6.605(R)|clk_BUFGP         |   0.000|
quoziente<3>|    7.135(R)|clk_BUFGP         |   0.000|
quoziente<4>|    6.660(R)|clk_BUFGP         |   0.000|
quoziente<5>|    6.608(R)|clk_BUFGP         |   0.000|
quoziente<6>|    6.662(R)|clk_BUFGP         |   0.000|
quoziente<7>|    7.090(R)|clk_BUFGP         |   0.000|
resto<0>    |    7.569(R)|clk_BUFGP         |   0.000|
resto<1>    |    7.769(R)|clk_BUFGP         |   0.000|
resto<2>    |    7.587(R)|clk_BUFGP         |   0.000|
resto<3>    |    7.262(R)|clk_BUFGP         |   0.000|
resto<4>    |    7.139(R)|clk_BUFGP         |   0.000|
resto<5>    |    7.086(R)|clk_BUFGP         |   0.000|
resto<6>    |    7.597(R)|clk_BUFGP         |   0.000|
resto<7>    |    7.699(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.528|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 10 23:53:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



