Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Dec 05 11:01:03 2023
| Host         : Elena running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_env_control_sets_placed.rpt
| Design       : top_env
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |             994 |          365 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |             226 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------+----------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+---------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG     | MPGW/q1_reg_0                   |                      |                1 |              2 |
| ~clk_IBUF_BUFG     | MPGW/nextAddr_reg[3]            | MPGR/outtemp_reg[31] |                1 |              4 |
|  clk_IBUF_BUFG     |                                 |                      |                7 |             24 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[10][31][0]  |                      |               17 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[11][31][0]  |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[12][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[13][31][0]  |                      |               10 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[14][31][0]  |                      |               10 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[15][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[16][31][0]  |                      |               18 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[17][31][0]  |                      |                8 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[18][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[19][31][0]  |                      |                8 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[1][31][0]   |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[20][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[21][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[22][31][0]  |                      |               11 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[23][31][0]  |                      |               18 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[24][31][0]  |                      |               16 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[25][31][0]  |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[26][31][0]  |                      |                7 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[27][31][0]  |                      |                8 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[28][31][0]  |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[29][31][0]  |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[2][31][0]   |                      |               11 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[30][31][0]  |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[31][31][0]  |                      |               18 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[3][31][0]   |                      |               14 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[4][31][0]   |                      |               11 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[5][31][0]   |                      |                9 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[6][31][0]   |                      |               12 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[7][31][0]   |                      |               17 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[8][31][0]   |                      |               11 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[9][31][0]   |                      |               16 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/outtemp_reg[31]_4[0] | MPGR/outtemp_reg[31] |               25 |             32 |
|  led_OBUF_BUFG[10] |                                 | MPGR/outtemp_reg[31] |               10 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/outtemp_reg[31]_6    |                      |                8 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/E[0]                 | MPGR/outtemp_reg[31] |               18 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/pctemp_reg[31]_1[0]  | MPGR/outtemp_reg[31] |               27 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/myRF_reg[0][31]_0[0] | MPGR/outtemp_reg[31] |               16 |             32 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/outtemp_reg[31]_5[0] | MPGR/outtemp_reg[31] |               10 |             34 |
|  clk_IBUF_BUFG     | MIPS/UC/PC/outtemp_reg[0]_0[0]  | MPGR/outtemp_reg[31] |               19 |             64 |
+--------------------+---------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                    40 |
+--------+-----------------------+


