// Seed: 1630680638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1._id_1 = 0;
  wire id_12;
  wire id_13;
  assign id_5 = id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_4 = 32'd61
) (
    input supply1 id_0,
    input tri0 _id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire _id_4
);
  logic [id_1 : id_4] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
