# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 0.001024 1024 0.79 2140 18304 0.954016 1.05021 50.2699 32.849 85.2072 85.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 0.001024 1024 0.79 2140 18288 0.956128 1.05626 61.187 32.8748 96.1558 96.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 0.001024 1024 0.79 2140 18400 0.95232 1.05283 64.5861 32.8798 99.5574 99.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 0.001024 1024 0.79 2140 18240 0.948224 1.04362 58.9854 32.7507 93.8133 93.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 0.001024 1024 0.79 2140 18200 0.956416 1.04858 59.7077 32.7442 94.5379 94.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 0.001024 1024 0.79 2140 18144 0.949728 1.04426 60.8159 32.7651 95.6584 95.7454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 0.001024 1024 0.79 2140 18240 0.957312 1.05232 62.0443 32.8177 96.9538 97.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 0.001024 1024 0.79 2140 17920 0.9488 1.04387 59.5612 32.5941 94.2335 94.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 0.001024 1024 0.79 2140 18048 0.956416 1.05062 59.5316 32.8496 94.4763 94.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 0.001024 1024 0.79 2140 18000 0.954528 1.04634 64.5472 32.6093 99.238 99.3221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 0.001024 1024 0.79 2140 17920 0.95232 1.04653 72.7347 32.7588 107.576 107.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 0.001024 1024 0.79 2145 18304 0.957024 1.05069 51.0667 32.8448 86.0115 86.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 0.001024 1024 0.79 2145 18320 0.959072 1.05267 51.7375 32.8186 86.6494 86.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 0.001024 1024 0.79 2145 18240 0.953152 1.05075 51.7919 32.7845 86.6646 86.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 0.001024 1024 0.79 2145 18256 0.957376 1.05101 52.1377 32.8057 87.0381 87.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 0.001024 1024 0.79 2145 18304 0.952896 1.05062 53.8214 32.8763 88.7844 88.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 0.001024 1024 0.79 2145 18288 0.955488 1.05267 61.9489 32.885 96.9236 97.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 0.001024 1024 0.79 2145 18240 0.950752 1.05136 60.8306 32.8778 95.792 95.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 0.001024 1024 0.79 2145 18048 0.946656 1.04573 63.6956 32.7484 98.5189 98.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 0.001024 1024 0.79 2145 18200 0.957984 1.04998 65.5158 32.7675 100.371 100.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 0.001024 1024 0.79 2145 18144 0.946464 1.04496 64.352 32.7468 99.1728 99.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 0.001024 1024 0.79 2145 18240 0.956256 1.05267 64.5828 32.8395 99.5098 99.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 0.001024 1024 0.79 2145 17920 0.950272 1.04336 60.3314 32.5938 94.9992 95.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 0.001024 1024 0.79 2145 18048 0.954336 1.0479 66.7724 32.8467 101.703 101.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 0.001024 1024 0.79 2145 18000 0.954368 1.04717 71.0598 32.6327 105.779 105.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 0.001024 1024 0.79 2145 17920 0.954368 1.0473 64.9042 32.7611 99.7528 99.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 0.001024 1024 0.79 2140 18368 0.951456 1.05062 48.3084 32.8331 83.2292 83.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 0.001024 1024 0.79 2140 18400 0.957408 1.05482 54.5014 32.817 89.4148 89.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 0.001024 1024 0.79 2140 18336 0.950272 1.05053 51.4016 32.81 86.2937 86.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 0.001024 1024 0.79 2140 18368 0.954368 1.05062 52.2749 32.8212 87.1808 87.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 0.001024 1024 0.79 2140 18304 0.956192 1.0521 51.1572 32.8759 86.1249 86.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 0.001024 1024 0.79 2140 18288 0.9584 1.05472 65.5316 32.9115 100.539 100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 0.001024 1024 0.79 2140 18144 0.95232 1.05267 46.1882 32.8134 81.0868 81.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 0.001024 1024 0.79 2140 18400 0.9528 1.05443 65.6428 32.9031 100.639 100.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 0.001024 1024 0.79 2140 17920 0.94592 1.04272 44.3799 32.5542 79.0037 79.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 0.001024 1024 0.79 2140 18240 0.94832 1.04458 59.9087 32.7478 94.7305 94.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 0.001024 1024 0.79 2140 18048 0.954208 1.05136 42.2813 32.8811 77.2511 77.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 0.001024 1024 0.79 2140 18200 0.958624 1.05069 61.2284 32.7364 96.0599 96.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 0.001024 1024 0.79 2140 18000 0.950176 1.0465 43.3766 32.6064 78.0638 78.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 0.001024 1024 0.79 2140 18144 0.950272 1.04454 76.391 32.749 111.218 111.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 0.001024 1024 0.79 2140 17472 0.937984 1.0392 47.8017 32.2958 82.1588 82.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 0.001024 1024 0.79 2140 18240 0.956416 1.05094 74.4679 32.8241 109.383 109.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 0.001024 1024 0.79 2140 17760 0.944128 1.04653 49.4794 32.6855 84.2429 84.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 0.001024 1024 0.79 2140 17920 0.948672 1.04221 71.6844 32.5937 106.354 106.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 0.001024 1024 0.79 2140 17920 0.95232 1.05053 49.0306 32.8019 83.9185 84.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 0.001024 1024 0.79 2140 18048 0.955456 1.0505 63.8864 32.8761 98.8532 98.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 410 0.001024 1024 0.79 2140 17664 0.949376 1.04278 43.0725 32.6144 77.7637 77.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 0.001024 1024 0.79 2140 18000 0.954368 1.04458 66.81 32.6001 101.491 101.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 410 0.001024 1024 0.79 2140 17600 0.952224 1.05062 47.9022 32.9044 82.8889 82.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 0.001024 1024 0.79 2136 18304 0.950272 1.05069 48.523 32.8081 83.4148 83.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 0.001024 1024 0.79 2136 18320 0.956896 1.05574 51.2364 32.8408 86.1732 86.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 0.001024 1024 0.79 2136 18240 0.952416 1.05242 50.5054 32.7864 85.3809 85.4658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 0.001024 1024 0.79 2136 18048 0.94576 1.04499 33.5092 32.7524 68.3363 68.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 0.001024 1024 0.79 2136 18256 0.960096 1.05203 57.7786 32.8274 92.7006 92.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 0.001024 1024 0.79 2136 18144 0.948224 1.04816 37.916 32.763 72.7597 72.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 0.001024 1024 0.79 2136 18304 0.958144 1.05267 55.6051 32.8377 90.5363 90.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 0.001024 1024 0.79 2136 17920 0.948128 1.04448 36.0508 32.6225 70.7499 70.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 0.001024 1024 0.79 2136 18288 0.95824 1.05677 62.9518 32.9109 97.9568 98.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 0.001024 1024 0.79 2136 18144 0.95232 1.05267 45.0183 32.8049 79.9102 79.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 0.001024 1024 0.79 2136 18240 0.951616 1.05267 60.4824 32.8956 95.4672 95.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 0.001024 1024 0.79 2136 17920 0.944832 1.04285 42.3455 32.5766 76.9934 77.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 0.001024 1024 0.79 2136 18048 0.946976 1.0471 73.2773 32.7142 108.069 108.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 0.001024 1024 0.79 2136 18048 0.956512 1.0536 47.7166 32.8736 82.685 82.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 0.001024 1024 0.79 2136 18200 0.958016 1.05024 73.9059 32.7585 108.757 108.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 0.001024 1024 0.79 2136 18000 0.95232 1.04381 50.0197 32.6012 84.7009 84.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 0.001024 1024 0.79 2136 18144 0.949536 1.04429 70.9627 32.7651 105.807 105.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 0.001024 1024 0.79 2136 17472 0.938272 1.03424 46.0558 32.2932 80.4058 80.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 0.001024 1024 0.79 2136 18240 0.959808 1.05139 66.9607 32.8233 101.879 101.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 0.001024 1024 0.79 2136 17760 0.94544 1.04445 46.0439 32.6896 80.8069 80.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 0.001024 1024 0.79 2136 17920 0.947936 1.04099 64.2682 32.6092 98.9511 99.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 0.001024 1024 0.79 2136 17920 0.954368 1.04826 45.4783 32.7894 80.3548 80.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 0.001024 1024 0.79 2150 18304 0.95232 1.04864 54.2526 32.8347 89.1718 89.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 0.001024 1024 0.79 2150 18320 0.958464 1.05414 49.4084 32.8401 84.3476 84.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 0.001024 1024 0.79 2150 18240 0.948224 1.05472 32.4672 32.8964 67.447 67.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 0.001024 1024 0.79 2150 18240 0.95168 1.0496 52.7326 32.8144 87.6317 87.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 0.001024 1024 0.79 2150 18048 0.948224 1.04624 34.9045 32.7257 69.7063 69.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 0.001024 1024 0.79 2150 18256 0.959616 1.05152 55.8082 32.8228 90.7232 90.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 0.001024 1024 0.79 2150 18144 0.94816 1.04589 36.6177 32.7693 71.4637 71.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 0.001024 1024 0.79 2150 18304 0.956416 1.05267 56.569 32.8532 91.5155 91.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 0.001024 1024 0.79 2150 17920 0.9488 1.04243 37.2934 32.6242 71.992 72.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 0.001024 1024 0.79 2150 18288 0.953824 1.05437 64.5444 32.8847 99.5196 99.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 0.001024 1024 0.79 2150 18144 0.950272 1.05661 45.4971 32.8132 80.401 80.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 0.001024 1024 0.79 2150 18240 0.952704 1.05456 61.0041 32.8757 95.9694 96.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 0.001024 1024 0.79 2150 17920 0.944192 1.04387 42.6508 32.5757 77.297 77.3775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 0.001024 1024 0.79 2150 18048 0.946848 1.04483 72.5543 32.7512 107.379 107.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 0.001024 1024 0.79 2150 18048 0.955296 1.05226 48.1003 32.8477 83.039 83.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 0.001024 1024 0.79 2150 18200 0.958496 1.04858 73.7522 32.7605 108.604 108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 0.001024 1024 0.79 2150 18000 0.95232 1.04422 50.2643 32.6276 84.9682 85.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 0.001024 1024 0.79 2150 18144 0.950272 1.04576 68.5252 32.7462 103.35 103.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 0.001024 1024 0.79 2150 17472 0.934848 1.03248 44.9536 32.3145 79.3207 79.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 0.001024 1024 0.79 2150 18240 0.956416 1.05267 66.6107 32.8145 101.516 101.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 0.001024 1024 0.79 2150 17760 0.942592 1.04464 45.9387 32.6819 80.6891 80.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 0.001024 1024 0.79 2150 17920 0.949728 1.04397 66.2303 32.5908 100.899 100.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 0.001024 1024 0.79 2150 17920 0.953792 1.04973 45.8067 32.7853 80.6779 80.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 0.001024 1024 0.79 2144 18368 0.9504 1.04976 48.0727 32.8347 82.9923 83.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 0.001024 1024 0.79 2144 18304 0.956416 1.05267 31.6563 32.8423 66.593 66.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 0.001024 1024 0.79 2144 18320 0.958464 1.05322 49.4092 32.8472 84.3535 84.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 0.001024 1024 0.79 2144 18240 0.953952 1.05267 32.8876 32.8741 67.8512 67.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 0.001024 1024 0.79 2144 18336 0.953376 1.05062 54.9235 32.8117 89.8235 89.9083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 0.001024 1024 0.79 2144 18240 0.945856 1.04326 34.3964 32.742 69.211 69.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 0.001024 1024 0.79 2144 18368 0.957248 1.05434 51.906 32.8241 86.822 86.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 0.001024 1024 0.79 2144 18144 0.957824 1.05014 33.6452 32.7773 68.5261 68.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 0.001024 1024 0.79 2144 18144 0.956416 1.05062 28.4425 32.8219 63.3538 63.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 0.001024 1024 0.79 2144 18304 0.956032 1.05133 52.4571 32.8799 87.4274 87.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 0.001024 1024 0.79 2144 17920 0.948224 1.04243 34.3338 32.598 69.0039 69.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 0.001024 1024 0.79 2144 18048 0.955136 1.04947 29.033 32.847 63.9672 64.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 0.001024 1024 0.79 2144 18288 0.956416 1.05453 74.2337 32.9059 109.23 109.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 0.001024 1024 0.79 2144 18144 0.950432 1.05062 47.9701 32.777 82.8304 82.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 0.001024 1024 0.79 2144 18144 0.956064 1.0543 40.6568 32.8737 75.6218 75.7029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 0.001024 1024 0.79 2144 18240 0.95232 1.05062 70.1399 32.8954 105.122 105.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 0.001024 1024 0.79 2144 17920 0.944608 1.04675 48.4634 32.5788 83.1166 83.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 0.001024 1024 0.79 2144 17760 0.946944 1.04272 38.5864 32.6588 73.3179 73.4016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 0.001024 1024 0.79 2144 18240 0.947904 1.04621 63.7013 32.7241 98.5001 98.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 0.001024 1024 0.79 2144 18048 0.954272 1.05069 44.374 32.8795 79.3441 79.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 410 0.001024 1024 0.79 2144 17280 0.93664 1.03181 38.3353 32.2063 72.5918 72.6743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 0.001024 1024 0.79 2144 18200 0.958336 1.05021 66.8022 32.7405 101.634 101.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 0.001024 1024 0.79 2144 18000 0.95232 1.04445 45.75 32.7054 80.5348 80.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 0.001024 1024 0.79 2144 18000 0.956928 1.04861 40.0935 32.7606 74.9436 75.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 0.001024 1024 0.79 2144 18144 0.948192 1.0449 62.987 32.7734 97.8339 97.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 410 0.001024 1024 0.79 2144 17472 0.93648 1.03405 43.2529 32.2874 77.5956 77.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 410 0.001024 1024 0.79 2144 17472 0.933888 1.03043 37.0422 32.1489 71.241 71.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 0.001024 1024 0.79 2144 18240 0.958464 1.05264 65.4313 32.8098 100.333 100.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 0.001024 1024 0.79 2144 17760 0.945984 1.04566 44.6087 32.6604 79.3438 79.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 410 0.001024 1024 0.79 2144 17280 0.951776 1.04301 37.183 32.5209 71.7823 71.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 0.001024 1024 0.79 2144 17920 0.950272 1.04243 61.7331 32.5932 96.4056 96.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 410 0.001024 1024 0.79 2144 17920 0.952832 1.04858 46.0215 32.7716 80.8803 80.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 410 0.001024 1024 0.79 2144 17664 0.94832 1.04413 38.1754 32.5939 72.8444 72.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 0.001024 1024 0.79 2160 18304 0.953312 1.04838 49.5606 32.8035 84.45 84.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 0.001024 1024 0.79 2160 18304 0.953152 1.05062 33.0903 32.8787 68.057 68.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 0.001024 1024 0.79 2160 18320 0.958656 1.05472 54.9185 32.8436 89.8585 89.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 0.001024 1024 0.79 2160 18240 0.94848 1.05443 36.5937 32.8657 71.5416 71.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 0.001024 1024 0.79 2160 18240 0.957824 1.05267 30.5279 32.8175 65.4377 65.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 0.001024 1024 0.79 2160 18240 0.952224 1.05062 51.9844 32.7838 86.8589 86.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 0.001024 1024 0.79 2160 18048 0.945152 1.04653 33.817 32.7516 68.6476 68.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 0.001024 1024 0.79 2160 18144 0.95232 1.04915 28.4929 32.8129 63.3907 63.4752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 0.001024 1024 0.79 2160 18256 0.96 1.05062 69.534 32.8481 104.474 104.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 0.001024 1024 0.79 2160 18144 0.949856 1.04477 44.6466 32.7445 79.4698 79.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 0.001024 1024 0.79 2160 18144 0.958752 1.05178 38.2181 32.8407 73.1546 73.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 0.001024 1024 0.79 2160 18304 0.956608 1.0504 66.1857 32.8691 101.148 101.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 0.001024 1024 0.79 2160 17920 0.948352 1.04202 42.302 32.6196 76.9943 77.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 0.001024 1024 0.79 2160 18048 0.958464 1.05098 34.6263 32.8465 69.5669 69.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 0.001024 1024 0.79 2160 18288 0.956736 1.05472 67.2682 32.9053 102.268 102.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 0.001024 1024 0.79 2160 18144 0.95232 1.05258 47.0158 32.8111 81.9163 82.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 0.001024 1024 0.79 2160 18144 0.959264 1.0529 41.3377 32.8813 76.3161 76.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 410 0.001024 1024 0.79 2160 17280 0.93648 1.03424 35.6131 32.2054 69.8718 69.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 0.001024 1024 0.79 2160 18240 0.950272 1.05152 66.38 32.8694 101.334 101.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 0.001024 1024 0.79 2160 17920 0.946176 1.04141 45.267 32.5544 79.8945 79.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 0.001024 1024 0.79 2160 17760 0.94512 1.04496 39.5031 32.6584 74.2348 74.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 410 0.001024 1024 0.79 2160 17280 0.943136 1.03555 35.3444 32.3325 69.7377 69.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 0.001024 1024 0.79 2160 18048 0.948224 1.04592 63.3892 32.7244 98.1918 98.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 0.001024 1024 0.79 2160 18048 0.954368 1.05066 44.4114 32.8538 79.3558 79.4382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 410 0.001024 1024 0.79 2160 17280 0.93776 1.0327 36.4894 32.2333 70.7775 70.8601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 410 0.001024 1024 0.79 2160 17664 0.952128 1.04243 34.4261 32.6172 69.1221 69.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 0.001024 1024 0.79 2160 18200 0.956512 1.04659 64.6602 32.7593 99.5055 99.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 0.001024 1024 0.79 2160 18000 0.95232 1.05229 47.5537 32.6302 82.2716 82.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 0.001024 1024 0.79 2160 18000 0.958464 1.04858 39.4546 32.7269 74.2738 74.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 410 0.001024 1024 0.79 2160 17600 0.953472 1.05146 36.5937 32.8764 71.5572 71.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 0.001024 1024 0.79 2160 18240 0.9504 1.05232 54.8252 32.8363 89.749 89.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 0.001024 1024 0.79 2160 18176 0.958464 1.05062 34.4109 32.8802 69.3855 69.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 410 0.001024 1024 0.79 2160 18048 0.950272 1.04461 28.5036 32.7453 63.3306 63.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 0.001024 1024 0.79 2160 18240 0.957088 1.05414 51.9574 32.8422 86.8955 86.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 0.001024 1024 0.79 2160 18240 0.954368 1.05107 34.1179 32.8715 69.0783 69.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 0.001024 1024 0.79 2160 18000 0.956416 1.05203 28.239 32.8199 63.1531 63.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 0.001024 1024 0.79 2160 18240 0.951424 1.05053 67.9474 32.8138 102.848 102.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 0.001024 1024 0.79 2160 18048 0.946304 1.04586 43.2403 32.7205 78.0374 78.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 0.001024 1024 0.79 2160 18144 0.950272 1.05155 37.2587 32.7857 72.131 72.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 0.001024 1024 0.79 2160 18048 0.954368 1.05168 31.4324 32.8721 66.3934 66.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 0.001024 1024 0.79 2160 18256 0.956416 1.05267 66.0651 32.8199 100.975 101.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 0.001024 1024 0.79 2160 18144 0.949984 1.04448 42.4246 32.7732 77.2743 77.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 0.001024 1024 0.79 2160 18144 0.956256 1.05322 35.4069 32.8494 70.3477 70.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 410 0.001024 1024 0.79 2160 17472 0.940032 1.03418 30.4515 32.3123 64.8216 64.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 0.001024 1024 0.79 2160 18176 0.955264 1.05078 62.454 32.8766 97.4212 97.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 0.001024 1024 0.79 2160 17920 0.95072 1.04288 40.7725 32.621 75.4718 75.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 0.001024 1024 0.79 2160 18048 0.956064 1.0503 34.2038 32.8735 69.1641 69.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 0.001024 1024 0.79 2160 17920 0.956128 1.04797 30.77 32.7685 65.6266 65.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 0.001024 1024 0.79 2160 18288 0.958016 1.05491 64.7124 32.9146 99.7235 99.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 0.001024 1024 0.79 2160 18144 0.950656 1.05021 45.4748 32.7908 80.3489 80.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 0.001024 1024 0.79 2160 18144 0.957312 1.05392 39.1858 32.8807 74.1626 74.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 410 0.001024 1024 0.79 2160 17280 0.936352 1.03242 35.6511 32.2298 69.9356 70.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 0.001024 1024 0.79 2160 18240 0.95072 1.05222 64.4118 32.9029 99.4024 99.4862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 0.001024 1024 0.79 2160 17920 0.94368 1.0424 44.4419 32.5488 79.0591 79.1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 0.001024 1024 0.79 2160 17760 0.94688 1.04243 37.9836 32.6867 72.7428 72.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 410 0.001024 1024 0.79 2160 17280 0.945568 1.03718 34.2012 32.3332 68.5984 68.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 0.001024 1024 0.79 2150 18176 0.948672 1.04877 54.4052 32.8356 89.3255 89.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 0.001024 1024 0.79 2150 18176 0.956864 1.0497 36.436 32.8477 71.3745 71.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 410 0.001024 1024 0.79 2150 18048 0.948352 1.04416 30.1733 32.7224 64.9693 65.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 0.001024 1024 0.79 2150 18160 0.958688 1.05331 51.3082 32.8437 86.2458 86.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 0.001024 1024 0.79 2150 18080 0.952928 1.05453 33.7563 32.8648 68.7089 68.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 0.001024 1024 0.79 2150 18000 0.957536 1.05565 28.4352 33.1363 63.6703 63.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 0.001024 1024 0.79 2150 17600 0.946208 1.04243 24.4964 32.5729 59.1398 59.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 0.001024 1024 0.79 2150 18144 0.950624 1.04858 66.4913 32.8158 101.388 101.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 0.001024 1024 0.79 2150 18048 0.946976 1.04461 42.5376 32.725 77.3387 77.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 0.001024 1024 0.79 2150 17856 0.95232 1.05062 35.5203 33.0997 70.7042 70.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 0.001024 1024 0.79 2150 18048 0.958464 1.05677 31.0205 32.8797 65.9964 66.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 0.001024 1024 0.79 2150 18144 0.958464 1.05062 64.5209 32.8439 99.4579 99.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 0.001024 1024 0.79 2150 17920 0.949984 1.04803 41.325 33.0613 76.4661 76.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 0.001024 1024 0.79 2150 17808 0.959072 1.05194 34.1325 32.8169 69.0432 69.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 410 0.001024 1024 0.79 2150 17472 0.939616 1.03334 29.8793 32.2884 64.2219 64.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 0.001024 1024 0.79 2150 18176 0.955104 1.04992 61.0273 32.8474 95.9633 96.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 0.001024 1024 0.79 2150 17920 0.952096 1.04381 40.9738 32.6187 75.6724 75.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 0.001024 1024 0.79 2150 18048 0.957696 1.05062 34.9605 32.8468 69.8973 69.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 0.001024 1024 0.79 2150 17920 0.95408 1.04678 31.2816 32.7909 66.1544 66.2363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 0.001024 1024 0.79 2150 18144 0.958464 1.05408 66.6473 32.8821 101.625 101.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 0.001024 1024 0.79 2150 17856 0.950272 1.05085 46.1897 32.7949 81.0687 81.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 0.001024 1024 0.79 2150 17712 0.956416 1.05274 39.7619 32.9063 74.7597 74.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 410 0.001024 1024 0.79 2150 17280 0.936096 1.03248 36.0556 32.2336 70.3405 70.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 410 0.001024 1024 0.79 2150 17280 0.95232 1.04042 34.3491 32.519 68.9451 69.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 0.001024 1024 0.79 2150 18080 0.952 1.05062 64.0576 32.8602 99.0028 99.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 0.001024 1024 0.79 2150 17600 0.947168 1.04243 45.0456 32.5506 79.6715 79.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 0.001024 1024 0.79 2150 17760 0.946176 1.0448 38.1156 32.6552 72.8463 72.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 410 0.001024 1024 0.79 2150 17280 0.946304 1.03958 34.9285 32.363 69.3599 69.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 410 0.001024 1024 0.79 2150 17600 0.952192 1.05037 36.0858 32.8718 71.0423 71.1252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 0.001024 1024 0.79 2160 18112 0.952256 1.05008 51.3672 32.8375 86.2884 86.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 0.001024 1024 0.79 2160 18048 0.958272 1.04896 33.7931 32.8468 68.734 68.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 0.001024 1024 0.79 2160 17856 0.947872 1.04365 27.9492 32.726 62.7487 62.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 410 0.001024 1024 0.79 2160 17664 0.95232 1.04224 24.5654 32.6171 59.2569 59.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 0.001024 1024 0.79 2160 18080 0.957696 1.05104 68.0659 32.843 103.005 103.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 0.001024 1024 0.79 2160 18080 0.954816 1.05293 42.754 32.897 77.7435 77.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 0.001024 1024 0.79 2160 18000 0.956416 1.05251 35.9607 32.8212 70.8732 70.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 0.001024 1024 0.79 2160 17600 0.946336 1.04157 30.3754 32.5705 65.0149 65.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 0.001024 1024 0.79 2160 18048 0.953152 1.05062 65.0667 32.7886 99.9441 100.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 0.001024 1024 0.79 2160 17856 0.94576 1.04458 41.0083 32.7195 75.8062 75.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 0.001024 1024 0.79 2160 17856 0.951104 1.04858 34.0992 32.8165 68.9978 69.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 0.001024 1024 0.79 2160 17664 0.954368 1.05216 30.1138 32.8775 65.0812 65.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 0.001024 1024 0.79 2160 17760 0.945952 1.04426 27.2685 32.6804 62.0236 62.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 0.001024 1024 0.79 2160 18032 0.958432 1.05219 60.2648 32.8106 95.1688 95.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 0.001024 1024 0.79 2160 17920 0.948224 1.04426 39.8733 32.7595 74.7102 74.7906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 0.001024 1024 0.79 2160 17808 0.957088 1.05126 33.37 32.8068 68.2667 68.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 410 0.001024 1024 0.79 2160 17472 0.938592 1.03366 29.0033 32.2918 63.3488 63.4294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 410 0.001024 1024 0.79 2160 17360 0.959392 1.05155 25.2605 32.8469 60.2018 60.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 0.001024 1024 0.79 2160 18048 0.954368 1.05002 57.9704 32.8708 92.9317 93.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 0.001024 1024 0.79 2160 17664 0.947904 1.04448 39.416 32.6185 74.1104 74.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 0.001024 1024 0.79 2160 17664 0.95648 1.04851 33.2871 32.8755 68.2528 68.3349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 410 0.001024 1024 0.79 2160 17408 0.956768 1.04886 29.3034 32.7931 64.1846 64.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 410 0.001024 1024 0.79 2160 17280 0.944832 1.03824 26.7244 32.3374 61.1296 61.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 0.001024 1024 0.79 2176 18304 0.95104 1.04858 50.7426 32.829 85.6539 85.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 0.001024 1024 0.79 2176 18304 0.954368 1.05731 33.4634 32.8832 68.4402 68.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 0.001024 1024 0.79 2176 18048 0.950336 1.04499 27.7123 32.7188 62.5118 62.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 410 0.001024 1024 0.79 2176 17920 0.94832 1.0456 24.5125 32.6192 59.2091 59.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 0.001024 1024 0.79 2176 18320 0.95728 1.05472 66.7935 32.8211 101.714 101.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 0.001024 1024 0.79 2176 18240 0.952032 1.05766 41.9043 32.8998 76.8988 76.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 0.001024 1024 0.79 2176 18240 0.956384 1.05267 34.3809 32.8206 69.292 69.3735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 0.001024 1024 0.79 2176 17920 0.947296 1.04234 30.3016 32.5513 64.9243 65.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 0.001024 1024 0.79 2176 18000 0.954336 1.04448 27.2778 32.6318 61.9894 62.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 0.001024 1024 0.79 2176 18240 0.95232 1.0528 62.8025 32.7844 97.6771 97.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 0.001024 1024 0.79 2176 18048 0.948224 1.0448 39.8949 32.7139 74.6863 74.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 0.001024 1024 0.79 2176 18144 0.949376 1.05037 33.4913 32.8099 68.3803 68.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 410 0.001024 1024 0.79 2176 18048 0.957888 1.05325 29.9527 32.8832 64.9308 65.0167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 0.001024 1024 0.79 2176 17760 0.945728 1.04294 25.6199 32.6776 60.3672 60.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 0.001024 1024 0.79 2176 18256 0.958208 1.05203 58.4916 32.8215 93.406 93.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 0.001024 1024 0.79 2176 18144 0.948288 1.04653 38.4651 32.7429 73.2876 73.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 0.001024 1024 0.79 2176 18144 0.960032 1.05126 32.1962 32.8171 67.1076 67.1928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 410 0.001024 1024 0.79 2176 17472 0.939488 1.03405 27.2888 32.282 61.6269 61.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 410 0.001024 1024 0.79 2176 17920 0.9616 1.05254 25.1204 32.8188 60.035 60.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 0.001024 1024 0.79 2176 18304 0.958368 1.04861 58.154 32.8735 93.1144 93.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 0.001024 1024 0.79 2176 17920 0.950272 1.04474 39.0195 32.5936 73.6908 73.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 410 0.001024 1024 0.79 2176 18048 0.954368 1.04922 33.0243 32.8552 67.9653 68.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 410 0.001024 1024 0.79 2176 17920 0.953632 1.04646 29.5593 32.7591 64.4009 64.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 410 0.001024 1024 0.79 2176 17280 0.946304 1.03584 25.2693 32.3353 59.6715 59.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 410 0.001024 1024 0.79 2176 17664 0.950272 1.04195 24.9251 32.621 59.6214 59.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 410 0.001024 1024 0.79 2176 18016 0.95408 1.0537 50.1192 32.9179 85.1278 85.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 410 0.001024 1024 0.79 2176 17920 0.950272 1.05008 56.2528 32.7996 91.1376 91.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 410 0.001024 1024 0.79 2176 17920 0.955232 1.05267 37.8167 32.8739 72.7814 72.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 410 0.001024 1024 0.79 2176 17664 0.948928 1.04448 31.3263 32.7535 66.1572 66.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 410 0.001024 1024 0.79 2176 17664 0.950272 1.04038 27.9226 32.6216 62.6224 62.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 410 0.001024 1024 0.79 2176 17600 0.94816 1.04208 25.3909 32.5778 60.0431 60.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 410 0.001024 1024 0.79 2176 17664 0.960096 1.05142 24.0169 32.8508 58.9599 59.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 410 0.001024 1024 0.79 2176 17024 0.94032 1.03562 21.5623 32.2896 55.9106 55.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 410 0.001024 1024 0.79 2176 17408 0.958464 1.04653 20.8632 32.7935 55.7449 55.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 410 0.001024 1024 0.79 2160 17472 0.941184 1.03424 20.5061 32.2889 54.8517 54.9343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 410 0.001024 1024 0.79 2176 17472 0.939264 1.03424 20.1242 32.314 54.4998 54.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 410 0.001024 1024 0.79 2150 17920 0.959488 1.05283 21.1457 32.8174 56.0585 56.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 410 0.001024 1024 0.79 2160 17920 0.961888 1.05254 21.0105 32.8484 55.9556 56.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 410 0.001024 1024 0.79 2144 17920 0.94752 1.04378 23.1911 32.5946 57.8592 57.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 410 0.001024 1024 0.79 2144 16320 0.920256 1.01408 30.6387 31.6906 64.3478 64.4342
