#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 13:07:34 2018
# Process ID: 5928
# Current directory: /home/dours/CurrentProjectCache/TRIK/KirillSmirnov/ti-linux-kernel
# Command line: vivado
# Log file: /home/dours/CurrentProjectCache/TRIK/KirillSmirnov/ti-linux-kernel/vivado.log
# Journal file: /home/dours/CurrentProjectCache/TRIK/KirillSmirnov/ti-linux-kernel/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ariarti25/NewPr4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/Desktop/Мат-мех/Проектирывание цифровых систем/4 пара/Task4Pack/project_zybo_empty/project_zybo_empty.srcs/constrs_1/new/1.xdc', nor could it be found using path '/home/dours/CurrentProjectCache/TRIK/KirillSmirnov/ti-linux-kernel/C:/Users/Ariarti25/Desktop/Мат-мех/Проектирывание цифровых систем/4 пара/Task4Pack/project_zybo_empty/project_zybo_empty.srcs/constrs_1/new/1.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/less3B3', nor could it be found using path '/home/dours/CurrentProjectCache/TRIK/KirillSmirnov/ti-linux-kernel/C:/Users/Ariarti25/less3B3'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/less3B3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dours/7d577a55-0e87-4891-9f69-9a7999223e56/dours/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Main_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6145.145 ; gain = 69.215 ; free physical = 137 ; free virtual = 4150
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787943A
set_property PROGRAM.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file(s) /home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.ltx.
 The hw_probe  in the probes file has port index 2. This port does not exist in the ILA core at location (user chain=1, index=0, bscan switch=0).
set_property PROBES.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-10 13:11:26
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-10 13:11:30
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-10 13:11:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-10 13:13:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dours/DigitalSystemDesignCourse/05Voloshin_ariarti@list.ru/task4.3/NewPr4/NewPr4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279787943A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 13:32:32 2018...
