Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,441
design__inferred_latch__count,0
design__instance__count,111
design__instance__area,867.082
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004512188897933811
power__switching__total,0.00020473712356761098
power__leakage__total,1.0311337339530269E-9
power__total,0.0006559570319950581
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0034129089409482348
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0034129089409482348
timing__hold__ws__corner:nom_tt_025C_1v80,0.3259639872506425
timing__setup__ws__corner:nom_tt_025C_1v80,0.6223661762108287
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.004956368789009769
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.004956368789009769
timing__hold__ws__corner:nom_ss_100C_1v60,0.37804432876413635
timing__setup__ws__corner:nom_ss_100C_1v60,-0.8456502404354561
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-4.030037306825352
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.8456502404354561
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,7
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.828039
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,2
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0025486002918332323
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0025486002918332323
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11880291531251835
timing__setup__ws__corner:nom_ff_n40C_1v95,1.1708231382475285
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0053606565148610575
clock__skew__worst_setup,0.0023657049211414116
timing__hold__ws,0.11567661045348282
timing__setup__ws,-0.8796685850951
timing__hold__tns,0.0
timing__setup__tns,-4.2323701297151315
timing__hold__wns,0
timing__setup__wns,-0.8796685850951
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,21
timing__setup_r2r__ws,-0.828039
timing__setup_r2r_vio__count,4
design__die__bbox,0.0 0.0 48.375 59.095
design__core__bbox,5.52 10.88 42.78 46.24
flow__warnings__count,1
flow__errors__count,0
design__io,23
design__die__area,2858.72
design__core__area,1317.51
design__instance__count__stdcell,111
design__instance__area__stdcell,867.082
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.65812
design__instance__utilization__stdcell,0.65812
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,21
design__io__hpwl,596919
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1311.38
design__violations,0
design__instance__count__setup_buffer,7
design__instance__count__hold_buffer,2
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,108
route__net__special,2
route__drc_errors__iter:1,13
route__wirelength__iter:1,1423
route__drc_errors__iter:2,8
route__wirelength__iter:2,1435
route__drc_errors__iter:3,16
route__wirelength__iter:3,1434
route__drc_errors__iter:4,0
route__wirelength__iter:4,1438
route__drc_errors,0
route__wirelength,1438
route__vias,576
route__vias__singlecut,576
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,94.92
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.003198691402288325
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.003198691402288325
timing__hold__ws__corner:min_tt_025C_1v80,0.32626630098879794
timing__setup__ws__corner:min_tt_025C_1v80,0.6431670933438908
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.004681477560338125
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.004681477560338125
timing__hold__ws__corner:min_ss_100C_1v60,0.37786863596552045
timing__setup__ws__corner:min_ss_100C_1v60,-0.8184455567152452
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3.8674273767016807
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.8184455567152452
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,7
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.806375
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,2
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0023657049211414116
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0023657049211414116
timing__hold__ws__corner:min_ff_n40C_1v95,0.11567661045348282
timing__setup__ws__corner:min_ff_n40C_1v95,1.1844853211303537
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.003767819496382838
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.003767819496382838
timing__hold__ws__corner:max_tt_025C_1v80,0.32491477095154664
timing__setup__ws__corner:max_tt_025C_1v80,0.5998297583965893
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0053606565148610575
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0053606565148610575
timing__hold__ws__corner:max_ss_100C_1v60,0.3771364438600724
timing__setup__ws__corner:max_ss_100C_1v60,-0.8796685850951
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4.2323701297151315
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.8796685850951
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,7
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0028902714373247444
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0028902714373247444
timing__hold__ws__corner:max_ff_n40C_1v95,0.12203088884790932
timing__setup__ws__corner:max_ff_n40C_1v95,1.1560717155244378
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
