{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625035938574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625035938575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 12:22:18 2021 " "Processing started: Wed Jun 30 12:22:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625035938575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625035938575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625035938575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625035938934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625035938934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_vlog_mif.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_vlog_mif.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_vlog_mif " "Found entity 1: rom_vlog_mif" {  } { { "rom_vlog_mif.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/rom_vlog_mif.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file singleport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleport_ram " "Found entity 1: singleport_ram" {  } { { "singleport_ram.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/singleport_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_control.v 1 1 " "Found 1 design units, including 1 entities, in source file top_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_control " "Found entity 1: top_control" {  } { { "top_control.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip " "Found entity 1: memory_ip" {  } { { "memory_ip.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/memory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 iram " "Found entity 1: iram" {  } { { "iram.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/iram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/dram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625035948588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625035948588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_control " "Elaborating entity \"top_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625035948630 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "write_en_ins top_control.v(39) " "Verilog HDL warning at top_control.v(39): object write_en_ins used but never assigned" {  } { { "top_control.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1625035948632 "|top_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_en_ins 0 top_control.v(39) " "Net \"write_en_ins\" at top_control.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "top_control.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625035948632 "|top_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_1 " "Elaborating entity \"core\" for hierarchy \"core:core_1\"" {  } { { "top_control.v" "core_1" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine core:core_1\|state_machine:state_machine " "Elaborating entity \"state_machine\" for hierarchy \"core:core_1\|state_machine:state_machine\"" {  } { { "core.v" "state_machine" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/core.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:core_1\|control_unit:control_Unit " "Elaborating entity \"control_unit\" for hierarchy \"core:core_1\|control_unit:control_Unit\"" {  } { { "core.v" "control_Unit" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/core.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor core:core_1\|processor:processor " "Elaborating entity \"processor\" for hierarchy \"core:core_1\|processor:processor\"" {  } { { "core.v" "processor" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/core.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:core_1\|processor:processor\|register:R1 " "Elaborating entity \"register\" for hierarchy \"core:core_1\|processor:processor\|register:R1\"" {  } { { "processor.v" "R1" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/processor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC core:core_1\|processor:processor\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"core:core_1\|processor:processor\|PC:PC\"" {  } { { "processor.v" "PC" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU core:core_1\|processor:processor\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"core:core_1\|processor:processor\|ALU:ALU\"" {  } { { "processor.v" "ALU" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948653 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement information at ALU.v(11): all case item expressions in this case statement are onehot" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/ALU.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1625035948655 "|top_control|core:core_1|processor:processor|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram iram:iram " "Elaborating entity \"iram\" for hierarchy \"iram:iram\"" {  } { { "top_control.v" "iram" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:dram " "Elaborating entity \"dram\" for hierarchy \"dram:dram\"" {  } { { "top_control.v" "dram" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Simple processor/top_control.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625035948657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625035949209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 12:22:29 2021 " "Processing ended: Wed Jun 30 12:22:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625035949209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625035949209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625035949209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625035949209 ""}
