[GRF_PMU0, GRF]
@ = 0x0FD588000, 0x00002000

SOC_CON0 = 0x0000 ; System control register 0
> 15, 1, CLK_REF_MIPI_DCPHY0_SEL ; Clock source selection for clk_ref_mipi_dcphy0.
= 0, GENERATED_CLOCK ; Select from generated clock
= 1, OSCILLATOR ; Select from oscillator

> 14, 1, CLK_CR_PARA_SEL ; Clock source selection for clk_cr_para.
= 0, INV_OSCILLATOR ; Select from inverter of oscillator
= 1, GENERATED_CLOCK ; Select from generated clock

> 10, 1, CLK_BATTERY_PWRUP_GATE_EN ; Enable clock gating for battery power up logic.
= 0, DISABLE
= 1, ENABLE

> 9, 1, RESETN_BATTERY_PWRUP_HOLD_ENA ; Enable reset hold for battery power up logic.
= 0, DISABLE
= 1, ENABLE

> 8, 1, DBCLK_GPIO0_SEL ; Clock source selection for dbclk_gpio0.
= 0, OSCILLATOR ; Select from oscillator
= 1, CLK_DEEPSLOW ; Select from clk_deepslow

> 5, 2, CLK_DEEPSLOW_SEL ; Clock source selection for clk_deepslow. Others: Reserved.
= 0, OSC_OUT ; Select from divider output of oscillator
= 1, EXT_IO_CLK ; Select from external IO clock
= 2, PMU_PVTM_OUT ; Select from divider output of PMU_PVTM

> 0, 1, PD_PMU1_REPAIR_ENABLE ; Enable memory repair for PD_PMU1.
= 0, DISABLE
= 1, ENABLE

SOC_CON1 = 0x0004 ; System control register 1
> 15, 1, PRESETN_PMU0_IOC_HOLD_ENA ; Enable reset hold for presetn_pmu0_ioc.
= 0, DISABLE
= 1, ENABLE

> 14, 1, PRESETN_PMU0_GRF_HOLD_ENA ; Enable reset hold for presetn_pmu0_grf.
= 0, DISABLE
= 1, ENABLE

> 13, 1, PRESETN_GPIO0_HOLD_ENA ; Enable reset hold for presetn_gpio0.
= 0, DISABLE
= 1, ENABLE

> 12, 1, DBRESETN_GPIO0_HOLD_ENA ; Enable reset hold for dbresetn_gpio0.
= 0, DISABLE
= 1, ENABLE

> 0, 12, PMUPVTM_CLKOUT_DIV ; Clock divide factor for clock generated by PMU_PVTM

SOC_CON2 = 0x0008 ; System control register 2
> 0, 14, PMU0_MEM_CFG_HDSPRF ; Interface configuration for HDSPRF type memory in PD_PMU0. Bit[0]: TEST1 Bit[1]: TEST_RNM Bit[4:2]: RM Bit[5]: WMD Bit[7]: LS Bit[11:10]: WPULSE Bit[13:12]: RA Other bits: Reserved

SOC_CON3 = 0x000C ; System control register 3
> 10, 1, PMIC_INT_POL ; Polarity of PMIC int.
= 0, ACTIVE_HIGH
= 1, ACTIVE_LOW

> 9, 1, PMIC1_SLEEP_POL ; Polarity of pmic1_sleep.
= 0, ACTIVE_HIGH
= 1, ACTIVE_LOW

> 8, 1, PMIC0_SLEEP_POL ; Polarity of pmic0_sleep.
= 0, ACTIVE_HIGH
= 1, ACTIVE_LOW

> 4, 4, PMIC1_SLEEP_IOUT_SEL ; Source selection for pmic1_sleep.
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request
= 8, LOW_DEEP_LOW_POWER ; Low power mode or deep low power mode
= 9, CHIP_RESET ; Chip reset output
= 0xA, DEEP_LOW_POWER ; Deep low power mode
= 0xB, LOW_POWER ; Low power mode

> 0, 4, PMIC0_SLEEP_IOUT_SEL ; Source selection for pmic0_sleep.
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request
= 8, LOW_DEEP_LOW_POWER ; Low power mode or deep low power mode
= 9, CHIP_RESET ; Chip reset output
= 0xA, DEEP_LOW_POWER ; Deep low power mode
= 0xB, LOW_POWER ; Low power mode

IO_RET_CON0 = 0x0020 ; IO retention control register 0
> 7, 1, PMUIO2_RET_ENA ; Enable PMUIO2 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 6, 1, VCCIO6_RET_ENA ; Enable VCCIO6 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 5, 1, VCCIO5_RET_ENA ; Enable VCCIO5 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 4, 1, VCCIO4_RET_ENA ; Enable VCCIO4 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 3, 1, VCCIO3_RET_ENA ; Enable VCCIO3 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 2, 1, VCCIO2_RET_ENA ; Enable VCCIO2 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 1, 1, VCCIO1_RET_ENA ; Enable VCCIO1 retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

> 0, 1, EMMCIO_RET_ENA ; Enable EMMCIO retention mode by hardware.
= 0, DISABLE
= 1, ENABLE

IO_RET_CON1 = 0x0024 ; IO retention control register 1
> 7, 1, PMUIO2_RET_SFTENA ; Enable PMUIO2 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 6, 1, VCCIO6_RET_SFTENA ; Enable VCCIO1 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 5, 1, VCCIO5_RET_SFTENA ; Enable VCCIO5 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 4, 1, VCCIO4_RET_SFTENA ; Enable VCCIO4 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 3, 1, VCCIO3_RET_SFTENA ; Enable VCCIO3 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 2, 1, VCCIO2_RET_SFTENA ; Enable VCCIO2 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 1, 1, VCCIO1_RET_SFTENA ; Enable VCCIO1 retention mode by software.
= 0, DISABLE
= 1, ENABLE

> 0, 1, EMMCIO_RET_SFTENA ; Enable EMMCIO retention mode by software.
= 0, DISABLE
= 1, ENABLE

OS_REG8 = 0x0080 ; Operation system register 8
OS_REG9 = 0x0084 ; Operation system register 9
OS_REG10 = 0x0088 ; Operation system register 10
OS_REG11 = 0x008C ; Operation system register 11

