
---------- Begin Simulation Statistics ----------
final_tick                               164627546899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829044                       # Number of bytes of host memory used
host_op_rate                                     3937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4378.65                       # Real time elapsed on the host
host_tick_rate                                5234547                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000014                       # Number of instructions simulated
sim_ops                                      17240058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022920                       # Number of seconds simulated
sim_ticks                                 22920255750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       435633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        879557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6488940                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562906                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6981994                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2722718                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6488940                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3766222                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7137450                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83641                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       384554                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17477686                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11340306                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562928                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1004116                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19319771                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240037                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     42814039                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.402673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.437547                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     37947011     88.63%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1719903      4.02%     92.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       398135      0.93%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       941273      2.20%     95.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       398905      0.93%     96.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       228505      0.53%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       104365      0.24%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71826      0.17%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1004116      2.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     42814039                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177965                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093979     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240037                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.584048                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.584048                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36635792                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44206442                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2392114                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4799035                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         564325                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1445406                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5279238                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787669                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              967381                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25364                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7137450                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2465485                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              42514683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29379332                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1128650                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.155702                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2757513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2806359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.640904                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45836678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.109407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.546833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37438655     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           388753      0.85%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           576622      1.26%     83.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           538721      1.18%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           858962      1.87%     86.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           965461      2.11%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           371630      0.81%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           382546      0.83%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4315328      9.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45836678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       739907                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3716250                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.756496                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11349057                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             967297                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20568258                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6663129                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1454148                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36544267                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10381760                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1287440                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34678155                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         236369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2104295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         564325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2503561                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       567354                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112744                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          785                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1955                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3208246                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       820035                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1955                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       588526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30299208                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28534547                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684971                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20754079                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.622475                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28684515                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47199503                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23625896                       # number of integer regfile writes
system.switch_cpus.ipc                       0.218148                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.218148                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       339167      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23952751     66.60%     67.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1076      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10637510     29.58%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1035091      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35965595                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1348665                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037499                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          293586     21.77%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1012694     75.09%     96.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42385      3.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36975093                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119531992                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55850066                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36544267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35965595                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19304224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       415459                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26805394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45836678                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.784647                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.714916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34840409     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3106688      6.78%     82.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1638656      3.57%     86.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1508602      3.29%     89.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1671480      3.65%     93.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1247686      2.72%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       986873      2.15%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480071      1.05%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       356213      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45836678                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.784581                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2465508                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       472652                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       509354                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6663129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1454148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20099665                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 45840490                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28664250                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411879                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3771502                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3059090                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5464395                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        193004                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106376877                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41425192                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50444447                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5278785                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          92531                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         564325                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8264193                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29032555                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57124058                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6029                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6840                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7365355                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6820                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             78369731                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76177337                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       190093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913328                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         190093                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             438542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        60086                       # Transaction distribution
system.membus.trans_dist::CleanEvict           375547                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5382                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        438542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1323481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1323481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1323481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32256640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32256640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32256640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            443924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  443924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              443924                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1231275000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2467560750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22920255750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       472388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          952384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87644608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87648576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          468651                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3845504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1425858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133318                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.339919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1235765     86.67%     86.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190093     13.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1425858                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1368963000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435710000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       513283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   513283                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       513283                       # number of overall hits
system.l2.overall_hits::total                  513283                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       443857                       # number of demand (read+write) misses
system.l2.demand_misses::total                 443924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       443857                       # number of overall misses
system.l2.overall_misses::total                443924                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5039000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  44433640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44438679500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5039000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  44433640500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44438679500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957207                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957207                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.463733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.463770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.463733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.463770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82606.557377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100108.008886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100104.250953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82606.557377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100108.008886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100104.250953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               60086                       # number of writebacks
system.l2.writebacks::total                     60086                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       443857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            443918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       443857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           443918                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  39995070500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39999499500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  39995070500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39999499500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.463733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.463764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.463733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.463764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72606.557377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90108.008886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90105.603963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72606.557377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90108.008886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90105.603963                       # average overall mshr miss latency
system.l2.replacements                         468651                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       412302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           412302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       412302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       412302                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       157075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        157075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15382                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5382                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    446012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     446012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.259199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.259199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82871.051654                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82871.051654                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    392192000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    392192000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.259199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.259199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72871.051654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72871.051654                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82606.557377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81274.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72606.557377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72606.557377                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       497901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            497901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       438475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          438480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  43987628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43987628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.468268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.468271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100319.581504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100318.437557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       438475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       438475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  39602878500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  39602878500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.468268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.468266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90319.581504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90319.581504                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8134.614163                       # Cycle average of tags in use
system.l2.tags.total_refs                     1273167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.716663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.811696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.435220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.833507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7935.514882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1729                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15783467                       # Number of tag accesses
system.l2.tags.data_accesses                 15783467                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     28406848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28411136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3845504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3845504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       443857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              443924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        60086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       170330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1239377445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1239564528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       170330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           173122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167777535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167777535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167777535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       170330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1239377445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1407342062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    443325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000346438250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              868599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56448                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      443918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60086                       # Number of write requests accepted
system.mem_ctrls.readBursts                    443918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    532                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13288451250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2216930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21601938750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29970.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48720.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                443918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   91398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       423328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.109759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.530443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.060521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       379896     89.74%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34979      8.26%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5635      1.33%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1733      0.41%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          596      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          255      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          120      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       423328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.128460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.392518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.872168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3670     98.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           50      1.34%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.132105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.535506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3455     92.85%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      1.56%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              165      4.43%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      1.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28376704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3843712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28410752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3845504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1238.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1239.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22918842000                       # Total gap between requests
system.mem_ctrls.avgGap                      45473.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     28372800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3843712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 170329.687529773742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1237891946.297327041626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167699350.387920528650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       443857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        60086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1921000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  21600017750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 554237876750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31491.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48664.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9224076.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1500042600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            797261190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1571128440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          155049660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1808885520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10021390020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        362253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16216011030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.496950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    858646500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    765180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21296418500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1522633560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            809268570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1594647600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          158453100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1808885520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9999221010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        380956320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16274065680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        710.029847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    907710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    765180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21247355000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    22920245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2465369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2465379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2465369                       # number of overall hits
system.cpu.icache.overall_hits::total         2465379                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8177500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8177500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8177500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8177500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2465485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2465496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2465485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2465496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69893.162393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69893.162393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5131500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84122.950820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84122.950820                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2465369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2465379                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2465485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2465496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69893.162393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84122.950820                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4931054                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4931054                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3430653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3430655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3430653                       # number of overall hits
system.cpu.dcache.overall_hits::total         3430655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2076953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2076958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2076953                       # number of overall misses
system.cpu.dcache.overall_misses::total       2076958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 119226113785                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119226113785                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 119226113785                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119226113785                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5507606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5507613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5507606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5507613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.377106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.377107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.377106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.377107                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57404.338849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57404.200655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57404.338849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57404.200655                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15683979                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            583338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.886606                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.692308                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       412302                       # number of writebacks
system.cpu.dcache.writebacks::total            412302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1119813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1119813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1119813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1119813                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  51469774850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51469774850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  51469774850                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51469774850                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.173785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.173785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53774.552155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53774.552155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53774.552155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53774.552155                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956121                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2817429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2817429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2056064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2056069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 118559718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 118559718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4873493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4873498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.421887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.421888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57663.437519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57663.297292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1119350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1119350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50830499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50830499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.192206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.192206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54264.694453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54264.694453                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    666395785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    666395785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31901.756187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31901.756187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    639275850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    639275850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31297.162930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31297.162930                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164627546899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.142437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4381659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.582745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.142436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11972371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11972371                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164694986547500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   7692                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829180                       # Number of bytes of host memory used
host_op_rate                                    13281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5199.87                       # Real time elapsed on the host
host_tick_rate                               12969480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067440                       # Number of seconds simulated
sim_ticks                                 67439648000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1288738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2577668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19693658                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1675936                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21108031                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8286180                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19693658                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11407478                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21564350                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246130                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1124717                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52660974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34231170                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1675936                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2975035                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     58870623                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821447                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    125707435                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.412239                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.451646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    111083780     88.37%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5158340      4.10%     92.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1170521      0.93%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2836949      2.26%     95.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1201962      0.96%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       705971      0.56%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       350904      0.28%     97.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       223973      0.18%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2975035      2.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    125707435                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631824                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312329     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821447                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.495977                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.495977                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     107190922                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      133345526                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7162041                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14535915                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1680083                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4310335                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16072583                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326321                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2943293                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70978                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21564350                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7459785                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             124886471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               88510817                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3360166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.159879                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8312742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8532310                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.656222                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    134879296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.136861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.571062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109531757     81.21%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1162072      0.86%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1791049      1.33%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1618772      1.20%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2545752      1.89%     86.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2904050      2.15%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1208296      0.90%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1154949      0.86%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12962599      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    134879296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2194418                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11203753                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.768212                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33076840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2941169                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        61636333                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20229525                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204221                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4399398                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    110644123                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30135671                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3799451                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103615903                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         704884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5784174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1680083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6967131                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1596800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       350518                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5826                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9829869                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2467234                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5826                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1723656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       470762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          92125498                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86299115                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682903                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          62912735                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.639825                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               86752096                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        140243704                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71491084                       # number of integer regfile writes
system.switch_cpus.ipc                       0.222421                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.222421                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1016403      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72359054     67.36%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3324      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30890721     28.76%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3145853      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107415355                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3782451                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035213                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          875052     23.13%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2793661     73.86%     96.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113738      3.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110181403                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    354788571                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86299115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    169471356                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          110644123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107415355                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     58822579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1296115                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81836960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    134879296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.796381                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.729813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    102177411     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9158370      6.79%     82.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4915813      3.64%     86.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4515037      3.35%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4891333      3.63%     93.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3695480      2.74%     95.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2958180      2.19%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1452940      1.08%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1114732      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    134879296                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.796381                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7459785                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1361985                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1457280                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20229525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4399398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        59529387                       # number of misc regfile reads
system.switch_cpus.numCycles                134879296                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        84718467                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269549                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       10838394                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9153930                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       14995205                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        574564                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     321389036                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125085915                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    152391955                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          15962200                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         305466                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1680083                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23348835                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88122291                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    172597342                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15781                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20572                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21934851                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20501                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            233424470                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           230660566                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       566015                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         566015                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1273189                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190273                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1098465                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15741                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1273189                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3866598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3866598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3866598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     94668992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     94668992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94668992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1288930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1288930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1288930                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3670667500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7156227000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67439648000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1505436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2693597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    263529984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              263529984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1396540                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12177472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4199033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3633018     86.52%     86.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 566015     13.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4199033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4117656000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203739500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1513563                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1513563                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1513563                       # number of overall hits
system.l2.overall_hits::total                 1513563                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1288930                       # number of demand (read+write) misses
system.l2.demand_misses::total                1288930                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1288930                       # number of overall misses
system.l2.overall_misses::total               1288930                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 128901729000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128901729000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 128901729000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128901729000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.459923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.459923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.459923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.459923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100006.772284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100006.772284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100006.772284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100006.772284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190273                       # number of writebacks
system.l2.writebacks::total                    190273                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1288930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1288930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1288930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1288930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 116012429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116012429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 116012429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116012429000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.459923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.459923                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.459923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.459923                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90006.772284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90006.772284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90006.772284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90006.772284                       # average overall mshr miss latency
system.l2.replacements                        1396540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315163                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315163                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315163                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       458213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        458213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        53359                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53359                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        15741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1318991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1318991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.227800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.227800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83793.373991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83793.373991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        15741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1161581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1161581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73793.373991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73793.373991                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1460204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1460204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1273189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1273189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 127582737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 127582737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.465791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100207.225714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100207.225714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1273189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1273189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 114850847500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 114850847500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.465791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.465791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90207.225714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90207.225714                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5629859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1404732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.007782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     255.184247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7936.815753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46236428                       # Number of tag accesses
system.l2.tags.data_accesses                 46236428                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67439648000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     82491520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82491520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12177472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12177472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1288930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1288930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       190273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1223190252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1223190252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180568440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180568440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180568440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1223190252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1403758691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    190266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1287437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260660250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11776                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11776                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2531099                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1288930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190273                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1288930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             80745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             80283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             81485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            79810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            80875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38444076750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6437185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             62583520500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29860.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48610.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   197703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52253                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1288930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  462550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  262029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   77893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1227762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.029496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.001684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.195395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1094259     89.13%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106694      8.69%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17917      1.46%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5284      0.43%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2057      0.17%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          840      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          351      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          168      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          192      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1227762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.335343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.461619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            628      5.33%      5.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          5236     44.46%     49.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2383     20.24%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          744      6.32%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          448      3.80%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          359      3.05%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          326      2.77%     85.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          318      2.70%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          269      2.28%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          244      2.07%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          206      1.75%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          176      1.49%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          120      1.02%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          106      0.90%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           68      0.58%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           52      0.44%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           40      0.34%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           16      0.14%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           17      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            7      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            8      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11776                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10870     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      1.53%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              541      4.59%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      1.37%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11776                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               82395968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12177152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82491520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12177472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1221.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1223.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67440919500                       # Total gap between requests
system.mem_ctrls.avgGap                      45592.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     82395968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12177152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1221773399.529012918472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180563694.519876480103                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1288930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       190273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  62583520500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1658302313500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48554.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8715384.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4377412620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2326676550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4590370260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          487506240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29366394870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1167228960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47639601180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        706.403467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2790569250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  62396958750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4388715240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2332680240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4601929920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          505692720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29302797120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1220784960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47676611880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        706.952265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2930381750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62257146250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    90359893000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9925154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9925164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9925154                       # number of overall hits
system.cpu.icache.overall_hits::total         9925164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8177500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8177500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8177500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8177500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9925270                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9925281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9925270                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9925281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69893.162393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69893.162393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5131500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84122.950820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84122.950820                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9925154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9925164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9925270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9925281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70495.689655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69893.162393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84122.950820                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84122.950820                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.033999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9925226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160084.290323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.033450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19850624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19850624                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13975287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13975289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13975287                       # number of overall hits
system.cpu.dcache.overall_hits::total        13975289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8259371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8259376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8259371                       # number of overall misses
system.cpu.dcache.overall_misses::total       8259376                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 470033833949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 470033833949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 470033833949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 470033833949                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22234658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22234665                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22234658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22234665                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.371464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.371464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.371464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.371464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56909.156151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56909.121700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56909.156151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56909.121700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     60226749                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2228202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              48                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.029304                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.812500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1727465                       # number of writebacks
system.cpu.dcache.writebacks::total           1727465                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4499738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4499738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4499738                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4499738                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 201135650660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 201135650660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 201135650660                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 201135650660                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.169089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.169089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.169089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.169089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53498.745931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53498.745931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53498.745931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53498.745931                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11499359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11499359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8169026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8169031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 467290324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 467290324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19668385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19668390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.415338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.415338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57202.697604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57202.662592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4497887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4497887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 198507905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 198507905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.186652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.186652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54072.565762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54072.565762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2743509949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2743509949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30367.036903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30367.036903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2627745660                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2627745660                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29694.054512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29694.054512                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164694986547500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.561689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17734927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.717190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.561687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48228968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48228968                       # Number of data accesses

---------- End Simulation Statistics   ----------
