

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f52c1700000,16384
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 32760
gpu_sim_insn = 17025
gpu_ipc =       0.5197
gpu_tot_sim_cycle = 32760
gpu_tot_stall_cycle = 0
tot_cycles_exec_all_SM = 111036
cycles_passed = 32760
gpu_tot_sim_insn = 17025
gpu_tot_ipc =       0.5197
gpu_tot_issued_cta = 1
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 3.1250% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.0032
L2_BW  =       0.7815 GB/Sec
L2_BW_total  =       0.7815 GB/Sec
gpu_total_sim_rate=1702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2217
	L1I_total_cache_misses = 37
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 272
	L1D_total_cache_misses = 242
	L1D_total_cache_miss_rate = 0.8897
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2180
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2217

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 17025
gpgpu_n_tot_w_icount = 4433
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313	W0_Idle:199953	W0_Scoreboard:13561	W1:2151	W2:204	W3:193	W4:183	W5:173	W6:162	W7:151	W8:141	W9:131	W10:120	W11:109	W12:99	W13:89	W14:78	W15:58	W16:78	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4433	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9600 {40:240,}
traffic_breakdown_coretomem[INST_ACC_R] = 296 {8:37,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1920 {8:240,}
traffic_breakdown_memtocore[INST_ACC_R] = 5920 {40:148,}
ENTERING ACCELSIM HERE
maxmflatency = 188 
max_icnt2mem_latency = 24 
maxmrqlatency = 13 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:47 	5 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	0 	0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 148/32 = 4.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         46         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        420         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        420         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        841         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60170 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001063
n_activity=184 dram_eff=0.3478
bk0: 8a 60152i bk1: 8a 60151i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001063 
total_CMD = 60188 
util_bw = 64 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60084 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60170 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60170 n_act=2 n_pre=0 n_ref_event=133152 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001063
n_activity=184 dram_eff=0.3478
bk0: 8a 60151i bk1: 8a 60151i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001063 
total_CMD = 60188 
util_bw = 64 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60084 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60170 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60174 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007975
n_activity=154 dram_eff=0.3117
bk0: 8a 60152i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000798 
total_CMD = 60188 
util_bw = 48 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60100 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60174 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212667
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211006
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209344
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60159i bk1: 4a 60158i bk2: 0a 60186i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60187i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60189i bk13: 0a 60189i bk14: 0a 60189i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214328
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214328
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214328
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60159i bk1: 4a 60158i bk2: 0a 60186i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60187i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60189i bk13: 0a 60189i bk14: 0a 60189i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209344
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211006
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209344
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=60188 n_nop=60178 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005317
n_activity=124 dram_eff=0.2581
bk0: 4a 60160i bk1: 4a 60159i bk2: 0a 60187i bk3: 0a 60187i bk4: 0a 60187i bk5: 0a 60188i bk6: 0a 60188i bk7: 0a 60188i bk8: 0a 60188i bk9: 0a 60188i bk10: 0a 60188i bk11: 0a 60188i bk12: 0a 60188i bk13: 0a 60188i bk14: 0a 60188i bk15: 0a 60189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 60188 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 60116 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60188 
n_nop = 60178 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 4, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 420
L2_total_cache_misses = 148
L2_total_cache_miss_rate = 0.3524
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=420
icnt_total_pkts_simt_to_mem=309
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 309
Req_Network_cycles = 32760
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0032
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 420
Reply_Network_cycles = 32760
Reply_Network_injected_packets_per_cycle =        0.0128
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 1702 (inst/sec)
gpgpu_simulation_rate = 3276 (cycle/sec)
gpgpu_silicon_slowdown = 581501x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 2
-grid dim = (3,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 2,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 38003
gpu_sim_insn = 52752
gpu_ipc =       1.3881
gpu_tot_sim_cycle = 70763
gpu_tot_stall_cycle = 0
tot_cycles_exec_all_SM = 507048
cycles_passed = 70763
gpu_tot_sim_insn = 69777
gpu_tot_ipc =       0.9861
gpu_tot_issued_cta = 4
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 3.1250% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0214
partiton_level_parallism_total  =       0.0159
partiton_level_parallism_util =       1.1168
partiton_level_parallism_util_total  =       1.0830
L2_BW  =       2.9355 GB/Sec
L2_BW_total  =       1.9383 GB/Sec
gpu_total_sim_rate=3171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3903
	L1I_total_cache_misses = 376
	L1I_total_cache_miss_rate = 0.0963
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 746
	L1D_total_cache_misses = 530
	L1D_total_cache_miss_rate = 0.7105
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 376
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3903

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 69777
gpgpu_n_tot_w_icount = 7802
gpgpu_n_stall_shd_mem = 1176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 426
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2560
gpgpu_n_store_insn = 1728
gpgpu_n_shmem_insn = 19048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:412	W0_Idle:974518	W0_Scoreboard:24414	W1:2151	W2:204	W3:193	W4:183	W5:173	W6:162	W7:151	W8:141	W9:131	W10:120	W11:109	W12:99	W13:89	W14:78	W15:58	W16:3321	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27
single_issue_nums: WS0:7802	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17040 {40:426,}
traffic_breakdown_coretomem[INST_ACC_R] = 3008 {8:376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12800 {40:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3408 {8:426,}
traffic_breakdown_memtocore[INST_ACC_R] = 60160 {40:1504,}
ENTERING ACCELSIM HERE
maxmflatency = 194 
max_icnt2mem_latency = 29 
maxmrqlatency = 13 
max_icnt2sh_latency = 5 
averagemflatency = 187 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	375 	1 	0 	746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	736 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        258        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        468        93    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        469        93    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        468        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        469        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        469        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        469        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        471        93    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        468       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        625       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        625       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        625       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        624       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        625       126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        624       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        625       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        191       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        191       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        194       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        191       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        191       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        190       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        190       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129957i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129956i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129957i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129957i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119992
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129957i bk1: 16a 129955i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129956i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012153
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129956i bk1: 16a 129954i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009845
n_activity=304 dram_eff=0.4211
bk0: 16a 129956i bk1: 16a 129956i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000985 
total_CMD = 130009 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118453
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129979 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008615
n_activity=274 dram_eff=0.4088
bk0: 16a 129955i bk1: 12a 129963i bk2: 0a 130007i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130008i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130010i bk13: 0a 130010i bk14: 0a 130010i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000861 
total_CMD = 130009 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129857 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129979 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129964i bk1: 12a 129964i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115377
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129965i bk1: 12a 129963i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114607
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129964i bk1: 12a 129964i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113069
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129964i bk1: 12a 129962i bk2: 0a 130007i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130008i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130010i bk13: 0a 130010i bk14: 0a 130010i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001123
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129964i bk1: 12a 129964i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113069
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129965i bk1: 12a 129964i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111531
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130009 n_nop=129983 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=244 dram_eff=0.3934
bk0: 12a 129965i bk1: 12a 129964i bk2: 0a 130008i bk3: 0a 130008i bk4: 0a 130008i bk5: 0a 130009i bk6: 0a 130009i bk7: 0a 130009i bk8: 0a 130009i bk9: 0a 130009i bk10: 0a 130009i bk11: 0a 130009i bk12: 0a 130009i bk13: 0a 130009i bk14: 0a 130009i bk15: 0a 130010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 130009 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 129873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130009 
n_nop = 129983 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 16, Miss_rate = 0.205, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 16, Miss_rate = 0.267, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 80, Miss = 12, Miss_rate = 0.150, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 2250
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.2009
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2112
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2250
icnt_total_pkts_simt_to_mem=1122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1122
Req_Network_cycles = 70763
Req_Network_injected_packets_per_cycle =       0.0159 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.1158
Req_Bank_Level_Parallism =       1.0830
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 2250
Reply_Network_cycles = 70763
Reply_Network_injected_packets_per_cycle =        0.0318
Reply_Network_conflicts_per_cycle =        0.0008
Reply_Network_conflicts_per_cycle_util =       0.0272
Reply_Bank_Level_Parallism =       1.0563
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 3171 (inst/sec)
gpgpu_simulation_rate = 3216 (cycle/sec)
gpgpu_silicon_slowdown = 592350x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 3
-grid dim = (3,3,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,2,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 7111
gpu_sim_insn = 158976
gpu_ipc =      22.3563
gpu_tot_sim_cycle = 77874
gpu_tot_stall_cycle = 2079
tot_cycles_exec_all_SM = 582172
cycles_passed = 77874
gpu_tot_sim_insn = 228753
gpu_tot_ipc =       2.9375
gpu_tot_issued_cta = 13
gpu_occupancy = 24.8305% 
gpu_tot_occupancy = 5.9248% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1734
partiton_level_parallism_total  =       0.0302
partiton_level_parallism_util =       3.6479
partiton_level_parallism_util_total  =       1.7140
L2_BW  =      12.6532 GB/Sec
L2_BW_total  =       2.9167 GB/Sec
gpu_total_sim_rate=9150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6423
	L1I_total_cache_misses = 1023
	L1I_total_cache_miss_rate = 0.1593
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1898
	L1D_total_cache_misses = 1394
	L1D_total_cache_miss_rate = 0.7345
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 373
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1023
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 566
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6989

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 228753
gpgpu_n_tot_w_icount = 12842
gpgpu_n_stall_shd_mem = 1464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1184
gpgpu_n_mem_write_global = 714
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9472
gpgpu_n_store_insn = 4032
gpgpu_n_shmem_insn = 69736
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4060	W0_Idle:1103937	W0_Scoreboard:32094	W1:2151	W2:204	W3:193	W4:183	W5:173	W6:162	W7:151	W8:141	W9:131	W10:120	W11:109	W12:99	W13:89	W14:78	W15:58	W16:3321	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4995
single_issue_nums: WS0:9062	WS1:1260	WS2:1260	WS3:1260	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9472 {8:1184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28560 {40:714,}
traffic_breakdown_coretomem[INST_ACC_R] = 3656 {8:457,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47360 {40:1184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5712 {8:714,}
traffic_breakdown_memtocore[INST_ACC_R] = 73120 {40:1828,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 195 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	449 	5 	3 	1160 	726 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1623 	260 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        725       501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        937       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        923       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        922       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        926       538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        927       534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        930       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        922       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1229       705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1235       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1234       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1240       733    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1241       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1233       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1232       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        221       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        222       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        221       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        221       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143022i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143021i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143022i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143022i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143022i bk1: 16a 143020i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143021i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143021i bk1: 16a 143019i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110432
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143040 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008946
n_activity=304 dram_eff=0.4211
bk0: 16a 143021i bk1: 16a 143021i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000895 
total_CMD = 143074 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142906 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143040 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143044 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007828
n_activity=274 dram_eff=0.4088
bk0: 16a 143020i bk1: 12a 143028i bk2: 0a 143072i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143073i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143075i bk13: 0a 143075i bk14: 0a 143075i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000783 
total_CMD = 143074 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142922 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143044 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010554
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143029i bk1: 12a 143029i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104841
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143030i bk1: 12a 143028i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143029i bk1: 12a 143029i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102744
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143029i bk1: 12a 143027i bk2: 0a 143072i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143073i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143075i bk13: 0a 143075i bk14: 0a 143075i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102045
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143029i bk1: 12a 143029i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102744
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143030i bk1: 12a 143029i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101346
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=143074 n_nop=143048 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=244 dram_eff=0.3934
bk0: 12a 143030i bk1: 12a 143029i bk2: 0a 143073i bk3: 0a 143073i bk4: 0a 143073i bk5: 0a 143074i bk6: 0a 143074i bk7: 0a 143074i bk8: 0a 143074i bk9: 0a 143074i bk10: 0a 143074i bk11: 0a 143074i bk12: 0a 143074i bk13: 0a 143074i bk14: 0a 143074i bk15: 0a 143075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 143074 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 142938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143074 
n_nop = 143048 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150, Miss = 16, Miss_rate = 0.107, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 132, Miss = 16, Miss_rate = 0.121, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 16, Miss_rate = 0.095, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 16, Miss_rate = 0.118, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 16, Miss_rate = 0.095, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 132, Miss = 16, Miss_rate = 0.121, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 16, Miss_rate = 0.121, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 116, Miss = 12, Miss_rate = 0.103, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 3726
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.1213
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2436
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3726
icnt_total_pkts_simt_to_mem=2355
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2355
Req_Network_cycles = 77874
Req_Network_injected_packets_per_cycle =       0.0302 
Req_Network_conflicts_per_cycle =       0.0032
Req_Network_conflicts_per_cycle_util =       0.1841
Req_Bank_Level_Parallism =       1.7140
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 3726
Reply_Network_cycles = 77874
Reply_Network_injected_packets_per_cycle =        0.0478
Reply_Network_conflicts_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle_util =       0.2346
Reply_Bank_Level_Parallism =       1.3831
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 9150 (inst/sec)
gpgpu_simulation_rate = 3114 (cycle/sec)
gpgpu_silicon_slowdown = 611753x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12lud_diagonalPfii'
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 28044
gpu_sim_insn = 17025
gpu_ipc =       0.6071
gpu_tot_sim_cycle = 105918
gpu_tot_stall_cycle = 2079
tot_cycles_exec_all_SM = 674344
cycles_passed = 105918
gpu_tot_sim_insn = 245778
gpu_tot_ipc =       2.3205
gpu_tot_issued_cta = 14
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 5.5421% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0110
partiton_level_parallism_total  =       0.0252
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.5838
L2_BW  =       0.9130 GB/Sec
L2_BW_total  =       2.3862 GB/Sec
gpu_total_sim_rate=7447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8640
	L1I_total_cache_misses = 1060
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2170
	L1D_total_cache_misses = 1636
	L1D_total_cache_miss_rate = 0.7539
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 373
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 566
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9206

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 245778
gpgpu_n_tot_w_icount = 17275
gpgpu_n_stall_shd_mem = 1968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9728
gpgpu_n_store_insn = 4272
gpgpu_n_shmem_insn = 74432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4373	W0_Idle:1266162	W0_Scoreboard:45655	W1:4302	W2:408	W3:386	W4:366	W5:346	W6:324	W7:302	W8:282	W9:262	W10:240	W11:218	W12:198	W13:178	W14:156	W15:116	W16:3399	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4995
single_issue_nums: WS0:13495	WS1:1260	WS2:1260	WS3:1260	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38160 {40:954,}
traffic_breakdown_coretomem[INST_ACC_R] = 3952 {8:494,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48640 {40:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7632 {8:954,}
traffic_breakdown_memtocore[INST_ACC_R] = 79040 {40:1976,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 194 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	486 	5 	3 	1432 	726 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1895 	260 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        748       501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1148       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1134       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1133       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1137       538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1137       534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1140       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1140       530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1133       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1509       705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1516       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1514       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1520       733    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1521       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1514       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1513       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        221       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        222       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        221       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        221       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194547i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000806787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194546i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000801649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194547i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000811926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194547i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000801649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194547i bk1: 16a 194545i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000786232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194546i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000811926
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194546i bk1: 16a 194544i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000811926
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194565 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006578
n_activity=304 dram_eff=0.4211
bk0: 16a 194546i bk1: 16a 194546i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 194599 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194431 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194565 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000791371
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194569 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005755
n_activity=274 dram_eff=0.4088
bk0: 16a 194545i bk1: 12a 194553i bk2: 0a 194597i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194598i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194600i bk13: 0a 194600i bk14: 0a 194600i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000576 
total_CMD = 194599 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194447 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194569 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000775955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194554i bk1: 12a 194554i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194555i bk1: 12a 194553i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000765677
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194554i bk1: 12a 194554i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0007554
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194554i bk1: 12a 194552i bk2: 0a 194597i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194598i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194600i bk13: 0a 194600i bk14: 0a 194600i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000750261
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194554i bk1: 12a 194554i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0007554
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194555i bk1: 12a 194554i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000745122
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=194599 n_nop=194573 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004933
n_activity=244 dram_eff=0.3934
bk0: 12a 194555i bk1: 12a 194554i bk2: 0a 194598i bk3: 0a 194598i bk4: 0a 194598i bk5: 0a 194599i bk6: 0a 194599i bk7: 0a 194599i bk8: 0a 194599i bk9: 0a 194599i bk10: 0a 194599i bk11: 0a 194599i bk12: 0a 194599i bk13: 0a 194599i bk14: 0a 194599i bk15: 0a 194600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 194599 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 194463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194599 
n_nop = 194573 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 16, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 140, Miss = 16, Miss_rate = 0.114, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 16, Miss_rate = 0.111, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 16, Miss_rate = 0.118, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 16, Miss_rate = 0.118, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 100, Miss = 16, Miss_rate = 0.160, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 150, Miss = 16, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 16, Miss_rate = 0.160, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 16, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 100, Miss = 16, Miss_rate = 0.160, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 150, Miss = 16, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 16, Miss_rate = 0.160, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 150, Miss = 16, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 138, Miss = 12, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 88, Miss = 12, Miss_rate = 0.136, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 4146
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.1090
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 916
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4146
icnt_total_pkts_simt_to_mem=2664
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2664
Req_Network_cycles = 105918
Req_Network_injected_packets_per_cycle =       0.0252 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.1504
Req_Bank_Level_Parallism =       1.5838
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 4146
Reply_Network_cycles = 105918
Reply_Network_injected_packets_per_cycle =        0.0391
Reply_Network_conflicts_per_cycle =        0.0060
Reply_Network_conflicts_per_cycle_util =       0.2036
Reply_Bank_Level_Parallism =       1.3314
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 7447 (inst/sec)
gpgpu_simulation_rate = 3209 (cycle/sec)
gpgpu_silicon_slowdown = 593642x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z13lud_perimeterPfii'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 28816
gpu_sim_insn = 35168
gpu_ipc =       1.2204
gpu_tot_sim_cycle = 134734
gpu_tot_stall_cycle = 2079
tot_cycles_exec_all_SM = 864836
cycles_passed = 134734
gpu_tot_sim_insn = 280946
gpu_tot_ipc =       2.0852
gpu_tot_issued_cta = 16
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 5.0097% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0188
partiton_level_parallism_total  =       0.0238
partiton_level_parallism_util =       1.0524
partiton_level_parallism_util_total  =       1.4593
L2_BW  =       2.5809 GB/Sec
L2_BW_total  =       2.4278 GB/Sec
gpu_total_sim_rate=6689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9764
	L1I_total_cache_misses = 1286
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2486
	L1D_total_cache_misses = 1828
	L1D_total_cache_miss_rate = 0.7353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 373
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8478
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1286
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 566
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10330

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 280946
gpgpu_n_tot_w_icount = 19521
gpgpu_n_stall_shd_mem = 2416
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 1078
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 5264
gpgpu_n_shmem_insn = 84000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2128
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4439	W0_Idle:1635506	W0_Scoreboard:52890	W1:4302	W2:408	W3:386	W4:366	W5:346	W6:324	W7:302	W8:282	W9:262	W10:240	W11:218	W12:198	W13:178	W14:156	W15:116	W16:5561	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5013
single_issue_nums: WS0:15741	WS1:1260	WS2:1260	WS3:1260	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43120 {40:1078,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56320 {40:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8624 {8:1078,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 193 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	712 	5 	3 	1748 	726 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2203 	268 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        889       548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1288       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1275       626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1273       623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1278       632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1278       628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1281       627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1282       623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1273       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1697       830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1703       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1702       840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1708       858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1709       858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1701       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1700       840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        221       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        222       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        221       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        221       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247489i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000634238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247488i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000630199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247489i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247489i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000630199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247489i bk1: 16a 247487i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000618079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247488i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638278
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247488i bk1: 16a 247486i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005171
n_activity=304 dram_eff=0.4211
bk0: 16a 247488i bk1: 16a 247488i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 247541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000622119
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247511 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004525
n_activity=274 dram_eff=0.4088
bk0: 16a 247487i bk1: 12a 247495i bk2: 0a 247539i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247540i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247542i bk13: 0a 247542i bk14: 0a 247542i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000452 
total_CMD = 247541 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247389 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247511 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00061
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247496i bk1: 12a 247496i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060596
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247497i bk1: 12a 247495i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060192
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247496i bk1: 12a 247496i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000593841
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247496i bk1: 12a 247494i bk2: 0a 247539i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247540i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247542i bk13: 0a 247542i bk14: 0a 247542i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000589801
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247496i bk1: 12a 247496i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000593841
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247497i bk1: 12a 247496i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000585762
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=247541 n_nop=247515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=244 dram_eff=0.3934
bk0: 12a 247497i bk1: 12a 247496i bk2: 0a 247540i bk3: 0a 247540i bk4: 0a 247540i bk5: 0a 247541i bk6: 0a 247541i bk7: 0a 247541i bk8: 0a 247541i bk9: 0a 247541i bk10: 0a 247541i bk11: 0a 247541i bk12: 0a 247541i bk13: 0a 247541i bk14: 0a 247541i bk15: 0a 247542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 247541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 247405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247541 
n_nop = 247515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204, Miss = 16, Miss_rate = 0.078, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 176, Miss = 16, Miss_rate = 0.091, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 238, Miss = 16, Miss_rate = 0.067, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 184, Miss = 16, Miss_rate = 0.087, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 238, Miss = 16, Miss_rate = 0.067, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 176, Miss = 16, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 230, Miss = 16, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 176, Miss = 16, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 230, Miss = 16, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 16, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 140, Miss = 16, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 140, Miss = 16, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 140, Miss = 16, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 194, Miss = 16, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 174, Miss = 12, Miss_rate = 0.069, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 5366
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0842
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1820
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3488
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5366
icnt_total_pkts_simt_to_mem=3206
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3206
Req_Network_cycles = 134734
Req_Network_injected_packets_per_cycle =       0.0238 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.1156
Req_Bank_Level_Parallism =       1.4593
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 5366
Reply_Network_cycles = 134734
Reply_Network_injected_packets_per_cycle =        0.0398
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.1575
Reply_Bank_Level_Parallism =       1.2523
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 6689 (inst/sec)
gpgpu_simulation_rate = 3207 (cycle/sec)
gpgpu_silicon_slowdown = 594013x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 7093
gpu_sim_insn = 70656
gpu_ipc =       9.9614
gpu_tot_sim_cycle = 141827
gpu_tot_stall_cycle = 3042
tot_cycles_exec_all_SM = 898240
cycles_passed = 141827
gpu_tot_sim_insn = 351602
gpu_tot_ipc =       2.4791
gpu_tot_issued_cta = 20
gpu_occupancy = 24.8023% 
gpu_tot_occupancy = 5.7455% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0773
partiton_level_parallism_total  =       0.0265
partiton_level_parallism_util =       2.7817
partiton_level_parallism_util_total  =       1.5681
L2_BW  =       5.6379 GB/Sec
L2_BW_total  =       2.5884 GB/Sec
gpu_total_sim_rate=7990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10884
	L1I_total_cache_misses = 1574
	L1I_total_cache_miss_rate = 0.1446
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2998
	L1D_total_cache_misses = 2212
	L1D_total_cache_miss_rate = 0.7378
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1574
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11702

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 448
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 351602
gpgpu_n_tot_w_icount = 21761
gpgpu_n_stall_shd_mem = 2544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 1206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 6288
gpgpu_n_shmem_insn = 106528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2128
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6122	W0_Idle:1693015	W0_Scoreboard:56294	W1:4302	W2:408	W3:386	W4:366	W5:346	W6:324	W7:302	W8:282	W9:262	W10:240	W11:218	W12:198	W13:178	W14:156	W15:116	W16:5561	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7221
single_issue_nums: WS0:16301	WS1:1820	WS2:1820	WS3:1820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 48240 {40:1206,}
traffic_breakdown_coretomem[INST_ACC_R] = 6048 {8:756,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71680 {40:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9648 {8:1206,}
traffic_breakdown_memtocore[INST_ACC_R] = 120960 {40:3024,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 194 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2998 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	746 	7 	3 	1921 	1065 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2525 	443 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        997       851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1394       938    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1381       917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1380       913    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1384       930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1385       925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1387       917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1389       910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1379      1222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1839      1216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1844      1244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1844      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1849      1261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1851      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1843      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1843      1235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        224       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       223         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       216         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        225       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260521i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000602518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260520i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260521i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260521i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260521i bk1: 16a 260519i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000587168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260520i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260520i bk1: 16a 260518i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260539 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004912
n_activity=304 dram_eff=0.4211
bk0: 16a 260520i bk1: 16a 260520i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 260573 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260539 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591005
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260543 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004298
n_activity=274 dram_eff=0.4088
bk0: 16a 260519i bk1: 12a 260527i bk2: 0a 260571i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260572i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260574i bk13: 0a 260574i bk14: 0a 260574i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000430 
total_CMD = 260573 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260543 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000579492
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260528i bk1: 12a 260528i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575654
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260529i bk1: 12a 260527i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000571817
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260528i bk1: 12a 260528i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564141
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260528i bk1: 12a 260526i bk2: 0a 260571i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260572i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260574i bk13: 0a 260574i bk14: 0a 260574i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000560304
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260528i bk1: 12a 260528i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564141
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260529i bk1: 12a 260528i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000556466
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=260573 n_nop=260547 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003684
n_activity=244 dram_eff=0.3934
bk0: 12a 260529i bk1: 12a 260528i bk2: 0a 260572i bk3: 0a 260572i bk4: 0a 260572i bk5: 0a 260573i bk6: 0a 260573i bk7: 0a 260573i bk8: 0a 260573i bk9: 0a 260573i bk10: 0a 260573i bk11: 0a 260573i bk12: 0a 260573i bk13: 0a 260573i bk14: 0a 260573i bk15: 0a 260574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 260573 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 260437 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260573 
n_nop = 260547 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 228, Miss = 16, Miss_rate = 0.070, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 216, Miss = 16, Miss_rate = 0.074, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 262, Miss = 16, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 16, Miss_rate = 0.071, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 262, Miss = 16, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 216, Miss = 16, Miss_rate = 0.074, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 254, Miss = 16, Miss_rate = 0.063, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 216, Miss = 16, Miss_rate = 0.074, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 254, Miss = 16, Miss_rate = 0.063, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 202, Miss = 16, Miss_rate = 0.079, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 202, Miss = 16, Miss_rate = 0.079, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 202, Miss = 16, Miss_rate = 0.079, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 164, Miss = 16, Miss_rate = 0.098, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 202, Miss = 16, Miss_rate = 0.079, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 182, Miss = 12, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 144, Miss = 12, Miss_rate = 0.083, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 6022
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0751
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6022
icnt_total_pkts_simt_to_mem=3754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3754
Req_Network_cycles = 141827
Req_Network_injected_packets_per_cycle =       0.0265 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.1282
Req_Bank_Level_Parallism =       1.5681
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 6022
Reply_Network_cycles = 141827
Reply_Network_injected_packets_per_cycle =        0.0425
Reply_Network_conflicts_per_cycle =        0.0077
Reply_Network_conflicts_per_cycle_util =       0.2387
Reply_Bank_Level_Parallism =       1.3094
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 7990 (inst/sec)
gpgpu_simulation_rate = 3223 (cycle/sec)
gpgpu_silicon_slowdown = 591064x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z12lud_diagonalPfii'
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 28044
gpu_sim_insn = 17025
gpu_ipc =       0.6071
gpu_tot_sim_cycle = 169871
gpu_tot_stall_cycle = 3042
tot_cycles_exec_all_SM = 990412
cycles_passed = 169871
gpu_tot_sim_insn = 368627
gpu_tot_ipc =       2.1700
gpu_tot_issued_cta = 21
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 5.5016% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0110
partiton_level_parallism_total  =       0.0239
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.5037
L2_BW  =       0.9130 GB/Sec
L2_BW_total  =       2.3118 GB/Sec
gpu_total_sim_rate=7088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13101
	L1I_total_cache_misses = 1611
	L1I_total_cache_miss_rate = 0.1230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3270
	L1D_total_cache_misses = 2454
	L1D_total_cache_miss_rate = 0.7505
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1611
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13919

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 448
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 368627
gpgpu_n_tot_w_icount = 26194
gpgpu_n_stall_shd_mem = 3048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1824
gpgpu_n_mem_write_global = 1446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14592
gpgpu_n_store_insn = 6528
gpgpu_n_shmem_insn = 111224
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6435	W0_Idle:1855240	W0_Scoreboard:69855	W1:6453	W2:612	W3:579	W4:549	W5:519	W6:486	W7:453	W8:423	W9:393	W10:360	W11:327	W12:297	W13:267	W14:234	W15:174	W16:5639	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7221
single_issue_nums: WS0:20734	WS1:1820	WS2:1820	WS3:1820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14592 {8:1824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57840 {40:1446,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72960 {40:1824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11568 {8:1446,}
traffic_breakdown_memtocore[INST_ACC_R] = 126880 {40:3172,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 194 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	783 	7 	3 	2193 	1065 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2797 	443 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        997       874    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1394      1149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1381      1127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1380      1123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1384      1141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1385      1135    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1387      1127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1389      1121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1379      1503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1839      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1844      1525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1844      1520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1849      1541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1851      1539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1843      1521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1843      1516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        224       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       223         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       216         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        225       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312046i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000503047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312045i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000499843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312046i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312046i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000499843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312046i bk1: 16a 312044i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000490231
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312045i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312045i bk1: 16a 312043i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506251
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312064 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004101
n_activity=304 dram_eff=0.4211
bk0: 16a 312045i bk1: 16a 312045i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 312098 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311930 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312064 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493435
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312068 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003589
n_activity=274 dram_eff=0.4088
bk0: 16a 312044i bk1: 12a 312052i bk2: 0a 312096i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312097i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312099i bk13: 0a 312099i bk14: 0a 312099i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000359 
total_CMD = 312098 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312068 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000483822
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312053i bk1: 12a 312053i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000480618
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312054i bk1: 12a 312052i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000477414
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312053i bk1: 12a 312053i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000471006
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312053i bk1: 12a 312051i bk2: 0a 312096i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312097i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312099i bk13: 0a 312099i bk14: 0a 312099i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000467802
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312053i bk1: 12a 312053i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000471006
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312054i bk1: 12a 312053i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000464598
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=312098 n_nop=312072 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003076
n_activity=244 dram_eff=0.3934
bk0: 12a 312054i bk1: 12a 312053i bk2: 0a 312097i bk3: 0a 312097i bk4: 0a 312097i bk5: 0a 312098i bk6: 0a 312098i bk7: 0a 312098i bk8: 0a 312098i bk9: 0a 312098i bk10: 0a 312098i bk11: 0a 312098i bk12: 0a 312098i bk13: 0a 312098i bk14: 0a 312098i bk15: 0a 312099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 312098 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 311962 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 312098 
n_nop = 312072 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000480618

========= L2 cache stats =========
L2_cache_bank[0]: Access = 236, Miss = 16, Miss_rate = 0.068, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 226, Miss = 16, Miss_rate = 0.071, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 270, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 250, Miss = 16, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 270, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 238, Miss = 16, Miss_rate = 0.067, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 258, Miss = 16, Miss_rate = 0.062, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 238, Miss = 16, Miss_rate = 0.067, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 258, Miss = 16, Miss_rate = 0.062, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 206, Miss = 16, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 206, Miss = 16, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 206, Miss = 16, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 186, Miss = 16, Miss_rate = 0.086, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 206, Miss = 16, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 186, Miss = 12, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 166, Miss = 12, Miss_rate = 0.072, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 6442
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0702
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2112
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3780
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6442
icnt_total_pkts_simt_to_mem=4063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4063
Req_Network_cycles = 169871
Req_Network_injected_packets_per_cycle =       0.0239 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.1136
Req_Bank_Level_Parallism =       1.5037
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 6442
Reply_Network_cycles = 169871
Reply_Network_injected_packets_per_cycle =        0.0379
Reply_Network_conflicts_per_cycle =        0.0065
Reply_Network_conflicts_per_cycle_util =       0.2192
Reply_Bank_Level_Parallism =       1.2835
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 7088 (inst/sec)
gpgpu_simulation_rate = 3266 (cycle/sec)
gpgpu_silicon_slowdown = 583282x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 8
-grid dim = (1,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z13lud_perimeterPfii'
thread block = 0,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 28811
gpu_sim_insn = 17584
gpu_ipc =       0.6103
gpu_tot_sim_cycle = 198682
gpu_tot_stall_cycle = 3042
tot_cycles_exec_all_SM = 1085652
cycles_passed = 198682
gpu_tot_sim_insn = 386211
gpu_tot_ipc =       1.9439
gpu_tot_issued_cta = 22
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 5.2931% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0218
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.4578
L2_BW  =       1.2907 GB/Sec
L2_BW_total  =       2.1637 GB/Sec
gpu_total_sim_rate=6331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13663
	L1I_total_cache_misses = 1724
	L1I_total_cache_miss_rate = 0.1262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3428
	L1D_total_cache_misses = 2550
	L1D_total_cache_miss_rate = 0.7439
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11939
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1724
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14481

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 448
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 386211
gpgpu_n_tot_w_icount = 27317
gpgpu_n_stall_shd_mem = 3272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 1508
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 7024
gpgpu_n_shmem_insn = 116008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6468	W0_Idle:2039901	W0_Scoreboard:73468	W1:6453	W2:612	W3:579	W4:549	W5:519	W6:486	W7:453	W8:423	W9:393	W10:360	W11:327	W12:297	W13:267	W14:234	W15:174	W16:6720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7230
single_issue_nums: WS0:21857	WS1:1820	WS2:1820	WS3:1820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60320 {40:1508,}
traffic_breakdown_coretomem[INST_ACC_R] = 7248 {8:906,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76800 {40:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12064 {8:1508,}
traffic_breakdown_memtocore[INST_ACC_R] = 144960 {40:3624,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 193 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	896 	7 	3 	2351 	1065 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2951 	447 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        997       968    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1394      1266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1381      1245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1380      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1384      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1385      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1387      1245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1389      1239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1379      1659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1839      1653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1844      1681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1844      1677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1849      1698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1851      1695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1843      1677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1843      1672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        222       210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        224       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       223         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        223       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       216         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        225       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364979i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364978i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427361
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364979i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00043284
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364979i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364979i bk1: 16a 364977i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000419142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364978i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00043284
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364978i bk1: 16a 364976i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00043284
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=364997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003507
n_activity=304 dram_eff=0.4211
bk0: 16a 364978i bk1: 16a 364978i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 365031 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364863 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 364997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365001 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003068
n_activity=274 dram_eff=0.4088
bk0: 16a 364977i bk1: 12a 364985i bk2: 0a 365029i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365030i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365032i bk13: 0a 365032i bk14: 0a 365032i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000307 
total_CMD = 365031 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364879 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365001 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000413664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364986i bk1: 12a 364986i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000410924
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364987i bk1: 12a 364985i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000408185
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364986i bk1: 12a 364986i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000402706
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364986i bk1: 12a 364984i bk2: 0a 365029i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365030i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365032i bk13: 0a 365032i bk14: 0a 365032i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000399966
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364986i bk1: 12a 364986i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000402706
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364987i bk1: 12a 364986i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397227
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=365031 n_nop=365005 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000263
n_activity=244 dram_eff=0.3934
bk0: 12a 364987i bk1: 12a 364986i bk2: 0a 365030i bk3: 0a 365030i bk4: 0a 365030i bk5: 0a 365031i bk6: 0a 365031i bk7: 0a 365031i bk8: 0a 365031i bk9: 0a 365031i bk10: 0a 365031i bk11: 0a 365031i bk12: 0a 365031i bk13: 0a 365031i bk14: 0a 365031i bk15: 0a 365032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000263 
total_CMD = 365031 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 364895 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 365031 
n_nop = 365005 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000410924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252, Miss = 16, Miss_rate = 0.063, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 250, Miss = 16, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 286, Miss = 16, Miss_rate = 0.056, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 276, Miss = 16, Miss_rate = 0.058, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 286, Miss = 16, Miss_rate = 0.056, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 16, Miss_rate = 0.061, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 274, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 264, Miss = 16, Miss_rate = 0.061, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 212, Miss = 16, Miss_rate = 0.075, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 212, Miss = 16, Miss_rate = 0.075, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 212, Miss = 16, Miss_rate = 0.075, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 212, Miss = 16, Miss_rate = 0.075, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 188, Miss = 12, Miss_rate = 0.064, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7052
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0641
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2564
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7052
icnt_total_pkts_simt_to_mem=4334
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4334
Req_Network_cycles = 198682
Req_Network_injected_packets_per_cycle =       0.0218 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.1033
Req_Bank_Level_Parallism =       1.4578
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 7052
Reply_Network_cycles = 198682
Reply_Network_injected_packets_per_cycle =        0.0355
Reply_Network_conflicts_per_cycle =        0.0056
Reply_Network_conflicts_per_cycle_util =       0.1988
Reply_Bank_Level_Parallism =       1.2528
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 6331 (inst/sec)
gpgpu_simulation_rate = 3257 (cycle/sec)
gpgpu_silicon_slowdown = 584894x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 9
-grid dim = (1,1,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12lud_internalPfii'
thread block = 0,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 7068
gpu_sim_insn = 17664
gpu_ipc =       2.4992
gpu_tot_sim_cycle = 205750
gpu_tot_stall_cycle = 3286
tot_cycles_exec_all_SM = 1093920
cycles_passed = 205750
gpu_tot_sim_insn = 403875
gpu_tot_ipc =       1.9629
gpu_tot_issued_cta = 23
gpu_occupancy = 24.8306% 
gpu_tot_occupancy = 5.4407% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0194
partiton_level_parallism_total  =       0.0217
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.4376
L2_BW  =       1.4145 GB/Sec
L2_BW_total  =       2.1380 GB/Sec
gpu_total_sim_rate=6410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13943
	L1I_total_cache_misses = 1796
	L1I_total_cache_miss_rate = 0.1288
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3556
	L1D_total_cache_misses = 2646
	L1D_total_cache_miss_rate = 0.7441
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 514
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12147
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 881
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
ctas_completed 23, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 403875
gpgpu_n_tot_w_icount = 27877
gpgpu_n_stall_shd_mem = 3304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2016
gpgpu_n_mem_write_global = 1540
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16128
gpgpu_n_store_insn = 7280
gpgpu_n_shmem_insn = 121640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6896	W0_Idle:2054137	W0_Scoreboard:74284	W1:6453	W2:612	W3:579	W4:549	W5:519	W6:486	W7:453	W8:423	W9:393	W10:360	W11:327	W12:297	W13:267	W14:234	W15:174	W16:6720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7782
single_issue_nums: WS0:21997	WS1:1960	WS2:1960	WS3:1960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16128 {8:2016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61600 {40:1540,}
traffic_breakdown_coretomem[INST_ACC_R] = 7320 {8:915,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80640 {40:2016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12320 {8:1540,}
traffic_breakdown_memtocore[INST_ACC_R] = 146400 {40:3660,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 194 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	905 	7 	3 	2402 	1140 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3079 	447 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        997      1071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1394      1369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1381      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1380      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1384      1356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1385      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1387      1346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1389      1339    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1379      1791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1839      1784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1844      1814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1844      1808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1849      1831    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1851      1829    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1843      1811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1843      1806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        222       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        224       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       223         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        223       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        225       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377965i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000415325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377964i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00041268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377965i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000417971
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377965i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00041268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377965i bk1: 16a 377963i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377964i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000417971
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377964i bk1: 16a 377962i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000417971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377983 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003386
n_activity=304 dram_eff=0.4211
bk0: 16a 377964i bk1: 16a 377964i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 378017 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377849 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377983 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000407389
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377987 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002963
n_activity=274 dram_eff=0.4088
bk0: 16a 377963i bk1: 12a 377971i bk2: 0a 378015i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378016i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378018i bk13: 0a 378018i bk14: 0a 378018i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 378017 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377987 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000399453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377972i bk1: 12a 377972i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000396808
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377973i bk1: 12a 377971i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000394162
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377972i bk1: 12a 377972i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000388871
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377972i bk1: 12a 377970i bk2: 0a 378015i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378016i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378018i bk13: 0a 378018i bk14: 0a 378018i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000386226
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377972i bk1: 12a 377972i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000388871
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377973i bk1: 12a 377972i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000383581
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=378017 n_nop=377991 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=244 dram_eff=0.3934
bk0: 12a 377973i bk1: 12a 377972i bk2: 0a 378016i bk3: 0a 378016i bk4: 0a 378016i bk5: 0a 378017i bk6: 0a 378017i bk7: 0a 378017i bk8: 0a 378017i bk9: 0a 378017i bk10: 0a 378017i bk11: 0a 378017i bk12: 0a 378017i bk13: 0a 378017i bk14: 0a 378017i bk15: 0a 378018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 378017 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 377881 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 378017 
n_nop = 377991 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000396808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256, Miss = 16, Miss_rate = 0.062, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 262, Miss = 16, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 290, Miss = 16, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 16, Miss_rate = 0.056, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 16, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 276, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 278, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 276, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 278, Miss = 16, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 220, Miss = 16, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 16, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 220, Miss = 16, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 220, Miss = 16, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 222, Miss = 16, Miss_rate = 0.072, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 198, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 196, Miss = 12, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7216
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0626
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4268
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7216
icnt_total_pkts_simt_to_mem=4471
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4471
Req_Network_cycles = 205750
Req_Network_injected_packets_per_cycle =       0.0217 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.0987
Req_Bank_Level_Parallism =       1.4376
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 7216
Reply_Network_cycles = 205750
Reply_Network_injected_packets_per_cycle =        0.0351
Reply_Network_conflicts_per_cycle =        0.0054
Reply_Network_conflicts_per_cycle_util =       0.1932
Reply_Bank_Level_Parallism =       1.2456
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 6410 (inst/sec)
gpgpu_simulation_rate = 3265 (cycle/sec)
gpgpu_silicon_slowdown = 583460x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 10
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f52f4000000
-local mem base_addr = 0x00007f52f6000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z12lud_diagonalPfii'
thread block = 0,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 28044
gpu_sim_insn = 17025
gpu_ipc =       0.6071
gpu_tot_sim_cycle = 233794
gpu_tot_stall_cycle = 3286
tot_cycles_exec_all_SM = 1186092
cycles_passed = 233794
gpu_tot_sim_insn = 420900
gpu_tot_ipc =       1.8003
gpu_tot_issued_cta = 24
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 5.2607% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0110
partiton_level_parallism_total  =       0.0204
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.3985
L2_BW  =       0.9130 GB/Sec
L2_BW_total  =       1.9910 GB/Sec
gpu_total_sim_rate=5928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16160
	L1I_total_cache_misses = 1833
	L1I_total_cache_miss_rate = 0.1134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[13]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[23]: Access = 272, Miss = 242, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3828
	L1D_total_cache_misses = 2888
	L1D_total_cache_miss_rate = 0.7544
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 514
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1833
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 881
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17041

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4433, 
gpgpu_n_tot_thrd_icount = 420900
gpgpu_n_tot_w_icount = 32310
gpgpu_n_stall_shd_mem = 3808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 1780
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 7520
gpgpu_n_shmem_insn = 126336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7209	W0_Idle:2216362	W0_Scoreboard:87845	W1:8604	W2:816	W3:772	W4:732	W5:692	W6:648	W7:604	W8:564	W9:524	W10:480	W11:436	W12:396	W13:356	W14:312	W15:232	W16:6798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7782
single_issue_nums: WS0:26430	WS1:1960	WS2:1960	WS3:1960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71200 {40:1780,}
traffic_breakdown_coretomem[INST_ACC_R] = 7616 {8:952,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14240 {8:1780,}
traffic_breakdown_memtocore[INST_ACC_R] = 152320 {40:3808,}
ENTERING ACCELSIM HERE
maxmflatency = 240 
max_icnt2mem_latency = 72 
maxmrqlatency = 13 
max_icnt2sh_latency = 12 
averagemflatency = 193 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:275 	81 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3828 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	942 	7 	3 	2674 	1140 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3351 	447 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5587         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5914      6233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6542      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7186      7497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7803      8109         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8415     14086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     19060     19442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     14394     16122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     14696      9035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10000     13091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     18241     18578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13405     15647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13705      8715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     10605     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     11235     11548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:     11862     12179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 452/32 = 14.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 452
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        997      1094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1394      1580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1381      1552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1380      1547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1384      1566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1385      1560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1387      1556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1389      1549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1379      2072    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1839      2065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1844      2094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1844      2089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1849      2112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1851      2109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1843      2091    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1843      2086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        236       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        222       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        224       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        236       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        236       223         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        225       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        227       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        223       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        223       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        224       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        222       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        224       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        227       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        225       217         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429489i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=133152 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429488i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 133152 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000363178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429489i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429489i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000363178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429489i bk1: 16a 429487i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000356194
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429488i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429488i bk1: 16a 429486i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429507 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000298
n_activity=304 dram_eff=0.4211
bk0: 16a 429488i bk1: 16a 429488i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 429541 
util_bw = 128 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429507 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358522
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429511 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002607
n_activity=274 dram_eff=0.4088
bk0: 16a 429487i bk1: 12a 429495i bk2: 0a 429539i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429540i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429542i bk13: 0a 429542i bk14: 0a 429542i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000261 
total_CMD = 429541 
util_bw = 112 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429389 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429511 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000351538
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429496i bk1: 12a 429496i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034921
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429497i bk1: 12a 429495i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000346882
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429496i bk1: 12a 429496i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000342226
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429496i bk1: 12a 429494i bk2: 0a 429539i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429540i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429542i bk13: 0a 429542i bk14: 0a 429542i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339898
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429496i bk1: 12a 429496i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000342226
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429497i bk1: 12a 429496i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00033757
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=429541 n_nop=429515 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=244 dram_eff=0.3934
bk0: 12a 429497i bk1: 12a 429496i bk2: 0a 429540i bk3: 0a 429540i bk4: 0a 429540i bk5: 0a 429541i bk6: 0a 429541i bk7: 0a 429541i bk8: 0a 429541i bk9: 0a 429541i bk10: 0a 429541i bk11: 0a 429541i bk12: 0a 429541i bk13: 0a 429541i bk14: 0a 429541i bk15: 0a 429542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 429541 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 429405 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 429541 
n_nop = 429515 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 264, Miss = 16, Miss_rate = 0.061, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 298, Miss = 16, Miss_rate = 0.054, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 314, Miss = 16, Miss_rate = 0.051, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 298, Miss = 16, Miss_rate = 0.054, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 298, Miss = 16, Miss_rate = 0.054, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 282, Miss = 16, Miss_rate = 0.057, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 16, Miss_rate = 0.054, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 282, Miss = 16, Miss_rate = 0.057, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 242, Miss = 16, Miss_rate = 0.066, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 16, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 242, Miss = 16, Miss_rate = 0.066, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 226, Miss = 16, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 242, Miss = 16, Miss_rate = 0.066, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 226, Miss = 16, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 242, Miss = 16, Miss_rate = 0.066, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 226, Miss = 16, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[22]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[27]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[30]: Access = 202, Miss = 12, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 218, Miss = 12, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7636
L2_total_cache_misses = 452
L2_total_cache_miss_rate = 0.0592
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2748
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7636
icnt_total_pkts_simt_to_mem=4780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4780
Req_Network_cycles = 233794
Req_Network_injected_packets_per_cycle =       0.0204 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.0898
Req_Bank_Level_Parallism =       1.3985
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 7636
Reply_Network_cycles = 233794
Reply_Network_injected_packets_per_cycle =        0.0327
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.1804
Reply_Bank_Level_Parallism =       1.2290
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 5928 (inst/sec)
gpgpu_simulation_rate = 3292 (cycle/sec)
gpgpu_silicon_slowdown = 578675x
TOTAL CYCLES TAKEN 233794
tot_inst_exec 32310
ICNT_TO_MEM_count 0 ICNT_TO_MEM_cycles 0
ROP_DELAY_count 0 ROP_DELAY_cycle 0
ICNT_TO_L2_QUEUE_count 0 ICNT_TO_L2_QUEUE_cycles 0
L2_TO_DRAM_QUEUE_count 0 L2_TO_DRAM_QUEUE_cycle 0
DRAM_LATENCY_QUEUE_count 0 DRAM_LATENCY_QUEUE_cycle 0
DRAM_TO_L2_QUEUE_count 0 DRAM_TO_L2_QUEUE_cycle 0
DRAM_L2_FILL_QUEUE_count 0 DRAM_L2_FILL_QUEUE_cycle 0
L2_TO_ICNT_count 0 L2_TO_ICNT_cycle 0
CLUSTER_TO_SHADER_QUEUE_count 3828 CLUSTER_TO_SHADER_QUEUE_cycle 0
ICNT_TO_SHADER_count 3828 ICNT_TO_SHADER_cycles 5486
CLUSTER_TO_SHADER_QUEUE_1_count 7636 CLUSTER_TO_SHADER_QUEUE_1_cycle 6124384
issued_inst_count 32310
SHADER_ICNT_PUSH 3828
mem_inst_issue 10336
comp_inst_issue 21974
mem_data_stall 69477
comp_data_stall 82036
ibuffer_stall 270211
comp_str_stall 0
mem_str_stall 2992
other_stall1 0
other_stall2 0
other_stall3 0
tot_cycles_exec_all_SM 1186092
mem_data_stall_issue_irr 105299
comp_data_stall_issue_irr 134267
ibuffer_stall_issue_irr 364871
comp_str_stall_issue_irr 982
mem_str_stall_issue_irr 6854
other_stall_issue_irr1 0
other_stall_issue_irr2 0
other_stall_issue_irr3 0
shared_cycle_count 202361
constant_cycle_count 0
texture_cycle_count 0
memory_cycle_count 2394
shared_cycle_cycle 147046
constant_cycle_cycle 0
texture_cycle_cycle 0
memory_cycle_cycle 357951
texture_issue_cycle 0
memory_issue_cycle 11893
pushed_from_shader_icnt_l2_icnt 0
tex_icnt_l2_queue 0
icnt_ROP_queue 0
l2_queue_pop 0
l2_queue_reply 0
l2_dram_push 0
l2_dram_rop 0
l2_icnt_push 0
l2_dram_queue_pop 0
push_in_dram 0
push_from_dram 0
dram_l2_reached 0
icnt_back_to_shader 803036116
reached_shader_from_icnt 9442
reach_tex_from_l2 0
reach_glob_from_icnt 0
reach_L1_from_tex 0
reached_global_from_glob 0
finish_inst 0
ROP_no_push_l2_queue_push 0
ROP_extra_cycles 0
l2_dram_rop_count 0
NO_INST_ISSUE 463741
opp_for_ooo 2511
opp_for_mem 1034
dram_access_total 0
dram_write_req_total 0
dram_read_req_total 0
NUMBER OF MEM ISSUES 22436
MEMORY STALLS SUM 486153
l2_cache_bank_access 50276 l2_cache_bank_miss 4216
l2_cache_access 50276 l2_cache_miss 4216
l2_pending 5472 l2_res_fail 0
c_mem_resource_stall 0 s_mem_bk_conf 20496 gl_mem_resource_stall 3008 gl_mem_coal_stall 0 gl_mem_data_port_stall 0
icnt_creat_inj 0
icnt_creat_arrival 0
icnt_inj_arrival 0
icnt_creat_inj_READ_REQUEST 0
icnt_creat_arrival_READ_REQUEST 0
icnt_inj_arrival_READ_REQUEST 0
icnt_creat_inj_WRITE_REQUEST 0
icnt_creat_arrival_WRITE_REQUEST 0
icnt_inj_arrival_WRITE_REQUEST 0
icnt_creat_inj_READ_REPLY 0
icnt_creat_arrival_READ_REPLY 0
icnt_inj_arrival_READ_REPLY 0
icnt_creat_inj_WRITE_REPLY 0
icnt_creat_arrival_WRITE_REPLY 0
icnt_inj_arrival_WRITE_REPLY 0
icnt_mem_total_time_spend_Ishita 0
L2_FINAL_STATS_HERE
L2_cache_access_total_Ishita 50276
L2_cache_access_miss_Ishita 4216
L2_cache_access_pending_Ishita 5472
L2_cache_access_resfail_Ishita 0
DRAM MEM_STATS_HERE
simple_dram_count 0
delay_tot_sum 0
hits_num_total 0
access_num_total 0
hits_read_num_total 0
read_num_total 0
hits_write_num_total 0
write_num_total 0
banks_1time_total 0
banks_acess_total_Ishita 0
banks_time_rw_total 0
banks_access_rw_total_Ishita 0
banks_time_ready_total 0
banks_access_ready_total_Ishita 0
average row locality 0 0 
tot_DRAM_reads 0
tot_DRAM_writes 0
bwutil_total 0
gpu_stall_dramfull_total 0
gpu_stall_icnt2sh_total 0
icnt2mem_latency_tot 0
icnt2sh_latency_tot 0
n_act_tot 0
n_pre_tot 0
n_req_tot 0
n_wr_tot 0
total_dL1_misses 0
total_dL1_accesses 0
total_dL1_miss_rate 0
L2_total_cache_accesses 50276
L2_total_cache_misses 4216
L2_total_cache_miss_rate 0.0838571
L2_total_cache_reservation_fails 0
L1I_total_cache_accesses 98698
L1I_total_cache_misses 12320
L1I_total_cache_miss_rate 0.124825
L1I_total_cache_pending_hits 0
L1I_total_cache_reservation_fails 0
L1D_total_cache_accesses 24652
L1D_total_cache_misses 18380
L1D_total_cache_miss_rate 0.745578
L1D_total_cache_pending_hits 0
L1C_total_cache_accesses 0
L1C_total_cache_misses 0
NONE L1C_total_cache_miss_rate 0
L1D_total_cache_reservation_fails 3530
L1C_total_cache_pending_hits 0
L1C_total_cache_reservation_fails 0
L1T_total_cache_accesses 0
L1T_total_cache_misses 0
NONE L1T_total_cache_miss_rate 0
L1T_total_cache_pending_hits 0
L1T_total_cache_reservation_fails 0
comp_inst_finish_time 1128710633
mem_inst_finish_time -2059956796
ibuffer_flush_count1 0
ibuffer_flush_count2 0
ibuffer_flush_count3 0
replay_flush_count 0
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
