<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hfa3861areg.h source code [netbsd/sys/dev/ic/hfa3861areg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/hfa3861areg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='hfa3861areg.h.html'>hfa3861areg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: hfa3861areg.h,v 1.4 2009/10/19 23:19:39 rmind Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/* $Id: hfa3861areg.h,v 1.4 2009/10/19 23:19:39 rmind Exp $ */</i></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2007 David Young.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Written by David Young.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or</i></td></tr>
<tr><th id="9">9</th><td><i> * without modification, are permitted provided that the following</i></td></tr>
<tr><th id="10">10</th><td><i> * conditions are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above</i></td></tr>
<tr><th id="14">14</th><td><i> *    copyright notice, this list of conditions and the following</i></td></tr>
<tr><th id="15">15</th><td><i> *    disclaimer in the documentation and/or other materials provided</i></td></tr>
<tr><th id="16">16</th><td><i> *    with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY DAVID YOUNG ``AS IS'' AND ANY</i></td></tr>
<tr><th id="19">19</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="20">20</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="21">21</th><td><i> * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL DAVID</i></td></tr>
<tr><th id="22">22</th><td><i> * YOUNG BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="23">23</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="24">24</th><td><i> * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="25">25</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="27">27</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="28">28</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY</i></td></tr>
<tr><th id="29">29</th><td><i> * OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_HFA3861A_H_">_DEV_IC_HFA3861A_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/_DEV_IC_HFA3861A_H_" data-ref="_M/_DEV_IC_HFA3861A_H_">_DEV_IC_HFA3861A_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* Register set for the Intersil HFA3861A. */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5" data-ref="_M/HFA3861A_CR5">HFA3861A_CR5</dfn>	0x0a	/* Tx signal field, read-write */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RSVD0" data-ref="_M/HFA3861A_CR5_RSVD0">HFA3861A_CR5_RSVD0</dfn>	__BITS(7, 4)	/* reserved, set to 0 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_SHORTPRE" data-ref="_M/HFA3861A_CR5_SHORTPRE">HFA3861A_CR5_SHORTPRE</dfn>	__BIT(3)	/* 0: long preamble,</u></td></tr>
<tr><th id="39">39</th><td><u>						 * 1: short preamble</u></td></tr>
<tr><th id="40">40</th><td><u>						 */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RSVD1" data-ref="_M/HFA3861A_CR5_RSVD1">HFA3861A_CR5_RSVD1</dfn>	__BIT(2)	/* reserved, set to 0 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RATE_MASK" data-ref="_M/HFA3861A_CR5_RATE_MASK">HFA3861A_CR5_RATE_MASK</dfn>	__BITS(1, 0)	/* Tx data rate */</u></td></tr>
<tr><th id="43">43</th><td><i>/* 1, 2, 5.5, and 11 Mbps */</i></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RATE_1" data-ref="_M/HFA3861A_CR5_RATE_1">HFA3861A_CR5_RATE_1</dfn>	__SHIFTIN(0, HFA3861A_CR5_RATE_MASK)</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RATE_2" data-ref="_M/HFA3861A_CR5_RATE_2">HFA3861A_CR5_RATE_2</dfn>	__SHIFTIN(1, HFA3861A_CR5_RATE_MASK)</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RATE_5" data-ref="_M/HFA3861A_CR5_RATE_5">HFA3861A_CR5_RATE_5</dfn>	__SHIFTIN(2, HFA3861A_CR5_RATE_MASK)</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR5_RATE_11" data-ref="_M/HFA3861A_CR5_RATE_11">HFA3861A_CR5_RATE_11</dfn>	__SHIFTIN(3, HFA3861A_CR5_RATE_MASK)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR6" data-ref="_M/HFA3861A_CR6">HFA3861A_CR6</dfn>	0x0c	/* Tx service field: copied directly to 802.11</u></td></tr>
<tr><th id="50">50</th><td><u>				 * PLCP header</u></td></tr>
<tr><th id="51">51</th><td><u>				 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR7" data-ref="_M/HFA3861A_CR7">HFA3861A_CR7</dfn>	0x0e	/* Tx length, hi: microseconds Tx duration */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR8" data-ref="_M/HFA3861A_CR8">HFA3861A_CR8</dfn>	0x10	/* Tx length, lo: microseconds Tx duration */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR49" data-ref="_M/HFA3861A_CR49">HFA3861A_CR49</dfn>	0x62	/* Read-only register mux control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR49_SEL" data-ref="_M/HFA3861A_CR49_SEL">HFA3861A_CR49_SEL</dfn>	__BIT(7)	/* 0: read-only register set 'b'</u></td></tr>
<tr><th id="57">57</th><td><u>						 * 1: read-only register set 'a'</u></td></tr>
<tr><th id="58">58</th><td><u>						 */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR49_RSVD" data-ref="_M/HFA3861A_CR49_RSVD">HFA3861A_CR49_RSVD</dfn>	__BITS(6, 0)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR61" data-ref="_M/HFA3861A_CR61">HFA3861A_CR61</dfn>	0x7c	/* Rx status, read-only, sets 'a' &amp; 'b' */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR62" data-ref="_M/HFA3861A_CR62">HFA3861A_CR62</dfn>	0x7e	/* RSSI, read-only */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR62_RSSI" data-ref="_M/HFA3861A_CR62_RSSI">HFA3861A_CR62_RSSI</dfn>	__BITS(7, 0)	/* RSSI, sets 'a' &amp; 'b' */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63" data-ref="_M/HFA3861A_CR63">HFA3861A_CR63</dfn>	0x80	/* Rx status, read-only */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SIGNAL_MASK" data-ref="_M/HFA3861A_CR63_SIGNAL_MASK">HFA3861A_CR63_SIGNAL_MASK</dfn>	__BITS(7, 6)	/* signal field value,</u></td></tr>
<tr><th id="68">68</th><td><u>							 * sets 'a' &amp; 'b' */</u></td></tr>
<tr><th id="69">69</th><td><i>/* 1 Mbps */</i></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SIGNAL_1MBPS" data-ref="_M/HFA3861A_CR63_SIGNAL_1MBPS">HFA3861A_CR63_SIGNAL_1MBPS</dfn>	__SHIFTIN(0, HFA3861A_CR63_SIGNAL)</u></td></tr>
<tr><th id="71">71</th><td><i>/* 2 Mbps */</i></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SIGNAL_2MBPS" data-ref="_M/HFA3861A_CR63_SIGNAL_2MBPS">HFA3861A_CR63_SIGNAL_2MBPS</dfn>	__SHIFTIN(2, HFA3861A_CR63_SIGNAL)</u></td></tr>
<tr><th id="73">73</th><td><i>/* 5.5 or 11 Mbps */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SIGNAL_OTHER_MBPS" data-ref="_M/HFA3861A_CR63_SIGNAL_OTHER_MBPS">HFA3861A_CR63_SIGNAL_OTHER_MBPS</dfn>	__SHIFTIN(1, HFA3861A_CR63_SIGNAL)</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SFD" data-ref="_M/HFA3861A_CR63_SFD">HFA3861A_CR63_SFD</dfn>	__BIT(5)	/* SFD found, sets 'a' &amp; 'b' */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SHORTPRE" data-ref="_M/HFA3861A_CR63_SHORTPRE">HFA3861A_CR63_SHORTPRE</dfn>	__BIT(4)	/* short preamble detected,</u></td></tr>
<tr><th id="77">77</th><td><u>						 * sets 'a' &amp; 'b'</u></td></tr>
<tr><th id="78">78</th><td><u>						 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_SIGNAL_OK" data-ref="_M/HFA3861A_CR63_SIGNAL_OK">HFA3861A_CR63_SIGNAL_OK</dfn>	__BIT(3)	/* valid signal field,</u></td></tr>
<tr><th id="80">80</th><td><u>						 * sets 'a' &amp; 'b'</u></td></tr>
<tr><th id="81">81</th><td><u>						 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_CRC16_OK" data-ref="_M/HFA3861A_CR63_CRC16_OK">HFA3861A_CR63_CRC16_OK</dfn>	__BIT(2)	/* valid CRC 16,</u></td></tr>
<tr><th id="83">83</th><td><u>						 * sets 'a' &amp; 'b'</u></td></tr>
<tr><th id="84">84</th><td><u>						 */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_ANTENNA" data-ref="_M/HFA3861A_CR63_ANTENNA">HFA3861A_CR63_ANTENNA</dfn>	__BIT(1)	/* antenna used,</u></td></tr>
<tr><th id="86">86</th><td><u>						 * sets 'a' &amp; 'b'</u></td></tr>
<tr><th id="87">87</th><td><u>						 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/HFA3861A_CR63_RSVD" data-ref="_M/HFA3861A_CR63_RSVD">HFA3861A_CR63_RSVD</dfn>	__BIT(0)	/* reserved, sets 'a' &amp; 'b' */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="31">endif</span> /* _DEV_IC_HFA3861A_H_ */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_atw_cardbus.c.html'>netbsd/sys/dev/cardbus/if_atw_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
