# --------------------------------------------------------------------------------
# This script was written and developed by HAMMER at UC Berkeley; however, the
# underlying commands and reports are copyrighted by Cadence. We thank Cadence for
# granting permission to share our research to help promote and foster the next
# generation of innovators.
# --------------------------------------------------------------------------------

puts "set_db hdl_error_on_blackbox true" 
set_db hdl_error_on_blackbox true
puts "set_db max_cpus_per_server 8" 
set_db max_cpus_per_server 8
set_db lp_clock_gating_infer_enable  true
set_db lp_clock_gating_prefix  {CLKGATE}
set_db lp_insert_clock_gating  true
set_db lp_clock_gating_hierarchical true
set_db lp_insert_clock_gating_incremental true
set_db lp_clock_gating_register_aware true
read_mmmc /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/mmmc.tcl
read_physical -lef { /library/tsml28/digital/tsmc281p10m5X2Y2Z_techfile.lef /library/tsml28/digital/Back_End/lef/tcbn28hpcplusbwp35p140hvt_110a/lef/tcbn28hpcplusbwp35p140hvt.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x61m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x64m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x20m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x12m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x22m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb256x12m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x50m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x26m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x64m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x59m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/LEF/ts1n28hpcpuhdhvtb128x20m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/LEF/ts1n28hpcpuhdhvtb512x12m4swbso_170a.lef /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/LEF/ts1n28hpcpuhdhvtb64x72m4swbso_170a.lef /library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/LEF/tsdn28hpcpuhdb32x33m4mwa_170a.lef }
read_hdl -sv { /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_30.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_32.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockGroupResetSynchronizer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_3_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_42.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_23.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IssueUnitCollapsing_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TestHarness.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MaxPeriodFibonacciLFSR.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_31.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterRead.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterReadDecode_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PipelinedMulUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ebtb.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_28.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_26.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_12.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/JtagTapController.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNToRaw_postMul.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_27.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DebugTransportModuleJTAG.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/LoopBranchPredictorColumn.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_61.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_23.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/extern_modules.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/dataArrayB0Way_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_33.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ProbePicker.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/tag_array_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_1_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PLICFanIn.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_19.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/EICG_wrapper.v /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/btb_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPUExeUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IssueUnitCollapsing.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_6_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_52.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BTBBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/JtagBypassChain.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_31.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALUExeUnit_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/btb_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/LoopBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterFileSynthesizable.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/JtagStateMachine.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLROM.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_13.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchKillableQueue_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BundleBridgeNexus_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLAtomicAutomata_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLDebugModuleInnerAsync.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPToInt.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PeripheryBus_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/OptimizationBarrier.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IssueSlot.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RecFNToIN_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundRawFNToRecFN_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ghist_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/regfile_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_13.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_20.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncCrossingSource_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_0_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueue.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/chipyard.TestHarness.OptBoomL1Config5.top.mems.v /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLAsyncCrossingSink.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_26.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/NBDTLB.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/data.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MemAddrCalcUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterReadDecode.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncValidSync.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomWritebackUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/meta_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLWidthWidget_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_62.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ChipTop.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_19.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_45.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Rob.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_56.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PTW.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IssueSlot_32.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLAsyncCrossingSource.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ForwardingAgeLogic.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_58.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/SerialAdapter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALUExeUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/tag_array.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_60.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_19.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_4_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomIOMSHR.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RVCExpander.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FixedClockBroadcast_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameStage_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLDebugModuleOuterAsync.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MemoryBus.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PMPChecker_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TileResetSetter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBroadcast.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockGroupParameterModifier.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/QueueCompatibility.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBroadcastTracker_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulDiv.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/L1MetadataArray.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchDecode.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FDivSqrtUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterReadDecode_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_17.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchPredictor.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/UARTAdapter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DivSqrtRecF64.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_13.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockSinkDomain_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_26.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_16.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_27.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CaptureUpdateChain.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_38.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_35.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_12.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameMapTable.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DecodeUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/meta.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBroadcastTracker_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_55.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchKillableQueue_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/chipyard.TestHarness.OptBoomL1Config5.model.mems.v /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntXbar.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_14.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FixedClockBroadcast_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RecFNToIN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ErrorDeviceWrapper.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_14.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/LevelGateway.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_sink_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ResetCatchAndSync_d3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomMSHR.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AMOALU.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/SystemBus.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomTile.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockSinkDomain.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomCore.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchKillableQueue.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBroadcastTracker_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_29.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomNonBlockingDCache.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFIFOFixer_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/sourceIdMap_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLPLIC.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntXbar_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IOCell.v /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TilePRCIDomain.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFIFOFixer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_17.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomProbeUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AXI4IdIndexer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_12.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_30.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/dataArrayB1Way_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLB.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameBusyTable.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchKillableQueue_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_21.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncSyncCrossingSink.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLAtomicAutomata.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSource.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPUFMAPipe_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DMIToTL.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLWidthWidget.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/OptimizationBarrier_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_47.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CaptureChain.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_17.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncCrossingSource_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_51.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_5_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/meta_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FAMicroBTBBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_17.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundRawFNToRecFN_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/UOPCodeFDivDecoder.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/dataArrayB0Way_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_12.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/GenericSerializer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockSinkDomain_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundRawFNToRecFN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameMapTable_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALUUnit_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_57.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockSinkDomain_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSink_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_44.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FixedClockBroadcast.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLDebugModule.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_28.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_20.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_34.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBusBypass.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Mul54.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_35.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_16.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSink_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/SerialRAM.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_29.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSource_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_48.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameBusyTable_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNPipe.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSink_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_36.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_32.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_31.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_41.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockDividerN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/UARTTx.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_46.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterRead_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/OptimizationBarrier_49.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockCrossingReg_w32.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CoherenceManagerWrapper.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBusBypassBar.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CaptureUpdateChain_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSource_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLError_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/dataArrayB1Way_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_22.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/OptimizationBarrier_50.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_63.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/QueueCompatibility_32.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_0_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntToFP.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DigitalTop.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_39.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RecFNToRecFN_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockCrossingReg_w55.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/INToRecFN_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FMADecoder.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_28.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CSRFile.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CLINT.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLROM_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetRegVec_w2_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_30.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/regfile_combMem_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLUART.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLSerdesser.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/sdq_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_21.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_13.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncSyncCrossingSink_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLError.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_10.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterFileSynthesizable_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_64.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IssueUnitCollapsing_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/NonSyncResetSynchronizerPrimitiveShiftReg_d3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPU.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBroadcastTracker.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNPipe_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_25.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncAsyncCrossingSink.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_36.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_25.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/mem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALUExeUnit_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPToFP.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CompareRecFN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLSerdesser_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/SynchronizerShiftReg_w1_d3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockGroupParameterModifier_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLDebugModuleOuter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameFreeList_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_43.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_20.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPUFMAPipe.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_19.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomDuplicatedDataArray.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_23.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FPUUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchMaskGenerationLogic.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/LSU.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomRAS.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AXI4UserYanker.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FpPipeline.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_50.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ResetSynchronizerShiftReg_w1_d3_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFIFOFixer_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomFrontend.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lo_us_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DivSqrtRecF64_mulAddZ31.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockGroupAggregator_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/CaptureUpdateChain_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_21.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLDebugModuleInner.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TileClockGater.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_29.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ComposedBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BIMBranchPredictorBank.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_14.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_24.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PeripheryBus.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNToRaw_postMul_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockCrossingReg_w43.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSink.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_40.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/UARTRx.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_27.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_14.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFIFOFixer_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_39.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MaxPeriodFibonacciLFSR_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PMPChecker.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/INToRecFN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/PipelinedMultiplier.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_53.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BroadcastFilter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BoomMSHRFile.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BankBinder.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/hi_us.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BasicDispatcher.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLSourceShrinker_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_37.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntToFPUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_18.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DivSqrtRecF64ToRaw_mulAddZ31.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DividerOnlyClockGenerator.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALUUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/DivUnit.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncQueueSource_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_2_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockCrossingReg_w15.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_49.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ALU.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameFreeList.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/IntSyncCrossingSource_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FetchBuffer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetRegVec_w1_i0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_16.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/FetchTargetQueue.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/AsyncResetRegVec_w1_i1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLBuffer_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLWidthWidget_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RegisterReadDecode_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_54.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RoundAnyRawFNToRecFN_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RecFNToRecFN.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/plusarg_reader.v /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_66.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater_13.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/HellaPeekingArbiter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLRAM.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_65.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/RenameStage.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/lb_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_22.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/UOPCodeFPUDecoder.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_20.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/table_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/rob_fflags_combMem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_9.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNToRaw_preMul.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_25.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ram_combMem_12.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_5.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ClockSinkDomain_3.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_59.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/GenericDeserializer.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_34.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_24.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_24.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/BranchKillableQueue_11.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLToAXI4.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Repeater.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/array_7_0.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Arbiter_7.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/HellaCacheArbiter.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLInterconnectCoupler_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ghist_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLFragmenter_8.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/MulAddRecFNToRaw_preMul_1.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLMonitor_33.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TageTable_2.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/rob_debug_inst_mem.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/TLXbar_6.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/ICache.sv /dump/p5/generated-src/chipyard.TestHarness.OptBoomL1Config5/gen-collateral/Queue_14.sv }
elaborate ChipTop
init_design -top ChipTop
set_db root: .auto_ungroup none
set_units -capacitance 1.0pF
set_load_unit -picofarads 1
set_units -time 1.0ps

#========Generate SRAM List========
    vcd root:
    set rv_rtl_path [lindex [exec find "../../../generated-src" -name "chipyard.*" -type d] 0]
    set mem_conf [exec find $rv_rtl_path -name "*top.mems.conf"]
    set mem_conf_fp [open $mem_conf r]
    set mem_conf_content [read $mem_conf_fp]
    set cache_blocks ""
    foreach line [split $mem_conf_content "\n"] {
        if {$line eq ""} {
            break
        }
        lappend cache_blocks [lindex $line 1]
    }
    close $mem_conf_fp
    set sram_list ""
    foreach block $cache_blocks {
        set block_path [vfind ChipTop -hinst $block]
        set block_path [string range $block_path 6 end]
        set sram_blocks [vfind $block_path -inst mem* ]
        foreach sram $sram_blocks {
            set sram [string range $sram 5 end]
            lappend sram_list $sram
        }
    }
    set sram_list_fp [open sram_list.txt w]
    foreach sram_module $sram_list {
        puts $sram_list_fp $sram_module
    }
    close $sram_list_fp
#========================

set_db lp_power_unit mW
set_db write_verification_files false

#========Synthesis Attributes========
set_db time_recovery_arcs true
set_db auto_partition false
set_db dp_analytical_opt standard
set_db dp_area_mode true
set_db dp_csa none
set_db dp_rewriting advanced
set_db dp_sharing basic
set_db exact_match_seq_async_ctrls true
set_db exact_match_seq_sync_ctrls true
set_db iopt_enable_floating_output_check true
set_db iopt_force_constant_removal true
set_db iopt_lp_power_analysis_effort medium
set_db lbr_seq_in_out_phase_opto true
set_db optimize_net_area false
set_db retime_effort_level medium
set_db retime_optimize_reset true
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
set_db leakage_power_effort medium
set_db lp_power_analysis_effort medium
#####
set_db [vfind /designs -design ChipTop] .latch_max_borrow 251
#####
set_db [vfind /designs -design ChipTop] .max_fanout 33
#####
set_db [vfind /designs -design ChipTop] .lp_clock_gating_max_flops 16
#####
set_db [vfind /designs -design ChipTop] .lp_power_optimization_weight 0.5
if {"no_value" != [get_db [vfind /designs -design ChipTop] .lp_power_optimization_weight]} {
set_db [vfind /designs -design ChipTop] .max_dynamic_power 76.5
set_db [vfind /designs -design ChipTop] .max_leakage_power 5.0
}
#========================

syn_generic
syn_map
set_db message:WSDF-201 .max_print 20
set_db use_tiehilo_for_const duplicate
add_tieoffs -high TIEHBWP35P140HVT -low TIELBWP35P140HVT -max_fanout 1 -verbose

        set write_cells_ir "./find_regs_cells.json"
        set write_cells_ir [open $write_cells_ir "w"]
        puts $write_cells_ir "\["

        set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]

        set len [llength $refs]

        for {set i 0} {$i < [llength $refs]} {incr i} {
            if {$i == $len - 1} {
                puts $write_cells_ir "    \"[lindex $refs $i]\""
            } else {
                puts $write_cells_ir "    \"[lindex $refs $i]\","
            }
        }

        puts $write_cells_ir "\]"
        close $write_cells_ir
        set write_regs_ir "./find_regs_paths.json"
        set write_regs_ir [open $write_regs_ir "w"]
        puts $write_regs_ir "\["

        set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]

        set len [llength $regs]

        for {set i 0} {$i < [llength $regs]} {incr i} {
            #regsub -all {/} [lindex $regs $i] . myreg
            set myreg [lindex $regs $i]
            if {$i == $len - 1} {
                puts $write_regs_ir "    \"$myreg\""
            } else {
                puts $write_regs_ir "    \"$myreg\","
            }
        }

        puts $write_regs_ir "\]"

        close $write_regs_ir
        
exec mkdir -p reports

  # Report Power
    for {set i 0} {$i < 4} {incr i} {
        if { [catch {
            report_power > reports/power.rpt
        } err] } {
            puts "Power Analysis Error: $err"
            exec sleep 10m
        } else {
            break
        }
    }
    

  # Report Area
    for {set i 0} {$i < 4} {incr i} {
        if { [catch {
            report_area -depth 2 > reports/area.rpt
        } err] } {
            puts "Area Analysis Error: $err"
            exec sleep 10m
        } else {
            break
        }
    }
    

  # Report Setup Timing Slack
    for {set i 0} {$i < 4} {incr i} {
        if { [catch {
            report_timing -path_type summary -nworst 2 > reports/setup.rpt
        } err] } {
            puts "STA Error: $err"
            exec sleep 10m
        } else {
            break
        }
    }
    
write_hdl > /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/ChipTop.mapped.v
write_sdc -view ffg0p99v0c.setup_view > /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/ChipTop.mapped.sdc
quit