
TrabajoSCF_notify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017550  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000207c  080176e0  080176e0  000276e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801975c  0801975c  000302e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801975c  0801975c  0002975c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019764  08019764  000302e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019764  08019764  00029764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019768  08019768  00029768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  0801976c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c30  200002e0  08019a4c  000302e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004f10  08019a4c  00034f10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003358c  00000000  00000000  00030353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006d77  00000000  00000000  000638df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002aa0  00000000  00000000  0006a658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002122  00000000  00000000  0006d0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000969e  00000000  00000000  0006f21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00032b3f  00000000  00000000  000788b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e7ee  00000000  00000000  000ab3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000cb44  00000000  00000000  001b9be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001c672c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e0 	.word	0x200002e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080176c8 	.word	0x080176c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	080176c8 	.word	0x080176c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ff8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ffc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	2b00      	cmp	r3, #0
 8001006:	d013      	beq.n	8001030 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001008:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800100c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001010:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00b      	beq.n	8001030 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001018:	e000      	b.n	800101c <ITM_SendChar+0x2c>
    {
      __NOP();
 800101a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800101c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d0f9      	beq.n	800101a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001026:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001030:	687b      	ldr	r3, [r7, #4]
}
 8001032:	4618      	mov	r0, r3
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <_write>:
extern UART_HandleTypeDef hDiscoUart;
#endif /* TERMINAL_USE */

static  uint8_t  IP_Addr[4];

int _write(int file, char *ptr, int len){
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	e009      	b.n	8001064 <_write+0x26>
	{
	ITM_SendChar(*ptr++);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ffc9 	bl	8000ff0 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	697a      	ldr	r2, [r7, #20]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	dbf1      	blt.n	8001050 <_write+0x12>
	}
	return len;
 800106c:	687b      	ldr	r3, [r7, #4]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800107c:	f002 f90d 	bl	800329a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001080:	f000 f8ea 	bl	8001258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001084:	f000 fb10 	bl	80016a8 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8001088:	f000 f94a 	bl	8001320 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800108c:	f000 f980 	bl	8001390 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8001090:	f000 f9bc 	bl	800140c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8001094:	f000 fa3c 	bl	8001510 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001098:	f000 fa78 	bl	800158c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800109c:	f000 faa6 	bl	80015ec <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80010a0:	f000 fad4 	bl	800164c <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80010a4:	f000 f9d8 	bl	8001458 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  #if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 80010a8:	4b4b      	ldr	r3, [pc, #300]	; (80011d8 <main+0x160>)
 80010aa:	4a4c      	ldr	r2, [pc, #304]	; (80011dc <main+0x164>)
 80010ac:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 80010ae:	4b4a      	ldr	r3, [pc, #296]	; (80011d8 <main+0x160>)
 80010b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010b4:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b48      	ldr	r3, [pc, #288]	; (80011d8 <main+0x160>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b46      	ldr	r3, [pc, #280]	; (80011d8 <main+0x160>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b45      	ldr	r3, [pc, #276]	; (80011d8 <main+0x160>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b43      	ldr	r3, [pc, #268]	; (80011d8 <main+0x160>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b42      	ldr	r3, [pc, #264]	; (80011d8 <main+0x160>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b40      	ldr	r3, [pc, #256]	; (80011d8 <main+0x160>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b3f      	ldr	r3, [pc, #252]	; (80011d8 <main+0x160>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e0:	4b3d      	ldr	r3, [pc, #244]	; (80011d8 <main+0x160>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24


  BSP_COM_Init(COM1, &hDiscoUart);
 80010e6:	493c      	ldr	r1, [pc, #240]	; (80011d8 <main+0x160>)
 80010e8:	2000      	movs	r0, #0
 80010ea:	f008 fee7 	bl	8009ebc <BSP_COM_Init>

  #endif /* TERMINAL_USE */
  BSP_TSENSOR_Init(); // Inicializamos temperatura
 80010ee:	f009 f919 	bl	800a324 <BSP_TSENSOR_Init>
  BSP_HSENSOR_Init(); // Inicializamos humedad
 80010f2:	f009 f8f7 	bl	800a2e4 <BSP_HSENSOR_Init>
  printf("****** Sistemas Ciberfisicos ****** \n\r");
 80010f6:	483a      	ldr	r0, [pc, #232]	; (80011e0 <main+0x168>)
 80010f8:	f012 fdf2 	bl	8013ce0 <iprintf>

  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000); 			/* TransmisiÃ³n de mensajes por UART */
 80010fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001100:	2231      	movs	r2, #49	; 0x31
 8001102:	4938      	ldr	r1, [pc, #224]	; (80011e4 <main+0x16c>)
 8001104:	4838      	ldr	r0, [pc, #224]	; (80011e8 <main+0x170>)
 8001106:	f007 f8b2 	bl	800826e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg2,sizeof(msg2),1000);
 800110a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110e:	2231      	movs	r2, #49	; 0x31
 8001110:	4936      	ldr	r1, [pc, #216]	; (80011ec <main+0x174>)
 8001112:	4835      	ldr	r0, [pc, #212]	; (80011e8 <main+0x170>)
 8001114:	f007 f8ab 	bl	800826e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg3),1000);
 8001118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111c:	2233      	movs	r2, #51	; 0x33
 800111e:	4934      	ldr	r1, [pc, #208]	; (80011f0 <main+0x178>)
 8001120:	4831      	ldr	r0, [pc, #196]	; (80011e8 <main+0x170>)
 8001122:	f007 f8a4 	bl	800826e <HAL_UART_Transmit>


  iniAcc = BSP_ACCELERO_Init();									/* InicializaciÃ³n del acelerÃ³metro */
 8001126:	f009 f885 	bl	800a234 <BSP_ACCELERO_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	4b31      	ldr	r3, [pc, #196]	; (80011f4 <main+0x17c>)
 8001130:	701a      	strb	r2, [r3, #0]
  LSM6DSL_AccInt_Drdy();											/* ConfiguraciÃ³n del acelerÃ³metro*/
 8001132:	f000 fc73 	bl	8001a1c <LSM6DSL_AccInt_Drdy>
  BSP_ACCELERO_LowPower(0);										/* Deshabilitado del modo de bajo consumo*/
 8001136:	2000      	movs	r0, #0
 8001138:	f009 f8ba 	bl	800a2b0 <BSP_ACCELERO_LowPower>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800113c:	f00e fb22 	bl	800f784 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of print_queue */
  print_queueHandle = osMessageQueueNew (64, sizeof(uintptr_t), &print_queue_attributes);
 8001140:	4a2d      	ldr	r2, [pc, #180]	; (80011f8 <main+0x180>)
 8001142:	2104      	movs	r1, #4
 8001144:	2040      	movs	r0, #64	; 0x40
 8001146:	f00e fd05 	bl	800fb54 <osMessageQueueNew>
 800114a:	4603      	mov	r3, r0
 800114c:	4a2b      	ldr	r2, [pc, #172]	; (80011fc <main+0x184>)
 800114e:	6013      	str	r3, [r2, #0]

  /* creation of receive_queue */
  receive_queueHandle = osMessageQueueNew (3, sizeof(char), &receive_queue_attributes);
 8001150:	4a2b      	ldr	r2, [pc, #172]	; (8001200 <main+0x188>)
 8001152:	2101      	movs	r1, #1
 8001154:	2003      	movs	r0, #3
 8001156:	f00e fcfd 	bl	800fb54 <osMessageQueueNew>
 800115a:	4603      	mov	r3, r0
 800115c:	4a29      	ldr	r2, [pc, #164]	; (8001204 <main+0x18c>)
 800115e:	6013      	str	r3, [r2, #0]

  /* creation of receive_wifi_queue */
  receive_wifi_queueHandle = osMessageQueueNew (31, sizeof(char), &receive_wifi_queue_attributes);
 8001160:	4a29      	ldr	r2, [pc, #164]	; (8001208 <main+0x190>)
 8001162:	2101      	movs	r1, #1
 8001164:	201f      	movs	r0, #31
 8001166:	f00e fcf5 	bl	800fb54 <osMessageQueueNew>
 800116a:	4603      	mov	r3, r0
 800116c:	4a27      	ldr	r2, [pc, #156]	; (800120c <main+0x194>)
 800116e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001170:	4a27      	ldr	r2, [pc, #156]	; (8001210 <main+0x198>)
 8001172:	2100      	movs	r1, #0
 8001174:	4827      	ldr	r0, [pc, #156]	; (8001214 <main+0x19c>)
 8001176:	f00e fb4f 	bl	800f818 <osThreadNew>
 800117a:	4603      	mov	r3, r0
 800117c:	4a26      	ldr	r2, [pc, #152]	; (8001218 <main+0x1a0>)
 800117e:	6013      	str	r3, [r2, #0]

  /* creation of wifiStart */
  wifiStartHandle = osThreadNew(wifiStartTask, NULL, &wifiStart_attributes);
 8001180:	4a26      	ldr	r2, [pc, #152]	; (800121c <main+0x1a4>)
 8001182:	2100      	movs	r1, #0
 8001184:	4826      	ldr	r0, [pc, #152]	; (8001220 <main+0x1a8>)
 8001186:	f00e fb47 	bl	800f818 <osThreadNew>
 800118a:	4603      	mov	r3, r0
 800118c:	4a25      	ldr	r2, [pc, #148]	; (8001224 <main+0x1ac>)
 800118e:	6013      	str	r3, [r2, #0]

  /* creation of leds */
  ledsHandle = osThreadNew(leds_task, NULL, &leds_attributes);
 8001190:	4a25      	ldr	r2, [pc, #148]	; (8001228 <main+0x1b0>)
 8001192:	2100      	movs	r1, #0
 8001194:	4825      	ldr	r0, [pc, #148]	; (800122c <main+0x1b4>)
 8001196:	f00e fb3f 	bl	800f818 <osThreadNew>
 800119a:	4603      	mov	r3, r0
 800119c:	4a24      	ldr	r2, [pc, #144]	; (8001230 <main+0x1b8>)
 800119e:	6013      	str	r3, [r2, #0]

  /* creation of print_task */
  print_taskHandle = osThreadNew(print_task_func, NULL, &print_task_attributes);
 80011a0:	4a24      	ldr	r2, [pc, #144]	; (8001234 <main+0x1bc>)
 80011a2:	2100      	movs	r1, #0
 80011a4:	4824      	ldr	r0, [pc, #144]	; (8001238 <main+0x1c0>)
 80011a6:	f00e fb37 	bl	800f818 <osThreadNew>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a23      	ldr	r2, [pc, #140]	; (800123c <main+0x1c4>)
 80011ae:	6013      	str	r3, [r2, #0]

  /* creation of RTC_set */
  RTC_setHandle = osThreadNew(RTC_set_func, NULL, &RTC_set_attributes);
 80011b0:	4a23      	ldr	r2, [pc, #140]	; (8001240 <main+0x1c8>)
 80011b2:	2100      	movs	r1, #0
 80011b4:	4823      	ldr	r0, [pc, #140]	; (8001244 <main+0x1cc>)
 80011b6:	f00e fb2f 	bl	800f818 <osThreadNew>
 80011ba:	4603      	mov	r3, r0
 80011bc:	4a22      	ldr	r2, [pc, #136]	; (8001248 <main+0x1d0>)
 80011be:	6013      	str	r3, [r2, #0]

  /* creation of wifi_set */
  wifi_setHandle = osThreadNew(wifi_set_func, NULL, &wifi_set_attributes);
 80011c0:	4a22      	ldr	r2, [pc, #136]	; (800124c <main+0x1d4>)
 80011c2:	2100      	movs	r1, #0
 80011c4:	4822      	ldr	r0, [pc, #136]	; (8001250 <main+0x1d8>)
 80011c6:	f00e fb27 	bl	800f818 <osThreadNew>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a21      	ldr	r2, [pc, #132]	; (8001254 <main+0x1dc>)
 80011ce:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011d0:	f00e fafc 	bl	800f7cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <main+0x15c>
 80011d6:	bf00      	nop
 80011d8:	20000f58 	.word	0x20000f58
 80011dc:	40013800 	.word	0x40013800
 80011e0:	08017750 	.word	0x08017750
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000494 	.word	0x20000494
 80011ec:	20000034 	.word	0x20000034
 80011f0:	20000068 	.word	0x20000068
 80011f4:	20000adc 	.word	0x20000adc
 80011f8:	08018f98 	.word	0x08018f98
 80011fc:	20000ac8 	.word	0x20000ac8
 8001200:	08018fb0 	.word	0x08018fb0
 8001204:	20000acc 	.word	0x20000acc
 8001208:	08018fc8 	.word	0x08018fc8
 800120c:	20000ad0 	.word	0x20000ad0
 8001210:	08018ec0 	.word	0x08018ec0
 8001214:	08001dcd 	.word	0x08001dcd
 8001218:	20000ab0 	.word	0x20000ab0
 800121c:	08018ee4 	.word	0x08018ee4
 8001220:	08001e91 	.word	0x08001e91
 8001224:	20000ab4 	.word	0x20000ab4
 8001228:	08018f08 	.word	0x08018f08
 800122c:	08001ed9 	.word	0x08001ed9
 8001230:	20000ab8 	.word	0x20000ab8
 8001234:	08018f2c 	.word	0x08018f2c
 8001238:	08001f99 	.word	0x08001f99
 800123c:	20000abc 	.word	0x20000abc
 8001240:	08018f50 	.word	0x08018f50
 8001244:	08002005 	.word	0x08002005
 8001248:	20000ac0 	.word	0x20000ac0
 800124c:	08018f74 	.word	0x08018f74
 8001250:	080022ed 	.word	0x080022ed
 8001254:	20000ac4 	.word	0x20000ac4

08001258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b096      	sub	sp, #88	; 0x58
 800125c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	2244      	movs	r2, #68	; 0x44
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f012 feca 	bl	8014000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	463b      	mov	r3, r7
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800127a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800127e:	f003 fe23 	bl	8004ec8 <HAL_PWREx_ControlVoltageScaling>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001288:	f001 f960 	bl	800254c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800128c:	f003 fdfe 	bl	8004e8c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001290:	4b22      	ldr	r3, [pc, #136]	; (800131c <SystemClock_Config+0xc4>)
 8001292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001296:	4a21      	ldr	r2, [pc, #132]	; (800131c <SystemClock_Config+0xc4>)
 8001298:	f023 0318 	bic.w	r3, r3, #24
 800129c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80012a0:	231c      	movs	r3, #28
 80012a2:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012a4:	2301      	movs	r3, #1
 80012a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012a8:	2301      	movs	r3, #1
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012ac:	2301      	movs	r3, #1
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012b4:	2360      	movs	r3, #96	; 0x60
 80012b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b8:	2302      	movs	r3, #2
 80012ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012bc:	2301      	movs	r3, #1
 80012be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80012c4:	2328      	movs	r3, #40	; 0x28
 80012c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012c8:	2307      	movs	r3, #7
 80012ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012cc:	2302      	movs	r3, #2
 80012ce:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012d0:	2302      	movs	r3, #2
 80012d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 ff17 	bl	800510c <HAL_RCC_OscConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80012e4:	f001 f932 	bl	800254c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e8:	230f      	movs	r3, #15
 80012ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ec:	2303      	movs	r3, #3
 80012ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012fc:	463b      	mov	r3, r7
 80012fe:	2104      	movs	r1, #4
 8001300:	4618      	mov	r0, r3
 8001302:	f004 fadf 	bl	80058c4 <HAL_RCC_ClockConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800130c:	f001 f91e 	bl	800254c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001310:	f004 ffe6 	bl	80062e0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001314:	bf00      	nop
 8001316:	3758      	adds	r7, #88	; 0x58
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40021000 	.word	0x40021000

08001320 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001324:	4b18      	ldr	r3, [pc, #96]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001326:	4a19      	ldr	r2, [pc, #100]	; (800138c <MX_DFSDM1_Init+0x6c>)
 8001328:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800132a:	4b17      	ldr	r3, [pc, #92]	; (8001388 <MX_DFSDM1_Init+0x68>)
 800132c:	2201      	movs	r2, #1
 800132e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001330:	4b15      	ldr	r3, [pc, #84]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001336:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001338:	2202      	movs	r2, #2
 800133a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800133c:	4b12      	ldr	r3, [pc, #72]	; (8001388 <MX_DFSDM1_Init+0x68>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <MX_DFSDM1_Init+0x68>)
 800134a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800134e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001350:	4b0d      	ldr	r3, [pc, #52]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001352:	2200      	movs	r2, #0
 8001354:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001358:	2204      	movs	r2, #4
 800135a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <MX_DFSDM1_Init+0x68>)
 800135e:	2200      	movs	r2, #0
 8001360:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001364:	2201      	movs	r2, #1
 8001366:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <MX_DFSDM1_Init+0x68>)
 800136a:	2200      	movs	r2, #0
 800136c:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001370:	2200      	movs	r2, #0
 8001372:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001374:	4804      	ldr	r0, [pc, #16]	; (8001388 <MX_DFSDM1_Init+0x68>)
 8001376:	f002 f96d 	bl	8003654 <HAL_DFSDM_ChannelInit>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8001380:	f001 f8e4 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2000033c 	.word	0x2000033c
 800138c:	40016020 	.word	0x40016020

08001390 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <MX_I2C2_Init+0x74>)
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <MX_I2C2_Init+0x78>)
 8001398:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800139a:	4b1a      	ldr	r3, [pc, #104]	; (8001404 <MX_I2C2_Init+0x74>)
 800139c:	f640 6214 	movw	r2, #3604	; 0xe14
 80013a0:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013a2:	4b18      	ldr	r3, [pc, #96]	; (8001404 <MX_I2C2_Init+0x74>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013a8:	4b16      	ldr	r3, [pc, #88]	; (8001404 <MX_I2C2_Init+0x74>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013ae:	4b15      	ldr	r3, [pc, #84]	; (8001404 <MX_I2C2_Init+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80013b4:	4b13      	ldr	r3, [pc, #76]	; (8001404 <MX_I2C2_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <MX_I2C2_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c0:	4b10      	ldr	r3, [pc, #64]	; (8001404 <MX_I2C2_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <MX_I2C2_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013cc:	480d      	ldr	r0, [pc, #52]	; (8001404 <MX_I2C2_Init+0x74>)
 80013ce:	f002 fdcd 	bl	8003f6c <HAL_I2C_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013d8:	f001 f8b8 	bl	800254c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013dc:	2100      	movs	r1, #0
 80013de:	4809      	ldr	r0, [pc, #36]	; (8001404 <MX_I2C2_Init+0x74>)
 80013e0:	f003 fb74 	bl	8004acc <HAL_I2CEx_ConfigAnalogFilter>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80013ea:	f001 f8af 	bl	800254c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013ee:	2100      	movs	r1, #0
 80013f0:	4804      	ldr	r0, [pc, #16]	; (8001404 <MX_I2C2_Init+0x74>)
 80013f2:	f003 fbb6 	bl	8004b62 <HAL_I2CEx_ConfigDigitalFilter>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80013fc:	f001 f8a6 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000374 	.word	0x20000374
 8001408:	40005800 	.word	0x40005800

0800140c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_QUADSPI_Init+0x44>)
 8001412:	4a10      	ldr	r2, [pc, #64]	; (8001454 <MX_QUADSPI_Init+0x48>)
 8001414:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <MX_QUADSPI_Init+0x44>)
 8001418:	2202      	movs	r2, #2
 800141a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <MX_QUADSPI_Init+0x44>)
 800141e:	2204      	movs	r2, #4
 8001420:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <MX_QUADSPI_Init+0x44>)
 8001424:	2210      	movs	r2, #16
 8001426:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001428:	4b09      	ldr	r3, [pc, #36]	; (8001450 <MX_QUADSPI_Init+0x44>)
 800142a:	2217      	movs	r2, #23
 800142c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <MX_QUADSPI_Init+0x44>)
 8001430:	2200      	movs	r2, #0
 8001432:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <MX_QUADSPI_Init+0x44>)
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800143a:	4805      	ldr	r0, [pc, #20]	; (8001450 <MX_QUADSPI_Init+0x44>)
 800143c:	f003 fdaa 	bl	8004f94 <HAL_QSPI_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001446:	f001 f881 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200003c8 	.word	0x200003c8
 8001454:	a0001000 	.word	0xa0001000

08001458 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800146c:	2300      	movs	r3, #0
 800146e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001470:	4b25      	ldr	r3, [pc, #148]	; (8001508 <MX_RTC_Init+0xb0>)
 8001472:	4a26      	ldr	r2, [pc, #152]	; (800150c <MX_RTC_Init+0xb4>)
 8001474:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001476:	4b24      	ldr	r3, [pc, #144]	; (8001508 <MX_RTC_Init+0xb0>)
 8001478:	2200      	movs	r2, #0
 800147a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800147c:	4b22      	ldr	r3, [pc, #136]	; (8001508 <MX_RTC_Init+0xb0>)
 800147e:	227f      	movs	r2, #127	; 0x7f
 8001480:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_RTC_Init+0xb0>)
 8001484:	22ff      	movs	r2, #255	; 0xff
 8001486:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001488:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_RTC_Init+0xb0>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_RTC_Init+0xb0>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_RTC_Init+0xb0>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_RTC_Init+0xb0>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014a0:	4819      	ldr	r0, [pc, #100]	; (8001508 <MX_RTC_Init+0xb0>)
 80014a2:	f005 f8ff 	bl	80066a4 <HAL_RTC_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80014ac:	f001 f84e 	bl	800254c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 80014b0:	2312      	movs	r3, #18
 80014b2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x49;
 80014b4:	2349      	movs	r3, #73	; 0x49
 80014b6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x50;
 80014b8:	2350      	movs	r3, #80	; 0x50
 80014ba:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014bc:	2300      	movs	r3, #0
 80014be:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	2201      	movs	r2, #1
 80014c8:	4619      	mov	r1, r3
 80014ca:	480f      	ldr	r0, [pc, #60]	; (8001508 <MX_RTC_Init+0xb0>)
 80014cc:	f005 f972 	bl	80067b4 <HAL_RTC_SetTime>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014d6:	f001 f839 	bl	800254c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80014da:	2303      	movs	r3, #3
 80014dc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80014de:	2301      	movs	r3, #1
 80014e0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x3;
 80014e2:	2303      	movs	r3, #3
 80014e4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 80014e6:	2324      	movs	r3, #36	; 0x24
 80014e8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	2201      	movs	r2, #1
 80014ee:	4619      	mov	r1, r3
 80014f0:	4805      	ldr	r0, [pc, #20]	; (8001508 <MX_RTC_Init+0xb0>)
 80014f2:	f005 f9fc 	bl	80068ee <HAL_RTC_SetDate>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80014fc:	f001 f826 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000040c 	.word	0x2000040c
 800150c:	40002800 	.word	0x40002800

08001510 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001514:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <MX_SPI3_Init+0x74>)
 8001516:	4a1c      	ldr	r2, [pc, #112]	; (8001588 <MX_SPI3_Init+0x78>)
 8001518:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <MX_SPI3_Init+0x74>)
 800151c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001520:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <MX_SPI3_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001528:	4b16      	ldr	r3, [pc, #88]	; (8001584 <MX_SPI3_Init+0x74>)
 800152a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800152e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001530:	4b14      	ldr	r3, [pc, #80]	; (8001584 <MX_SPI3_Init+0x74>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001536:	4b13      	ldr	r3, [pc, #76]	; (8001584 <MX_SPI3_Init+0x74>)
 8001538:	2200      	movs	r2, #0
 800153a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800153c:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_SPI3_Init+0x74>)
 800153e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001542:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_SPI3_Init+0x74>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_SPI3_Init+0x74>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_SPI3_Init+0x74>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001556:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <MX_SPI3_Init+0x74>)
 8001558:	2200      	movs	r2, #0
 800155a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800155c:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_SPI3_Init+0x74>)
 800155e:	2207      	movs	r2, #7
 8001560:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001562:	4b08      	ldr	r3, [pc, #32]	; (8001584 <MX_SPI3_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_SPI3_Init+0x74>)
 800156a:	2208      	movs	r2, #8
 800156c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_SPI3_Init+0x74>)
 8001570:	f005 fafa 	bl	8006b68 <HAL_SPI_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800157a:	f000 ffe7 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000430 	.word	0x20000430
 8001588:	40003c00 	.word	0x40003c00

0800158c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001590:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 8001592:	4a15      	ldr	r2, [pc, #84]	; (80015e8 <MX_USART1_UART_Init+0x5c>)
 8001594:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001596:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 8001598:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800159c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800159e:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015a4:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015aa:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015b0:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015b2:	220c      	movs	r2, #12
 80015b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015bc:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015c2:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_USART1_UART_Init+0x58>)
 80015d0:	f006 fdff 	bl	80081d2 <HAL_UART_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80015da:	f000 ffb7 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000494 	.word	0x20000494
 80015e8:	40013800 	.word	0x40013800

080015ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015f0:	4b14      	ldr	r3, [pc, #80]	; (8001644 <MX_USART3_UART_Init+0x58>)
 80015f2:	4a15      	ldr	r2, [pc, #84]	; (8001648 <MX_USART3_UART_Init+0x5c>)
 80015f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015f6:	4b13      	ldr	r3, [pc, #76]	; (8001644 <MX_USART3_UART_Init+0x58>)
 80015f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_USART3_UART_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001612:	220c      	movs	r2, #12
 8001614:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_USART3_UART_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_USART3_UART_Init+0x58>)
 800162a:	2200      	movs	r2, #0
 800162c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_USART3_UART_Init+0x58>)
 8001630:	f006 fdcf 	bl	80081d2 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800163a:	f000 ff87 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000051c 	.word	0x2000051c
 8001648:	40004800 	.word	0x40004800

0800164c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001650:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001652:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001656:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800165a:	2206      	movs	r2, #6
 800165c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001660:	2202      	movs	r2, #2
 8001662:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001666:	2202      	movs	r2, #2
 8001668:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800166c:	2200      	movs	r2, #0
 800166e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001672:	2200      	movs	r2, #0
 8001674:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001678:	2200      	movs	r2, #0
 800167a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800167e:	2200      	movs	r2, #0
 8001680:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001684:	2200      	movs	r2, #0
 8001686:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800168a:	2200      	movs	r2, #0
 800168c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	; (80016a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001690:	f003 fab3 	bl	8004bfa <HAL_PCD_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800169a:	f000 ff57 	bl	800254c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200005a4 	.word	0x200005a4

080016a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	; 0x28
 80016ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016be:	4bbd      	ldr	r3, [pc, #756]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	4abc      	ldr	r2, [pc, #752]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016c4:	f043 0310 	orr.w	r3, r3, #16
 80016c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ca:	4bba      	ldr	r3, [pc, #744]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ce:	f003 0310 	and.w	r3, r3, #16
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d6:	4bb7      	ldr	r3, [pc, #732]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016da:	4ab6      	ldr	r2, [pc, #728]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e2:	4bb4      	ldr	r3, [pc, #720]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	4bb1      	ldr	r3, [pc, #708]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4ab0      	ldr	r2, [pc, #704]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4bae      	ldr	r3, [pc, #696]	; (80019b4 <MX_GPIO_Init+0x30c>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001706:	4bab      	ldr	r3, [pc, #684]	; (80019b4 <MX_GPIO_Init+0x30c>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	4aaa      	ldr	r2, [pc, #680]	; (80019b4 <MX_GPIO_Init+0x30c>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001712:	4ba8      	ldr	r3, [pc, #672]	; (80019b4 <MX_GPIO_Init+0x30c>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	4ba5      	ldr	r3, [pc, #660]	; (80019b4 <MX_GPIO_Init+0x30c>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	4aa4      	ldr	r2, [pc, #656]	; (80019b4 <MX_GPIO_Init+0x30c>)
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800172a:	4ba2      	ldr	r3, [pc, #648]	; (80019b4 <MX_GPIO_Init+0x30c>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	f44f 718a 	mov.w	r1, #276	; 0x114
 800173c:	489e      	ldr	r0, [pc, #632]	; (80019b8 <MX_GPIO_Init+0x310>)
 800173e:	f002 fbcb 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001742:	2200      	movs	r2, #0
 8001744:	f248 1124 	movw	r1, #33060	; 0x8124
 8001748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174c:	f002 fbc4 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001750:	2200      	movs	r2, #0
 8001752:	f24f 0114 	movw	r1, #61460	; 0xf014
 8001756:	4899      	ldr	r0, [pc, #612]	; (80019bc <MX_GPIO_Init+0x314>)
 8001758:	f002 fbbe 	bl	8003ed8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	f241 0181 	movw	r1, #4225	; 0x1081
 8001762:	4897      	ldr	r0, [pc, #604]	; (80019c0 <MX_GPIO_Init+0x318>)
 8001764:	f002 fbb8 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800176e:	4894      	ldr	r0, [pc, #592]	; (80019c0 <MX_GPIO_Init+0x318>)
 8001770:	f002 fbb2 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 7110 	mov.w	r1, #576	; 0x240
 800177a:	4892      	ldr	r0, [pc, #584]	; (80019c4 <MX_GPIO_Init+0x31c>)
 800177c:	f002 fbac 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001780:	2201      	movs	r2, #1
 8001782:	2120      	movs	r1, #32
 8001784:	488d      	ldr	r0, [pc, #564]	; (80019bc <MX_GPIO_Init+0x314>)
 8001786:	f002 fba7 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800178a:	2201      	movs	r2, #1
 800178c:	2101      	movs	r1, #1
 800178e:	488a      	ldr	r0, [pc, #552]	; (80019b8 <MX_GPIO_Init+0x310>)
 8001790:	f002 fba2 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001794:	f240 1315 	movw	r3, #277	; 0x115
 8001798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	2301      	movs	r3, #1
 800179c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2300      	movs	r3, #0
 80017a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4619      	mov	r1, r3
 80017ac:	4882      	ldr	r0, [pc, #520]	; (80019b8 <MX_GPIO_Init+0x310>)
 80017ae:	f002 f8dd 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80017b2:	236a      	movs	r3, #106	; 0x6a
 80017b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017b6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4619      	mov	r1, r3
 80017c6:	487c      	ldr	r0, [pc, #496]	; (80019b8 <MX_GPIO_Init+0x310>)
 80017c8:	f002 f8d0 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 80017cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017d2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	4878      	ldr	r0, [pc, #480]	; (80019c4 <MX_GPIO_Init+0x31c>)
 80017e4:	f002 f8c2 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80017e8:	233f      	movs	r3, #63	; 0x3f
 80017ea:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ec:	230b      	movs	r3, #11
 80017ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	4872      	ldr	r0, [pc, #456]	; (80019c4 <MX_GPIO_Init+0x31c>)
 80017fc:	f002 f8b6 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001800:	2303      	movs	r3, #3
 8001802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001804:	2302      	movs	r3, #2
 8001806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180c:	2303      	movs	r3, #3
 800180e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001810:	2308      	movs	r3, #8
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4619      	mov	r1, r3
 800181a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181e:	f002 f8a5 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin LED1_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001822:	f248 1324 	movw	r3, #33060	; 0x8124
 8001826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001828:	2301      	movs	r3, #1
 800182a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	4619      	mov	r1, r3
 800183a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183e:	f002 f895 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001842:	2308      	movs	r3, #8
 8001844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	2300      	movs	r3, #0
 8001850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001852:	2301      	movs	r3, #1
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001860:	f002 f884 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001864:	2310      	movs	r3, #16
 8001866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001868:	230b      	movs	r3, #11
 800186a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	4619      	mov	r1, r3
 8001876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800187a:	f002 f877 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 800187e:	23c0      	movs	r3, #192	; 0xc0
 8001880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800188e:	2305      	movs	r3, #5
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189c:	f002 f866 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80018a0:	2301      	movs	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018a4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	4619      	mov	r1, r3
 80018b4:	4841      	ldr	r0, [pc, #260]	; (80019bc <MX_GPIO_Init+0x314>)
 80018b6:	f002 f859 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80018ba:	2302      	movs	r3, #2
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80018be:	230b      	movs	r3, #11
 80018c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	483b      	ldr	r0, [pc, #236]	; (80019bc <MX_GPIO_Init+0x314>)
 80018ce:	f002 f84d 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80018d2:	f24f 0334 	movw	r3, #61492	; 0xf034
 80018d6:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d8:	2301      	movs	r3, #1
 80018da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	4619      	mov	r1, r3
 80018ea:	4834      	ldr	r0, [pc, #208]	; (80019bc <MX_GPIO_Init+0x314>)
 80018ec:	f002 f83e 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80018f0:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80018f4:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001900:	f107 0314 	add.w	r3, r7, #20
 8001904:	4619      	mov	r1, r3
 8001906:	482e      	ldr	r0, [pc, #184]	; (80019c0 <MX_GPIO_Init+0x318>)
 8001908:	f002 f830 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800190c:	f243 0381 	movw	r3, #12417	; 0x3081
 8001910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	4826      	ldr	r0, [pc, #152]	; (80019c0 <MX_GPIO_Init+0x318>)
 8001926:	f002 f821 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800192a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800192e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001930:	2301      	movs	r3, #1
 8001932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4619      	mov	r1, r3
 8001942:	4820      	ldr	r0, [pc, #128]	; (80019c4 <MX_GPIO_Init+0x31c>)
 8001944:	f002 f812 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001948:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800194c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	4619      	mov	r1, r3
 800195e:	4819      	ldr	r0, [pc, #100]	; (80019c4 <MX_GPIO_Init+0x31c>)
 8001960:	f002 f804 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001964:	2302      	movs	r3, #2
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001970:	2303      	movs	r3, #3
 8001972:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001974:	2305      	movs	r3, #5
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	4619      	mov	r1, r3
 800197e:	4810      	ldr	r0, [pc, #64]	; (80019c0 <MX_GPIO_Init+0x318>)
 8001980:	f001 fff4 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001984:	2378      	movs	r3, #120	; 0x78
 8001986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001994:	2307      	movs	r3, #7
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	4808      	ldr	r0, [pc, #32]	; (80019c0 <MX_GPIO_Init+0x318>)
 80019a0:	f001 ffe4 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80019a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019aa:	2312      	movs	r3, #18
 80019ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	e00a      	b.n	80019c8 <MX_GPIO_Init+0x320>
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48001000 	.word	0x48001000
 80019bc:	48000400 	.word	0x48000400
 80019c0:	48000c00 	.word	0x48000c00
 80019c4:	48000800 	.word	0x48000800
 80019c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ca:	2303      	movs	r3, #3
 80019cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019ce:	2304      	movs	r3, #4
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	f107 0314 	add.w	r3, r7, #20
 80019d6:	4619      	mov	r1, r3
 80019d8:	480f      	ldr	r0, [pc, #60]	; (8001a18 <MX_GPIO_Init+0x370>)
 80019da:	f001 ffc7 	bl	800396c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2105      	movs	r1, #5
 80019e2:	2007      	movs	r0, #7
 80019e4:	f001 fdf1 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80019e8:	2007      	movs	r0, #7
 80019ea:	f001 fe0a 	bl	8003602 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2105      	movs	r1, #5
 80019f2:	2017      	movs	r0, #23
 80019f4:	f001 fde9 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019f8:	2017      	movs	r0, #23
 80019fa:	f001 fe02 	bl	8003602 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2105      	movs	r1, #5
 8001a02:	2028      	movs	r0, #40	; 0x28
 8001a04:	f001 fde1 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a08:	2028      	movs	r0, #40	; 0x28
 8001a0a:	f001 fdfa 	bl	8003602 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	; 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	48000400 	.word	0x48000400

08001a1c <LSM6DSL_AccInt_Drdy>:

/* USER CODE BEGIN 4 */
void LSM6DSL_AccInt_Drdy()						/* InicializaciÃ³n del acelerÃ³metro */
	{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

		uint8_t ctrl = 0x00;
 8001a22:	2300      	movs	r3, #0
 8001a24:	71fb      	strb	r3, [r7, #7]
		uint8_t tmp;
		/* Read DRDY_PULSE_CFG_G value  (LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);*/
		drdyPulsedCfg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G);     /*Buscar en archivo lsm6dsl.h*/
 8001a26:	210b      	movs	r1, #11
 8001a28:	20d4      	movs	r0, #212	; 0xd4
 8001a2a:	f008 fbc7 	bl	800a1bc <SENSOR_IO_Read>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <LSM6DSL_AccInt_Drdy+0x98>)
 8001a34:	701a      	strb	r2, [r3, #0]

		/* Set Drdy interruption to INT1  */
		drdyPulsedCfg |= 0b10000000;
 8001a36:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <LSM6DSL_AccInt_Drdy+0x98>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <LSM6DSL_AccInt_Drdy+0x98>)
 8001a42:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G, drdyPulsedCfg);
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <LSM6DSL_AccInt_Drdy+0x98>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	210b      	movs	r1, #11
 8001a4c:	20d4      	movs	r0, #212	; 0xd4
 8001a4e:	f008 fb9b 	bl	800a188 <SENSOR_IO_Write>

		/* Read INT1_CTRL value */
		ctrlDrdy = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8001a52:	210d      	movs	r1, #13
 8001a54:	20d4      	movs	r0, #212	; 0xd4
 8001a56:	f008 fbb1 	bl	800a1bc <SENSOR_IO_Read>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <LSM6DSL_AccInt_Drdy+0x9c>)
 8001a60:	701a      	strb	r2, [r3, #0]

		/* Set Drdy interruption to INT1  */
	    ctrlDrdy |= 0b00000011;
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <LSM6DSL_AccInt_Drdy+0x9c>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	f043 0303 	orr.w	r3, r3, #3
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <LSM6DSL_AccInt_Drdy+0x9c>)
 8001a6e:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, ctrlDrdy);
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <LSM6DSL_AccInt_Drdy+0x9c>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	210d      	movs	r1, #13
 8001a78:	20d4      	movs	r0, #212	; 0xd4
 8001a7a:	f008 fb85 	bl	800a188 <SENSOR_IO_Write>

		/* Read MASTER_CONFIG value */
		ctrlMaster = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG);
 8001a7e:	211a      	movs	r1, #26
 8001a80:	20d4      	movs	r0, #212	; 0xd4
 8001a82:	f008 fb9b 	bl	800a1bc <SENSOR_IO_Read>
 8001a86:	4603      	mov	r3, r0
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <LSM6DSL_AccInt_Drdy+0xa0>)
 8001a8c:	701a      	strb	r2, [r3, #0]

		ctrlMaster |= 0b00000011;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <LSM6DSL_AccInt_Drdy+0xa0>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	f043 0303 	orr.w	r3, r3, #3
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <LSM6DSL_AccInt_Drdy+0xa0>)
 8001a9a:	701a      	strb	r2, [r3, #0]

		/* write back control register */
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG, ctrlMaster);
 8001a9c:	4b07      	ldr	r3, [pc, #28]	; (8001abc <LSM6DSL_AccInt_Drdy+0xa0>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	211a      	movs	r1, #26
 8001aa4:	20d4      	movs	r0, #212	; 0xd4
 8001aa6:	f008 fb6f 	bl	800a188 <SENSOR_IO_Write>
	}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000add 	.word	0x20000add
 8001ab8:	20000ade 	.word	0x20000ade
 8001abc:	20000adf 	.word	0x20000adf

08001ac0 <wifi_start>:

static int wifi_start(void)
{
 8001ac0:	b5b0      	push	{r4, r5, r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af04      	add	r7, sp, #16
  printf("Wifi Start Function. \n\r");
 8001ac6:	4819      	ldr	r0, [pc, #100]	; (8001b2c <wifi_start+0x6c>)
 8001ac8:	f012 f90a 	bl	8013ce0 <iprintf>
  uint8_t  MAC_Addr[6];

 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8001acc:	f00a f9fe 	bl	800becc <WIFI_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d123      	bne.n	8001b1e <wifi_start+0x5e>
  {
    printf("ES-WIFI Initialized.\n\r");
 8001ad6:	4816      	ldr	r0, [pc, #88]	; (8001b30 <wifi_start+0x70>)
 8001ad8:	f012 f902 	bl	8013ce0 <iprintf>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f00a fa42 	bl	800bf68 <WIFI_GetMAC_Address>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d113      	bne.n	8001b12 <wifi_start+0x52>
    {
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
               MAC_Addr[0],
 8001aea:	783b      	ldrb	r3, [r7, #0]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001aec:	4618      	mov	r0, r3
               MAC_Addr[1],
 8001aee:	787b      	ldrb	r3, [r7, #1]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001af0:	461c      	mov	r4, r3
               MAC_Addr[2],
 8001af2:	78bb      	ldrb	r3, [r7, #2]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001af4:	461d      	mov	r5, r3
               MAC_Addr[3],
 8001af6:	78fb      	ldrb	r3, [r7, #3]
               MAC_Addr[4],
 8001af8:	793a      	ldrb	r2, [r7, #4]
               MAC_Addr[5]);
 8001afa:	7979      	ldrb	r1, [r7, #5]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\n\r",
 8001afc:	9102      	str	r1, [sp, #8]
 8001afe:	9201      	str	r2, [sp, #4]
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	462b      	mov	r3, r5
 8001b04:	4622      	mov	r2, r4
 8001b06:	4601      	mov	r1, r0
 8001b08:	480a      	ldr	r0, [pc, #40]	; (8001b34 <wifi_start+0x74>)
 8001b0a:	f012 f8e9 	bl	8013ce0 <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e007      	b.n	8001b22 <wifi_start+0x62>
      printf("> ERROR : CANNOT get MAC address.\n\r");
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <wifi_start+0x78>)
 8001b14:	f012 f8e4 	bl	8013ce0 <iprintf>
      return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1c:	e001      	b.n	8001b22 <wifi_start+0x62>
    return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bdb0      	pop	{r4, r5, r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	08017778 	.word	0x08017778
 8001b30:	08017790 	.word	0x08017790
 8001b34:	080177a8 	.word	0x080177a8
 8001b38:	080177e8 	.word	0x080177e8

08001b3c <wifi_connect>:

int wifi_connect(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af02      	add	r7, sp, #8
    uint8_t MAX_tries = 3;
 8001b42:	2303      	movs	r3, #3
 8001b44:	717b      	strb	r3, [r7, #5]
    uint8_t return_value=-1;
 8001b46:	23ff      	movs	r3, #255	; 0xff
 8001b48:	71fb      	strb	r3, [r7, #7]
    uint8_t try=1;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	71bb      	strb	r3, [r7, #6]
	while (try<=MAX_tries || return_value!=0){
 8001b4e:	e03e      	b.n	8001bce <wifi_connect+0x92>
	  printf("Wifi connect function.. try %d/%d\n\r", try,MAX_tries);
 8001b50:	79bb      	ldrb	r3, [r7, #6]
 8001b52:	797a      	ldrb	r2, [r7, #5]
 8001b54:	4619      	mov	r1, r3
 8001b56:	4824      	ldr	r0, [pc, #144]	; (8001be8 <wifi_connect+0xac>)
 8001b58:	f012 f8c2 	bl	8013ce0 <iprintf>
	  wifi_start();
 8001b5c:	f7ff ffb0 	bl	8001ac0 <wifi_start>
	  printf("Connecting to %s , %s.\n\r",SSID,PASSWORD);
 8001b60:	4a22      	ldr	r2, [pc, #136]	; (8001bec <wifi_connect+0xb0>)
 8001b62:	4923      	ldr	r1, [pc, #140]	; (8001bf0 <wifi_connect+0xb4>)
 8001b64:	4823      	ldr	r0, [pc, #140]	; (8001bf4 <wifi_connect+0xb8>)
 8001b66:	f012 f8bb 	bl	8013ce0 <iprintf>
	  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	491f      	ldr	r1, [pc, #124]	; (8001bec <wifi_connect+0xb0>)
 8001b6e:	4820      	ldr	r0, [pc, #128]	; (8001bf0 <wifi_connect+0xb4>)
 8001b70:	f00a f9d8 	bl	800bf24 <WIFI_Connect>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d121      	bne.n	8001bbe <wifi_connect+0x82>
	  {
		if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8001b7a:	481f      	ldr	r0, [pc, #124]	; (8001bf8 <wifi_connect+0xbc>)
 8001b7c:	f00a fa0a 	bl	800bf94 <WIFI_GetIP_Address>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d115      	bne.n	8001bb2 <wifi_connect+0x76>
		{
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
				   IP_Addr[0],
 8001b86:	4b1c      	ldr	r3, [pc, #112]	; (8001bf8 <wifi_connect+0xbc>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001b8a:	4619      	mov	r1, r3
				   IP_Addr[1],
 8001b8c:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <wifi_connect+0xbc>)
 8001b8e:	785b      	ldrb	r3, [r3, #1]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001b90:	461a      	mov	r2, r3
				   IP_Addr[2],
 8001b92:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <wifi_connect+0xbc>)
 8001b94:	789b      	ldrb	r3, [r3, #2]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001b96:	4618      	mov	r0, r3
				   IP_Addr[3]);
 8001b98:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <wifi_connect+0xbc>)
 8001b9a:	78db      	ldrb	r3, [r3, #3]
		  printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d.\n\r",
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	4816      	ldr	r0, [pc, #88]	; (8001bfc <wifi_connect+0xc0>)
 8001ba2:	f012 f89d 	bl	8013ce0 <iprintf>
		  return_value=0; // CORRECTO
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	71fb      	strb	r3, [r7, #7]
		  try=MAX_tries+1;
 8001baa:	797b      	ldrb	r3, [r7, #5]
 8001bac:	3301      	adds	r3, #1
 8001bae:	71bb      	strb	r3, [r7, #6]
 8001bb0:	e00a      	b.n	8001bc8 <wifi_connect+0x8c>
		  // Activa la tarea de aceleracion
		  //osThreadFlagsSet(defaultHandle, 0x000002U);
		}
		else
		{
		  printf("ERROR : es-wifi module CANNOT get IP address\n\r");
 8001bb2:	4813      	ldr	r0, [pc, #76]	; (8001c00 <wifi_connect+0xc4>)
 8001bb4:	f012 f894 	bl	8013ce0 <iprintf>
		  return_value= -1;
 8001bb8:	23ff      	movs	r3, #255	; 0xff
 8001bba:	71fb      	strb	r3, [r7, #7]
 8001bbc:	e004      	b.n	8001bc8 <wifi_connect+0x8c>
		}
	  }
	  else
	  {
		  printf("ERROR : es-wifi module NOT connected\n\r");
 8001bbe:	4811      	ldr	r0, [pc, #68]	; (8001c04 <wifi_connect+0xc8>)
 8001bc0:	f012 f88e 	bl	8013ce0 <iprintf>
		  return_value= -1;
 8001bc4:	23ff      	movs	r3, #255	; 0xff
 8001bc6:	71fb      	strb	r3, [r7, #7]
	  }
	  try=try+1;
 8001bc8:	79bb      	ldrb	r3, [r7, #6]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	71bb      	strb	r3, [r7, #6]
	while (try<=MAX_tries || return_value!=0){
 8001bce:	79ba      	ldrb	r2, [r7, #6]
 8001bd0:	797b      	ldrb	r3, [r7, #5]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d9bc      	bls.n	8001b50 <wifi_connect+0x14>
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1b9      	bne.n	8001b50 <wifi_connect+0x14>
	}
  return return_value;
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	0801780c 	.word	0x0801780c
 8001bec:	2000031c 	.word	0x2000031c
 8001bf0:	200002fc 	.word	0x200002fc
 8001bf4:	08017830 	.word	0x08017830
 8001bf8:	20000ad4 	.word	0x20000ad4
 8001bfc:	0801784c 	.word	0x0801784c
 8001c00:	08017888 	.word	0x08017888
 8001c04:	080178b8 	.word	0x080178b8

08001c08 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d102      	bne.n	8001c1e <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      //printf("GPIO_Pin.\n\r");
      SPI_WIFI_ISR();
 8001c18:	f00a f948 	bl	800beac <SPI_WIFI_ISR>
      break;
 8001c1c:	e000      	b.n	8001c20 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8001c1e:	bf00      	nop
    }
  }
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	char recibido = (char)rec_data;
 8001c30:	4b5b      	ldr	r3, [pc, #364]	; (8001da0 <HAL_UART_RxCpltCallback+0x178>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	73fb      	strb	r3, [r7, #15]

	if (config_state == 0) {
 8001c36:	4b5b      	ldr	r3, [pc, #364]	; (8001da4 <HAL_UART_RxCpltCallback+0x17c>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d154      	bne.n	8001ce8 <HAL_UART_RxCpltCallback+0xc0>
		osStatus_t estado;
		if (huart == &huart1)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a59      	ldr	r2, [pc, #356]	; (8001da8 <HAL_UART_RxCpltCallback+0x180>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	f040 80a7 	bne.w	8001d96 <HAL_UART_RxCpltCallback+0x16e>
		{
			printf("Recibido un caracter: %c\r\n", recibido);
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4857      	ldr	r0, [pc, #348]	; (8001dac <HAL_UART_RxCpltCallback+0x184>)
 8001c4e:	f012 f847 	bl	8013ce0 <iprintf>
			cont++;
 8001c52:	4b57      	ldr	r3, [pc, #348]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	4b55      	ldr	r3, [pc, #340]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001c5c:	701a      	strb	r2, [r3, #0]
			if (cont > 3){
 8001c5e:	4b54      	ldr	r3, [pc, #336]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d909      	bls.n	8001c7a <HAL_UART_RxCpltCallback+0x52>
				osThreadFlagsSet(RTC_setHandle, 0x0002U);
 8001c66:	4b53      	ldr	r3, [pc, #332]	; (8001db4 <HAL_UART_RxCpltCallback+0x18c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f00d fe87 	bl	800f980 <osThreadFlagsSet>
				cont = 0;
 8001c72:	4b4f      	ldr	r3, [pc, #316]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart1, &rec_data, sizeof(rec_data));
			}
		}

	}
}
 8001c78:	e08d      	b.n	8001d96 <HAL_UART_RxCpltCallback+0x16e>
				estado = osMessageQueuePut(receive_queueHandle,&recibido, 0, 0);
 8001c7a:	4b4f      	ldr	r3, [pc, #316]	; (8001db8 <HAL_UART_RxCpltCallback+0x190>)
 8001c7c:	6818      	ldr	r0, [r3, #0]
 8001c7e:	f107 010f 	add.w	r1, r7, #15
 8001c82:	2300      	movs	r3, #0
 8001c84:	2200      	movs	r2, #0
 8001c86:	f00d ffd9 	bl	800fc3c <osMessageQueuePut>
 8001c8a:	6138      	str	r0, [r7, #16]
				if (estado == osOK){
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d112      	bne.n	8001cb8 <HAL_UART_RxCpltCallback+0x90>
					printf("Caracter anadido a la cola de recepcion\r\n");
 8001c92:	484a      	ldr	r0, [pc, #296]	; (8001dbc <HAL_UART_RxCpltCallback+0x194>)
 8001c94:	f012 f88a 	bl	8013dac <puts>
					if (recibido == '\n' || recibido == '\r'){
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	2b0a      	cmp	r3, #10
 8001c9c:	d002      	beq.n	8001ca4 <HAL_UART_RxCpltCallback+0x7c>
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	2b0d      	cmp	r3, #13
 8001ca2:	d11b      	bne.n	8001cdc <HAL_UART_RxCpltCallback+0xb4>
						osThreadFlagsSet(RTC_setHandle, 0x0001U);
 8001ca4:	4b43      	ldr	r3, [pc, #268]	; (8001db4 <HAL_UART_RxCpltCallback+0x18c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2101      	movs	r1, #1
 8001caa:	4618      	mov	r0, r3
 8001cac:	f00d fe68 	bl	800f980 <osThreadFlagsSet>
						cont = 0;
 8001cb0:	4b3f      	ldr	r3, [pc, #252]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
 8001cb6:	e011      	b.n	8001cdc <HAL_UART_RxCpltCallback+0xb4>
				}else if (estado == osErrorTimeout){
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	f113 0f02 	cmn.w	r3, #2
 8001cbe:	d106      	bne.n	8001cce <HAL_UART_RxCpltCallback+0xa6>
					osThreadFlagsSet(RTC_setHandle, 0x0002U);
 8001cc0:	4b3c      	ldr	r3, [pc, #240]	; (8001db4 <HAL_UART_RxCpltCallback+0x18c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f00d fe5a 	bl	800f980 <osThreadFlagsSet>
 8001ccc:	e006      	b.n	8001cdc <HAL_UART_RxCpltCallback+0xb4>
				}else if (estado == osErrorParameter){
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	f113 0f04 	cmn.w	r3, #4
 8001cd4:	d102      	bne.n	8001cdc <HAL_UART_RxCpltCallback+0xb4>
					printf("OsErrorParameter\r\n");
 8001cd6:	483a      	ldr	r0, [pc, #232]	; (8001dc0 <HAL_UART_RxCpltCallback+0x198>)
 8001cd8:	f012 f868 	bl	8013dac <puts>
				HAL_UART_Receive_IT(&huart1, &rec_data, sizeof(rec_data));
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4930      	ldr	r1, [pc, #192]	; (8001da0 <HAL_UART_RxCpltCallback+0x178>)
 8001ce0:	4831      	ldr	r0, [pc, #196]	; (8001da8 <HAL_UART_RxCpltCallback+0x180>)
 8001ce2:	f006 fb4f 	bl	8008384 <HAL_UART_Receive_IT>
}
 8001ce6:	e056      	b.n	8001d96 <HAL_UART_RxCpltCallback+0x16e>
	else if (config_state==1) {
 8001ce8:	4b2e      	ldr	r3, [pc, #184]	; (8001da4 <HAL_UART_RxCpltCallback+0x17c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d152      	bne.n	8001d96 <HAL_UART_RxCpltCallback+0x16e>
		if (huart == &huart1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a2d      	ldr	r2, [pc, #180]	; (8001da8 <HAL_UART_RxCpltCallback+0x180>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d14e      	bne.n	8001d96 <HAL_UART_RxCpltCallback+0x16e>
			printf("Recibido un caracter: %c\r\n", recibido);
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	482b      	ldr	r0, [pc, #172]	; (8001dac <HAL_UART_RxCpltCallback+0x184>)
 8001cfe:	f011 ffef 	bl	8013ce0 <iprintf>
			cont++;
 8001d02:	4b2b      	ldr	r3, [pc, #172]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	3301      	adds	r3, #1
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001d0c:	701a      	strb	r2, [r3, #0]
			if (cont > 30){
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b1e      	cmp	r3, #30
 8001d14:	d909      	bls.n	8001d2a <HAL_UART_RxCpltCallback+0x102>
				osThreadFlagsSet(wifi_setHandle, 0x0002U);
 8001d16:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_UART_RxCpltCallback+0x19c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f00d fe2f 	bl	800f980 <osThreadFlagsSet>
				cont = 0;
 8001d22:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
}
 8001d28:	e035      	b.n	8001d96 <HAL_UART_RxCpltCallback+0x16e>
				estado = osMessageQueuePut(receive_wifi_queueHandle,&recibido, 0, 0);
 8001d2a:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <HAL_UART_RxCpltCallback+0x1a0>)
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	f107 010f 	add.w	r1, r7, #15
 8001d32:	2300      	movs	r3, #0
 8001d34:	2200      	movs	r2, #0
 8001d36:	f00d ff81 	bl	800fc3c <osMessageQueuePut>
 8001d3a:	6178      	str	r0, [r7, #20]
				if (estado == osOK){
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d112      	bne.n	8001d68 <HAL_UART_RxCpltCallback+0x140>
					printf("Caracter anadido a la cola de recepcion\r\n");
 8001d42:	481e      	ldr	r0, [pc, #120]	; (8001dbc <HAL_UART_RxCpltCallback+0x194>)
 8001d44:	f012 f832 	bl	8013dac <puts>
					if (recibido == '\n' || recibido == '\r'){
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	2b0a      	cmp	r3, #10
 8001d4c:	d002      	beq.n	8001d54 <HAL_UART_RxCpltCallback+0x12c>
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b0d      	cmp	r3, #13
 8001d52:	d11b      	bne.n	8001d8c <HAL_UART_RxCpltCallback+0x164>
						osThreadFlagsSet(wifi_setHandle, 0x0001U);
 8001d54:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <HAL_UART_RxCpltCallback+0x19c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2101      	movs	r1, #1
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f00d fe10 	bl	800f980 <osThreadFlagsSet>
						cont = 0;
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <HAL_UART_RxCpltCallback+0x188>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
 8001d66:	e011      	b.n	8001d8c <HAL_UART_RxCpltCallback+0x164>
				}else if (estado == osErrorTimeout){
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	f113 0f02 	cmn.w	r3, #2
 8001d6e:	d106      	bne.n	8001d7e <HAL_UART_RxCpltCallback+0x156>
					osThreadFlagsSet(wifi_setHandle, 0x0002U);
 8001d70:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <HAL_UART_RxCpltCallback+0x19c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2102      	movs	r1, #2
 8001d76:	4618      	mov	r0, r3
 8001d78:	f00d fe02 	bl	800f980 <osThreadFlagsSet>
 8001d7c:	e006      	b.n	8001d8c <HAL_UART_RxCpltCallback+0x164>
				}else if (estado == osErrorParameter){
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	f113 0f04 	cmn.w	r3, #4
 8001d84:	d102      	bne.n	8001d8c <HAL_UART_RxCpltCallback+0x164>
					printf("OsErrorParameter\r\n");
 8001d86:	480e      	ldr	r0, [pc, #56]	; (8001dc0 <HAL_UART_RxCpltCallback+0x198>)
 8001d88:	f012 f810 	bl	8013dac <puts>
				HAL_UART_Receive_IT(&huart1, &rec_data, sizeof(rec_data));
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4904      	ldr	r1, [pc, #16]	; (8001da0 <HAL_UART_RxCpltCallback+0x178>)
 8001d90:	4805      	ldr	r0, [pc, #20]	; (8001da8 <HAL_UART_RxCpltCallback+0x180>)
 8001d92:	f006 faf7 	bl	8008384 <HAL_UART_Receive_IT>
}
 8001d96:	bf00      	nop
 8001d98:	3718      	adds	r7, #24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000ae0 	.word	0x20000ae0
 8001da4:	20000ae2 	.word	0x20000ae2
 8001da8:	20000494 	.word	0x20000494
 8001dac:	080178e0 	.word	0x080178e0
 8001db0:	20000ae1 	.word	0x20000ae1
 8001db4:	20000ac0 	.word	0x20000ac0
 8001db8:	20000acc 	.word	0x20000acc
 8001dbc:	080178fc 	.word	0x080178fc
 8001dc0:	08017928 	.word	0x08017928
 8001dc4:	20000ac4 	.word	0x20000ac4
 8001dc8:	20000ad0 	.word	0x20000ad0

08001dcc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f00d fea2 	bl	800fb1e <osDelay>
 8001dda:	e7fb      	b.n	8001dd4 <StartDefaultTask+0x8>

08001ddc <MQTTTask>:
* @retval None
*/


void MQTTTask(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b0ba      	sub	sp, #232	; 0xe8
 8001de0:	af00      	add	r7, sp, #0
const uint32_t ulMaxPublishCount = 5UL;
 8001de2:	2305      	movs	r3, #5
 8001de4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
NetworkContext_t xNetworkContext = { 0 };
 8001de8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
float ftemp;
float fhum;
char payLoad[128];
 /* Attempt to connect to the MQTT broker. The socket is returned in
 * the network context structure. */
 xNetworkStatus = prvConnectToServer( &xNetworkContext );
 8001df2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 fbae 	bl	8002558 <prvConnectToServer>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 configASSERT( xNetworkStatus == PLAINTEXT_TRANSPORT_SUCCESS );
 8001e02:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d00b      	beq.n	8001e22 <MQTTTask+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e0e:	f383 8811 	msr	BASEPRI, r3
 8001e12:	f3bf 8f6f 	isb	sy
 8001e16:	f3bf 8f4f 	dsb	sy
 8001e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001e1e:	bf00      	nop
 8001e20:	e7fe      	b.n	8001e20 <MQTTTask+0x44>
 //LOG(("Trying to create an MQTT connection\n"));
 prvCreateMQTTConnectionWithBroker( &xMQTTContext, &xNetworkContext );
 8001e22:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001e26:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 fbdd 	bl	80025ec <prvCreateMQTTConnectionWithBroker>

 // subscribirse a un topic
 printf("Trying to subscribe to topic\n");
 8001e32:	480e      	ldr	r0, [pc, #56]	; (8001e6c <MQTTTask+0x90>)
 8001e34:	f011 ffba 	bl	8013dac <puts>
 modo_operacion = 0;
 8001e38:	4b0d      	ldr	r3, [pc, #52]	; (8001e70 <MQTTTask+0x94>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 prvMQTTSubscribeToTopic(&xMQTTContext,pcModOpTopic);
 8001e3e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001e42:	490c      	ldr	r1, [pc, #48]	; (8001e74 <MQTTTask+0x98>)
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fc4b 	bl	80026e0 <prvMQTTSubscribeToTopic>
 osThreadFlagsSet(ledsHandle, 0x0001U);
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <MQTTTask+0x9c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2101      	movs	r1, #1
 8001e50:	4618      	mov	r0, r3
 8001e52:	f00d fd95 	bl	800f980 <osThreadFlagsSet>
 for( ; ; )
 {
   osDelay(5000);
 8001e56:	f241 3088 	movw	r0, #5000	; 0x1388
 8001e5a:	f00d fe60 	bl	800fb1e <osDelay>
   MQTT_ProcessLoop(&xMQTTContext);
 8001e5e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001e62:	4618      	mov	r0, r3
 8001e64:	f00b fd64 	bl	800d930 <MQTT_ProcessLoop>
   osDelay(5000);
 8001e68:	e7f5      	b.n	8001e56 <MQTTTask+0x7a>
 8001e6a:	bf00      	nop
 8001e6c:	0801793c 	.word	0x0801793c
 8001e70:	20000ad8 	.word	0x20000ad8
 8001e74:	0801795c 	.word	0x0801795c
 8001e78:	20000ab8 	.word	0x20000ab8

08001e7c <SPI3_IRQHandler>:
  * @brief  SPI3 line detection callback.
  * @param  None
  * @retval None
  */
void SPI3_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <SPI3_IRQHandler+0x10>)
 8001e82:	f005 fc7d 	bl	8007780 <HAL_SPI_IRQHandler>
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000ff0 	.word	0x20000ff0

08001e90 <wifiStartTask>:

/* USER CODE END Header_wifiStartTask */
void wifiStartTask(void *argument)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wifiStartTask */
  uint8_t ret_flag;
  uint8_t control = 1;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  while (control) {
 8001e9c:	e014      	b.n	8001ec8 <wifiStartTask+0x38>
	  ret_flag = osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 8001e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	f00d fdb9 	bl	800fa1c <osThreadFlagsWait>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	73bb      	strb	r3, [r7, #14]
	  if (ret_flag == 1U) {
 8001eae:	7bbb      	ldrb	r3, [r7, #14]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d109      	bne.n	8001ec8 <wifiStartTask+0x38>
		  control = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]
		  wifi_connect();
 8001eb8:	f7ff fe40 	bl	8001b3c <wifi_connect>
		  for(;;)
		  {
			MQTTTask();
 8001ebc:	f7ff ff8e 	bl	8001ddc <MQTTTask>
			osDelay(1);
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	f00d fe2c 	bl	800fb1e <osDelay>
			MQTTTask();
 8001ec6:	e7f9      	b.n	8001ebc <wifiStartTask+0x2c>
  while (control) {
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1e7      	bne.n	8001e9e <wifiStartTask+0xe>
		  }
	  }
  }
  /* USER CODE END wifiStartTask */
}
 8001ece:	bf00      	nop
 8001ed0:	bf00      	nop
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <leds_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_leds_task */
void leds_task(void *argument)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN leds_task */
  osThreadFlagsWait(0x0001U, osFlagsWaitAny,osWaitForever);
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	f00d fd98 	bl	800fa1c <osThreadFlagsWait>
  printf("Se comienza a monitorizar mediante LEDS.\n\r");
 8001eec:	4825      	ldr	r0, [pc, #148]	; (8001f84 <leds_task+0xac>)
 8001eee:	f011 fef7 	bl	8013ce0 <iprintf>
  /* Infinite loop */
  for(;;)
  {
	printf("modo_operacion: %d\n\r",modo_operacion);
 8001ef2:	4b25      	ldr	r3, [pc, #148]	; (8001f88 <leds_task+0xb0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4824      	ldr	r0, [pc, #144]	; (8001f8c <leds_task+0xb4>)
 8001efa:	f011 fef1 	bl	8013ce0 <iprintf>
	if (modo_operacion == 0){
 8001efe:	4b22      	ldr	r3, [pc, #136]	; (8001f88 <leds_task+0xb0>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d117      	bne.n	8001f36 <leds_task+0x5e>
		HAL_GPIO_WritePin(GPIOB, LED2_Pin, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f0c:	4820      	ldr	r0, [pc, #128]	; (8001f90 <leds_task+0xb8>)
 8001f0e:	f001 ffe3 	bl	8003ed8 <HAL_GPIO_WritePin>
		for (int i=0; i<=30; i++) {
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	e00a      	b.n	8001f2e <leds_task+0x56>
			HAL_GPIO_TogglePin(GPIOA, LED1_Pin);
 8001f18:	2120      	movs	r1, #32
 8001f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f1e:	f001 fff3 	bl	8003f08 <HAL_GPIO_TogglePin>
			//printf("LED1 Toggle\r\n");
			osDelay(pdMS_TO_TICKS(100));
 8001f22:	2064      	movs	r0, #100	; 0x64
 8001f24:	f00d fdfb 	bl	800fb1e <osDelay>
		for (int i=0; i<=30; i++) {
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2b1e      	cmp	r3, #30
 8001f32:	ddf1      	ble.n	8001f18 <leds_task+0x40>
 8001f34:	e022      	b.n	8001f7c <leds_task+0xa4>
		}
	}
	else if(modo_operacion == 1){
 8001f36:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <leds_task+0xb0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d118      	bne.n	8001f70 <leds_task+0x98>
		HAL_GPIO_WritePin(GPIOA, LED1_Pin, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2120      	movs	r1, #32
 8001f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f46:	f001 ffc7 	bl	8003ed8 <HAL_GPIO_WritePin>
		for (int i=0; i<=2; i++) {
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	e00b      	b.n	8001f68 <leds_task+0x90>
			HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8001f50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f54:	480e      	ldr	r0, [pc, #56]	; (8001f90 <leds_task+0xb8>)
 8001f56:	f001 ffd7 	bl	8003f08 <HAL_GPIO_TogglePin>
			//printf("LED2 Toggle\r\n");
			osDelay(pdMS_TO_TICKS(500));
 8001f5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f5e:	f00d fdde 	bl	800fb1e <osDelay>
		for (int i=0; i<=2; i++) {
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	3301      	adds	r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	ddf0      	ble.n	8001f50 <leds_task+0x78>
 8001f6e:	e005      	b.n	8001f7c <leds_task+0xa4>
		}
	}
	else{
		printf("Ha llegado un valor no esperado, modo_operacion = %d\n\r", modo_operacion);
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <leds_task+0xb0>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4619      	mov	r1, r3
 8001f76:	4807      	ldr	r0, [pc, #28]	; (8001f94 <leds_task+0xbc>)
 8001f78:	f011 feb2 	bl	8013ce0 <iprintf>
	}
    osDelay(1);
 8001f7c:	2001      	movs	r0, #1
 8001f7e:	f00d fdce 	bl	800fb1e <osDelay>
	printf("modo_operacion: %d\n\r",modo_operacion);
 8001f82:	e7b6      	b.n	8001ef2 <leds_task+0x1a>
 8001f84:	08017988 	.word	0x08017988
 8001f88:	20000ad8 	.word	0x20000ad8
 8001f8c:	080179b4 	.word	0x080179b4
 8001f90:	48000400 	.word	0x48000400
 8001f94:	080179cc 	.word	0x080179cc

08001f98 <print_task_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_print_task_func */
void print_task_func(void *argument)
{
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_task_func */
	uintptr_t rec;
	osStatus_t estado;
	const char *cadto = "Timeout agotado recepcion\r\n";
 8001fa0:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <print_task_func+0x60>)
 8001fa2:	617b      	str	r3, [r7, #20]

  /* Infinite loop */
  for(;;)
  {
	  estado = osMessageQueueGet(print_queueHandle, &rec, NULL, osWaitForever);
 8001fa4:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <print_task_func+0x64>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	f107 010c 	add.w	r1, r7, #12
 8001fac:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f00d fea3 	bl	800fcfc <osMessageQueueGet>
 8001fb6:	6138      	str	r0, [r7, #16]
	  if (estado == osOK)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10d      	bne.n	8001fda <print_task_func+0x42>
		  HAL_UART_Transmit(&huart1, (uint8_t *)rec, strlen((const char *)rec), 10);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	461c      	mov	r4, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe f953 	bl	8000270 <strlen>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	230a      	movs	r3, #10
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	480b      	ldr	r0, [pc, #44]	; (8002000 <print_task_func+0x68>)
 8001fd4:	f006 f94b 	bl	800826e <HAL_UART_Transmit>
 8001fd8:	e7e4      	b.n	8001fa4 <print_task_func+0xc>
	  else if (estado == osErrorTimeout)
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f113 0f02 	cmn.w	r3, #2
 8001fe0:	d1e0      	bne.n	8001fa4 <print_task_func+0xc>
		  HAL_UART_Transmit(&huart1, (uint8_t *)cadto, strlen(cadto), 10);
 8001fe2:	6978      	ldr	r0, [r7, #20]
 8001fe4:	f7fe f944 	bl	8000270 <strlen>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	230a      	movs	r3, #10
 8001fee:	6979      	ldr	r1, [r7, #20]
 8001ff0:	4803      	ldr	r0, [pc, #12]	; (8002000 <print_task_func+0x68>)
 8001ff2:	f006 f93c 	bl	800826e <HAL_UART_Transmit>
	  estado = osMessageQueueGet(print_queueHandle, &rec, NULL, osWaitForever);
 8001ff6:	e7d5      	b.n	8001fa4 <print_task_func+0xc>
 8001ff8:	08017a04 	.word	0x08017a04
 8001ffc:	20000ac8 	.word	0x20000ac8
 8002000:	20000494 	.word	0x20000494

08002004 <RTC_set_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RTC_set_func */
void RTC_set_func(void *argument)
{
 8002004:	b5b0      	push	{r4, r5, r7, lr}
 8002006:	b0a2      	sub	sp, #136	; 0x88
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RTC_set_func */
	char recibido[3] = {0};
 800200c:	4ba7      	ldr	r3, [pc, #668]	; (80022ac <RTC_set_func+0x2a8>)
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8002014:	2300      	movs	r3, #0
 8002016:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	uint32_t flag_rec = 0x0000U;
 800201a:	2300      	movs	r3, #0
 800201c:	67fb      	str	r3, [r7, #124]	; 0x7c
	osStatus_t estado;
	char rec;
	const char* msg_hora_ok = "\r\nHora cambiada correctamente\r\n";
 800201e:	4ba4      	ldr	r3, [pc, #656]	; (80022b0 <RTC_set_func+0x2ac>)
 8002020:	67bb      	str	r3, [r7, #120]	; 0x78
	const char* msg_fecha_ok = "Fecha cambiada correctamente\r\n";
 8002022:	4ba4      	ldr	r3, [pc, #656]	; (80022b4 <RTC_set_func+0x2b0>)
 8002024:	677b      	str	r3, [r7, #116]	; 0x74
	const char* msg_error = "\r\nERROR: Valor no válido\r\n";
 8002026:	4ba4      	ldr	r3, [pc, #656]	; (80022b8 <RTC_set_func+0x2b4>)
 8002028:	673b      	str	r3, [r7, #112]	; 0x70
	const char* msg_rtc1 = "\r\n\r\n========================\r\n" "| Configurar rtc |\r\n" "========================\r\n\r\n";
 800202a:	4ba4      	ldr	r3, [pc, #656]	; (80022bc <RTC_set_func+0x2b8>)
 800202c:	66fb      	str	r3, [r7, #108]	; 0x6c
	const char* msg[6] = {
 800202e:	4ba4      	ldr	r3, [pc, #656]	; (80022c0 <RTC_set_func+0x2bc>)
 8002030:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002034:	461d      	mov	r5, r3
 8002036:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002038:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800203a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800203e:	e884 0003 	stmia.w	r4, {r0, r1}
	"Hora (0-23): ", "\r\nMinuto (0-59): ","\r\nSegundo (0-59): ","\r\nDía (1-31): ","\r\nMes (1-12): ",
	"\r\nAño (0-99): "};
	uint8_t limit[6][2] = {{0,23},{0,59},{0,59},{1,31},{1,12},{0,99}};
 8002042:	4aa0      	ldr	r2, [pc, #640]	; (80022c4 <RTC_set_func+0x2c0>)
 8002044:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002048:	ca07      	ldmia	r2, {r0, r1, r2}
 800204a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	RTC_TimeTypeDef sTime = {0};
 800204e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]
 800205c:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 800205e:	2300      	movs	r3, #0
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t *toChange[6] = {&sTime.Hours, &sTime.Minutes, &sTime.Seconds, &sDate.Date,
 8002062:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800206c:	3301      	adds	r3, #1
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002074:	3302      	adds	r3, #2
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800207c:	3302      	adds	r3, #2
 800207e:	61bb      	str	r3, [r7, #24]
 8002080:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002084:	3301      	adds	r3, #1
 8002086:	61fb      	str	r3, [r7, #28]
 8002088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208c:	3303      	adds	r3, #3
 800208e:	623b      	str	r3, [r7, #32]

  /* Infinite loop */
  for(;;)
  {
	  restart_loop:
	  HAL_UART_Transmit(&huart1, (uint8_t *)msg_rtc1, strlen(msg_rtc1), 10);
 8002090:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002092:	f7fe f8ed 	bl	8000270 <strlen>
 8002096:	4603      	mov	r3, r0
 8002098:	b29a      	uxth	r2, r3
 800209a:	230a      	movs	r3, #10
 800209c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800209e:	488a      	ldr	r0, [pc, #552]	; (80022c8 <RTC_set_func+0x2c4>)
 80020a0:	f006 f8e5 	bl	800826e <HAL_UART_Transmit>
	  for (int i = 0; i < 6; i++){
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80020aa:	e0c8      	b.n	800223e <RTC_set_func+0x23a>
		  HAL_UART_Transmit(&huart1, (uint8_t *)msg[i], strlen(msg[i]), 10);
 80020ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	3388      	adds	r3, #136	; 0x88
 80020b4:	443b      	add	r3, r7
 80020b6:	f853 4c40 	ldr.w	r4, [r3, #-64]
 80020ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	3388      	adds	r3, #136	; 0x88
 80020c2:	443b      	add	r3, r7
 80020c4:	f853 3c40 	ldr.w	r3, [r3, #-64]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7fe f8d1 	bl	8000270 <strlen>
 80020ce:	4603      	mov	r3, r0
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	230a      	movs	r3, #10
 80020d4:	4621      	mov	r1, r4
 80020d6:	487c      	ldr	r0, [pc, #496]	; (80022c8 <RTC_set_func+0x2c4>)
 80020d8:	f006 f8c9 	bl	800826e <HAL_UART_Transmit>
		  HAL_UART_Receive_IT(&huart1, &rec_data, sizeof(rec_data));
 80020dc:	2201      	movs	r2, #1
 80020de:	497b      	ldr	r1, [pc, #492]	; (80022cc <RTC_set_func+0x2c8>)
 80020e0:	4879      	ldr	r0, [pc, #484]	; (80022c8 <RTC_set_func+0x2c4>)
 80020e2:	f006 f94f 	bl	8008384 <HAL_UART_Receive_IT>
		  flag_rec = osThreadFlagsWait(0x00000003U, osFlagsWaitAny, osWaitForever);
 80020e6:	f04f 32ff 	mov.w	r2, #4294967295
 80020ea:	2100      	movs	r1, #0
 80020ec:	2003      	movs	r0, #3
 80020ee:	f00d fc95 	bl	800fa1c <osThreadFlagsWait>
 80020f2:	67f8      	str	r0, [r7, #124]	; 0x7c
		  if ( flag_rec == 0x0001U){
 80020f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	f040 8089 	bne.w	800220e <RTC_set_func+0x20a>
			  printf("Salto de linea pulsado, bandera 0 recibida\r\n");
 80020fc:	4874      	ldr	r0, [pc, #464]	; (80022d0 <RTC_set_func+0x2cc>)
 80020fe:	f011 fe55 	bl	8013dac <puts>
			  for (int i = 0; i<3;i++){
 8002102:	2300      	movs	r3, #0
 8002104:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002108:	e026      	b.n	8002158 <RTC_set_func+0x154>
				  estado = osMessageQueueGet(receive_queueHandle, &rec, NULL, pdMS_TO_TICKS(500));
 800210a:	4b72      	ldr	r3, [pc, #456]	; (80022d4 <RTC_set_func+0x2d0>)
 800210c:	6818      	ldr	r0, [r3, #0]
 800210e:	f107 0163 	add.w	r1, r7, #99	; 0x63
 8002112:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002116:	2200      	movs	r2, #0
 8002118:	f00d fdf0 	bl	800fcfc <osMessageQueueGet>
 800211c:	66b8      	str	r0, [r7, #104]	; 0x68
				  if (estado == osOK){
 800211e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002120:	2b00      	cmp	r3, #0
 8002122:	d114      	bne.n	800214e <RTC_set_func+0x14a>
					  if (i == 2)
 8002124:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002128:	2b02      	cmp	r3, #2
 800212a:	d107      	bne.n	800213c <RTC_set_func+0x138>
						  recibido[i] = '\0';
 800212c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002130:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002134:	4413      	add	r3, r2
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	e008      	b.n	800214e <RTC_set_func+0x14a>
					  else
						  recibido[i] = rec;
 800213c:	f897 1063 	ldrb.w	r1, [r7, #99]	; 0x63
 8002140:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002144:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002148:	4413      	add	r3, r2
 800214a:	460a      	mov	r2, r1
 800214c:	701a      	strb	r2, [r3, #0]
			  for (int i = 0; i<3;i++){
 800214e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002152:	3301      	adds	r3, #1
 8002154:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002158:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800215c:	2b02      	cmp	r3, #2
 800215e:	ddd4      	ble.n	800210a <RTC_set_func+0x106>
				  }
			  }
			  if (((uint8_t)strtol(recibido, NULL, 10) > limit[i][1]) || ((uint8_t)strtol(recibido, NULL, 10) < limit[i][0])){
 8002160:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002164:	220a      	movs	r2, #10
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f010 fe65 	bl	8012e38 <strtol>
 800216e:	4603      	mov	r3, r0
 8002170:	b2da      	uxtb	r2, r3
 8002172:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	3388      	adds	r3, #136	; 0x88
 800217a:	443b      	add	r3, r7
 800217c:	f813 3c4b 	ldrb.w	r3, [r3, #-75]
 8002180:	429a      	cmp	r2, r3
 8002182:	d811      	bhi.n	80021a8 <RTC_set_func+0x1a4>
 8002184:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002188:	220a      	movs	r2, #10
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f010 fe53 	bl	8012e38 <strtol>
 8002192:	4603      	mov	r3, r0
 8002194:	b2da      	uxtb	r2, r3
 8002196:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	3388      	adds	r3, #136	; 0x88
 800219e:	443b      	add	r3, r7
 80021a0:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d212      	bcs.n	80021ce <RTC_set_func+0x1ca>
				  HAL_UART_Transmit(&huart1, (uint8_t *)msg_error, strlen(msg_error), 10);
 80021a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80021aa:	f7fe f861 	bl	8000270 <strlen>
 80021ae:	4603      	mov	r3, r0
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	230a      	movs	r3, #10
 80021b4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80021b6:	4844      	ldr	r0, [pc, #272]	; (80022c8 <RTC_set_func+0x2c4>)
 80021b8:	f006 f859 	bl	800826e <HAL_UART_Transmit>
				  osMessageQueueReset(receive_queueHandle);
 80021bc:	4b45      	ldr	r3, [pc, #276]	; (80022d4 <RTC_set_func+0x2d0>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f00d fdf9 	bl	800fdb8 <osMessageQueueReset>
				  strcpy(recibido, "\0\0\0");
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
				  goto restart_loop;
 80021cc:	e760      	b.n	8002090 <RTC_set_func+0x8c>
			  }
			  printf("recibido= %s\r\n",recibido);
 80021ce:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021d2:	4619      	mov	r1, r3
 80021d4:	4840      	ldr	r0, [pc, #256]	; (80022d8 <RTC_set_func+0x2d4>)
 80021d6:	f011 fd83 	bl	8013ce0 <iprintf>
			  *toChange[i] = strtol(recibido, NULL, 16);
 80021da:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021de:	2210      	movs	r2, #16
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f010 fe28 	bl	8012e38 <strtol>
 80021e8:	4602      	mov	r2, r0
 80021ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	3388      	adds	r3, #136	; 0x88
 80021f2:	443b      	add	r3, r7
 80021f4:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	701a      	strb	r2, [r3, #0]
			  osMessageQueueReset(receive_queueHandle);
 80021fc:	4b35      	ldr	r3, [pc, #212]	; (80022d4 <RTC_set_func+0x2d0>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f00d fdd9 	bl	800fdb8 <osMessageQueueReset>
			  strcpy(recibido, "\0\0\0");
 8002206:	2300      	movs	r3, #0
 8002208:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 800220c:	e012      	b.n	8002234 <RTC_set_func+0x230>

		  } else if (flag_rec == 0x0002U){
 800220e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002210:	2b02      	cmp	r3, #2
 8002212:	d10f      	bne.n	8002234 <RTC_set_func+0x230>
			  HAL_UART_Transmit(&huart1, (uint8_t *)msg_error, strlen(msg_error), 10);
 8002214:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002216:	f7fe f82b 	bl	8000270 <strlen>
 800221a:	4603      	mov	r3, r0
 800221c:	b29a      	uxth	r2, r3
 800221e:	230a      	movs	r3, #10
 8002220:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8002222:	4829      	ldr	r0, [pc, #164]	; (80022c8 <RTC_set_func+0x2c4>)
 8002224:	f006 f823 	bl	800826e <HAL_UART_Transmit>
			  osMessageQueueReset(receive_queueHandle);
 8002228:	4b2a      	ldr	r3, [pc, #168]	; (80022d4 <RTC_set_func+0x2d0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f00d fdc3 	bl	800fdb8 <osMessageQueueReset>
			  goto restart_loop;
 8002232:	e72d      	b.n	8002090 <RTC_set_func+0x8c>
	  for (int i = 0; i < 6; i++){
 8002234:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002238:	3301      	adds	r3, #1
 800223a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800223e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002242:	2b05      	cmp	r3, #5
 8002244:	f77f af32 	ble.w	80020ac <RTC_set_func+0xa8>
		  }
	  }
	  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8002248:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800224c:	2201      	movs	r2, #1
 800224e:	4619      	mov	r1, r3
 8002250:	4822      	ldr	r0, [pc, #136]	; (80022dc <RTC_set_func+0x2d8>)
 8002252:	f004 faaf 	bl	80067b4 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8002256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225a:	2201      	movs	r2, #1
 800225c:	4619      	mov	r1, r3
 800225e:	481f      	ldr	r0, [pc, #124]	; (80022dc <RTC_set_func+0x2d8>)
 8002260:	f004 fb45 	bl	80068ee <HAL_RTC_SetDate>
	  HAL_UART_Transmit(&huart1, (uint8_t *)msg_hora_ok, strlen(msg_hora_ok), 10);
 8002264:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002266:	f7fe f803 	bl	8000270 <strlen>
 800226a:	4603      	mov	r3, r0
 800226c:	b29a      	uxth	r2, r3
 800226e:	230a      	movs	r3, #10
 8002270:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002272:	4815      	ldr	r0, [pc, #84]	; (80022c8 <RTC_set_func+0x2c4>)
 8002274:	f005 fffb 	bl	800826e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, (uint8_t *)msg_fecha_ok, strlen(msg_fecha_ok), 10);
 8002278:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800227a:	f7fd fff9 	bl	8000270 <strlen>
 800227e:	4603      	mov	r3, r0
 8002280:	b29a      	uxth	r2, r3
 8002282:	230a      	movs	r3, #10
 8002284:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002286:	4810      	ldr	r0, [pc, #64]	; (80022c8 <RTC_set_func+0x2c4>)
 8002288:	f005 fff1 	bl	800826e <HAL_UART_Transmit>
	  osThreadFlagsSet(wifi_setHandle, 0x0001U);
 800228c:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <RTC_set_func+0x2dc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2101      	movs	r1, #1
 8002292:	4618      	mov	r0, r3
 8002294:	f00d fb74 	bl	800f980 <osThreadFlagsSet>
	  config_state=1; // Para que en la funcion HAL_UART_RxCpltCallback se encargue de configurar el wifi en vez de RTC
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <RTC_set_func+0x2e0>)
 800229a:	2201      	movs	r2, #1
 800229c:	701a      	strb	r2, [r3, #0]
	  osThreadSuspend(RTC_setHandle);
 800229e:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <RTC_set_func+0x2e4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f00d fb4a 	bl	800f93c <osThreadSuspend>
	  restart_loop:
 80022a8:	e6f2      	b.n	8002090 <RTC_set_func+0x8c>
 80022aa:	bf00      	nop
 80022ac:	08017b08 	.word	0x08017b08
 80022b0:	08017a20 	.word	0x08017a20
 80022b4:	08017a40 	.word	0x08017a40
 80022b8:	08017a60 	.word	0x08017a60
 80022bc:	08017a7c 	.word	0x08017a7c
 80022c0:	08017b74 	.word	0x08017b74
 80022c4:	08017b8c 	.word	0x08017b8c
 80022c8:	20000494 	.word	0x20000494
 80022cc:	20000ae0 	.word	0x20000ae0
 80022d0:	08017acc 	.word	0x08017acc
 80022d4:	20000acc 	.word	0x20000acc
 80022d8:	08017af8 	.word	0x08017af8
 80022dc:	2000040c 	.word	0x2000040c
 80022e0:	20000ac4 	.word	0x20000ac4
 80022e4:	20000ae2 	.word	0x20000ae2
 80022e8:	20000ac0 	.word	0x20000ac0

080022ec <wifi_set_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_wifi_set_func */
void wifi_set_func(void *argument)
{
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b099      	sub	sp, #100	; 0x64
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wifi_set_func */
	char recibido[31] = {0};
 80022f4:	2300      	movs	r3, #0
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
 8002308:	615a      	str	r2, [r3, #20]
 800230a:	f8c3 2017 	str.w	r2, [r3, #23]
	uint8_t ret_flag;
	uint32_t flag_rec = 0x0000U;
 800230e:	2300      	movs	r3, #0
 8002310:	653b      	str	r3, [r7, #80]	; 0x50
	uint8_t bandera_cola = 1;
 8002312:	2301      	movs	r3, #1
 8002314:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	osStatus_t estado;
	char rec;
	const char* msg_ssid_ok = "\r\nSSID cambiado\r\n";
 8002318:	4b7c      	ldr	r3, [pc, #496]	; (800250c <wifi_set_func+0x220>)
 800231a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const char* msg_clave_ok = "Clave cambiada\r\n";
 800231c:	4b7c      	ldr	r3, [pc, #496]	; (8002510 <wifi_set_func+0x224>)
 800231e:	64bb      	str	r3, [r7, #72]	; 0x48
	const char* msg_error = "\r\nERROR: Valor no válido\r\n";
 8002320:	4b7c      	ldr	r3, [pc, #496]	; (8002514 <wifi_set_func+0x228>)
 8002322:	647b      	str	r3, [r7, #68]	; 0x44
	const char* msg_rtc1 = "\r\n\r\n========================\r\n" "| Configurar wifi |\r\n" "========================\r\n\r\n";
 8002324:	4b7c      	ldr	r3, [pc, #496]	; (8002518 <wifi_set_func+0x22c>)
 8002326:	643b      	str	r3, [r7, #64]	; 0x40
	const char* msg[2] = {"SSID: ", "\r\nClave: "};
 8002328:	4a7c      	ldr	r2, [pc, #496]	; (800251c <wifi_set_func+0x230>)
 800232a:	f107 030c 	add.w	r3, r7, #12
 800232e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002332:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t contador_wifi = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  /* Infinite loop */
  for(;;)
  {
      ret_flag = osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800233c:	f04f 32ff 	mov.w	r2, #4294967295
 8002340:	2100      	movs	r1, #0
 8002342:	2001      	movs	r0, #1
 8002344:	f00d fb6a 	bl	800fa1c <osThreadFlagsWait>
 8002348:	4603      	mov	r3, r0
 800234a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
      if (ret_flag == 1U) {
 800234e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002352:	2b01      	cmp	r3, #1
 8002354:	d1f2      	bne.n	800233c <wifi_set_func+0x50>
		  restart_loop:
 8002356:	bf00      	nop
		  HAL_UART_Transmit(&huart1, (uint8_t *)msg_rtc1, strlen(msg_rtc1), 10);
 8002358:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800235a:	f7fd ff89 	bl	8000270 <strlen>
 800235e:	4603      	mov	r3, r0
 8002360:	b29a      	uxth	r2, r3
 8002362:	230a      	movs	r3, #10
 8002364:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002366:	486e      	ldr	r0, [pc, #440]	; (8002520 <wifi_set_func+0x234>)
 8002368:	f005 ff81 	bl	800826e <HAL_UART_Transmit>
		  for (int i = 0; i < 2; i++){
 800236c:	2300      	movs	r3, #0
 800236e:	65bb      	str	r3, [r7, #88]	; 0x58
 8002370:	e0a0      	b.n	80024b4 <wifi_set_func+0x1c8>
			  HAL_UART_Transmit(&huart1, (uint8_t *)msg[i], strlen(msg[i]), 10);
 8002372:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	3360      	adds	r3, #96	; 0x60
 8002378:	443b      	add	r3, r7
 800237a:	f853 4c54 	ldr.w	r4, [r3, #-84]
 800237e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	3360      	adds	r3, #96	; 0x60
 8002384:	443b      	add	r3, r7
 8002386:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fd ff70 	bl	8000270 <strlen>
 8002390:	4603      	mov	r3, r0
 8002392:	b29a      	uxth	r2, r3
 8002394:	230a      	movs	r3, #10
 8002396:	4621      	mov	r1, r4
 8002398:	4861      	ldr	r0, [pc, #388]	; (8002520 <wifi_set_func+0x234>)
 800239a:	f005 ff68 	bl	800826e <HAL_UART_Transmit>
			  HAL_UART_Receive_IT(&huart1, &rec_data, sizeof(rec_data));
 800239e:	2201      	movs	r2, #1
 80023a0:	4960      	ldr	r1, [pc, #384]	; (8002524 <wifi_set_func+0x238>)
 80023a2:	485f      	ldr	r0, [pc, #380]	; (8002520 <wifi_set_func+0x234>)
 80023a4:	f005 ffee 	bl	8008384 <HAL_UART_Receive_IT>
			  flag_rec = osThreadFlagsWait(0x00000003U, osFlagsWaitAny, osWaitForever);
 80023a8:	f04f 32ff 	mov.w	r2, #4294967295
 80023ac:	2100      	movs	r1, #0
 80023ae:	2003      	movs	r0, #3
 80023b0:	f00d fb34 	bl	800fa1c <osThreadFlagsWait>
 80023b4:	6538      	str	r0, [r7, #80]	; 0x50
			  if ( flag_rec == 0x0001U){
 80023b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d165      	bne.n	8002488 <wifi_set_func+0x19c>
				  printf("Salto de linea pulsado, bandera 0 recibida\r\n");
 80023bc:	485a      	ldr	r0, [pc, #360]	; (8002528 <wifi_set_func+0x23c>)
 80023be:	f011 fcf5 	bl	8013dac <puts>
				  while(bandera_cola) {
 80023c2:	e029      	b.n	8002418 <wifi_set_func+0x12c>
					  estado = osMessageQueueGet(receive_wifi_queueHandle, &rec, NULL, pdMS_TO_TICKS(500));
 80023c4:	4b59      	ldr	r3, [pc, #356]	; (800252c <wifi_set_func+0x240>)
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	f107 0117 	add.w	r1, r7, #23
 80023cc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80023d0:	2200      	movs	r2, #0
 80023d2:	f00d fc93 	bl	800fcfc <osMessageQueueGet>
 80023d6:	63b8      	str	r0, [r7, #56]	; 0x38
					  if (estado == osOK){
 80023d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d11c      	bne.n	8002418 <wifi_set_func+0x12c>
						  if (rec == '\n' || rec == '\r') {
 80023de:	7dfb      	ldrb	r3, [r7, #23]
 80023e0:	2b0a      	cmp	r3, #10
 80023e2:	d002      	beq.n	80023ea <wifi_set_func+0xfe>
 80023e4:	7dfb      	ldrb	r3, [r7, #23]
 80023e6:	2b0d      	cmp	r3, #13
 80023e8:	d10a      	bne.n	8002400 <wifi_set_func+0x114>
							  recibido[contador_wifi] = '\0';
 80023ea:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80023ee:	3360      	adds	r3, #96	; 0x60
 80023f0:	443b      	add	r3, r7
 80023f2:	2200      	movs	r2, #0
 80023f4:	f803 2c48 	strb.w	r2, [r3, #-72]
							  bandera_cola = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80023fe:	e006      	b.n	800240e <wifi_set_func+0x122>
						  }
						  else
							  recibido[contador_wifi] = rec;
 8002400:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002404:	7dfa      	ldrb	r2, [r7, #23]
 8002406:	3360      	adds	r3, #96	; 0x60
 8002408:	443b      	add	r3, r7
 800240a:	f803 2c48 	strb.w	r2, [r3, #-72]
						  contador_wifi++;
 800240e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002412:	3301      	adds	r3, #1
 8002414:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
				  while(bandera_cola) {
 8002418:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1d1      	bne.n	80023c4 <wifi_set_func+0xd8>
					  }
				  }
				  contador_wifi = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
				  printf("recibido= %s\r\n",recibido);
 8002426:	f107 0318 	add.w	r3, r7, #24
 800242a:	4619      	mov	r1, r3
 800242c:	4840      	ldr	r0, [pc, #256]	; (8002530 <wifi_set_func+0x244>)
 800242e:	f011 fc57 	bl	8013ce0 <iprintf>
				  if (i==0)
 8002432:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002434:	2b00      	cmp	r3, #0
 8002436:	d106      	bne.n	8002446 <wifi_set_func+0x15a>
					  strcpy(SSID, recibido);
 8002438:	f107 0318 	add.w	r3, r7, #24
 800243c:	4619      	mov	r1, r3
 800243e:	483d      	ldr	r0, [pc, #244]	; (8002534 <wifi_set_func+0x248>)
 8002440:	f011 fef5 	bl	801422e <strcpy>
 8002444:	e008      	b.n	8002458 <wifi_set_func+0x16c>
				  else if (i==1)
 8002446:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002448:	2b01      	cmp	r3, #1
 800244a:	d105      	bne.n	8002458 <wifi_set_func+0x16c>
					  strcpy(PASSWORD, recibido);
 800244c:	f107 0318 	add.w	r3, r7, #24
 8002450:	4619      	mov	r1, r3
 8002452:	4839      	ldr	r0, [pc, #228]	; (8002538 <wifi_set_func+0x24c>)
 8002454:	f011 feeb 	bl	801422e <strcpy>
				  osMessageQueueReset(receive_wifi_queueHandle);
 8002458:	4b34      	ldr	r3, [pc, #208]	; (800252c <wifi_set_func+0x240>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f00d fcab 	bl	800fdb8 <osMessageQueueReset>
				  bandera_cola = 1;
 8002462:	2301      	movs	r3, #1
 8002464:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				  for (int j=0;j<=31;j++){
 8002468:	2300      	movs	r3, #0
 800246a:	657b      	str	r3, [r7, #84]	; 0x54
 800246c:	e008      	b.n	8002480 <wifi_set_func+0x194>
					  recibido[j]='\0';
 800246e:	f107 0218 	add.w	r2, r7, #24
 8002472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002474:	4413      	add	r3, r2
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
				  for (int j=0;j<=31;j++){
 800247a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800247c:	3301      	adds	r3, #1
 800247e:	657b      	str	r3, [r7, #84]	; 0x54
 8002480:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002482:	2b1f      	cmp	r3, #31
 8002484:	ddf3      	ble.n	800246e <wifi_set_func+0x182>
 8002486:	e012      	b.n	80024ae <wifi_set_func+0x1c2>
				  }

			  } else if (flag_rec == 0x0002U){
 8002488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800248a:	2b02      	cmp	r3, #2
 800248c:	d10f      	bne.n	80024ae <wifi_set_func+0x1c2>
				  HAL_UART_Transmit(&huart1, (uint8_t *)msg_error, strlen(msg_error), 10);
 800248e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002490:	f7fd feee 	bl	8000270 <strlen>
 8002494:	4603      	mov	r3, r0
 8002496:	b29a      	uxth	r2, r3
 8002498:	230a      	movs	r3, #10
 800249a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800249c:	4820      	ldr	r0, [pc, #128]	; (8002520 <wifi_set_func+0x234>)
 800249e:	f005 fee6 	bl	800826e <HAL_UART_Transmit>
				  osMessageQueueReset(receive_queueHandle);
 80024a2:	4b26      	ldr	r3, [pc, #152]	; (800253c <wifi_set_func+0x250>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f00d fc86 	bl	800fdb8 <osMessageQueueReset>
				  goto restart_loop;
 80024ac:	e754      	b.n	8002358 <wifi_set_func+0x6c>
		  for (int i = 0; i < 2; i++){
 80024ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024b0:	3301      	adds	r3, #1
 80024b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80024b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	f77f af5b 	ble.w	8002372 <wifi_set_func+0x86>
			  }
		  }

		  printf("SSID: %s | PASSWORD: %s",SSID, PASSWORD);
 80024bc:	4a1e      	ldr	r2, [pc, #120]	; (8002538 <wifi_set_func+0x24c>)
 80024be:	491d      	ldr	r1, [pc, #116]	; (8002534 <wifi_set_func+0x248>)
 80024c0:	481f      	ldr	r0, [pc, #124]	; (8002540 <wifi_set_func+0x254>)
 80024c2:	f011 fc0d 	bl	8013ce0 <iprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t *)msg_ssid_ok, strlen(msg_ssid_ok), 10);
 80024c6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80024c8:	f7fd fed2 	bl	8000270 <strlen>
 80024cc:	4603      	mov	r3, r0
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	230a      	movs	r3, #10
 80024d2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80024d4:	4812      	ldr	r0, [pc, #72]	; (8002520 <wifi_set_func+0x234>)
 80024d6:	f005 feca 	bl	800826e <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t *)msg_clave_ok, strlen(msg_clave_ok), 10);
 80024da:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80024dc:	f7fd fec8 	bl	8000270 <strlen>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	230a      	movs	r3, #10
 80024e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <wifi_set_func+0x234>)
 80024ea:	f005 fec0 	bl	800826e <HAL_UART_Transmit>
		  osThreadFlagsSet(wifiStartHandle, 0x0001U);
 80024ee:	4b15      	ldr	r3, [pc, #84]	; (8002544 <wifi_set_func+0x258>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2101      	movs	r1, #1
 80024f4:	4618      	mov	r0, r3
 80024f6:	f00d fa43 	bl	800f980 <osThreadFlagsSet>
		  bandera_cola = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		  osThreadSuspend(wifi_setHandle);
 8002500:	4b11      	ldr	r3, [pc, #68]	; (8002548 <wifi_set_func+0x25c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f00d fa19 	bl	800f93c <osThreadSuspend>
      ret_flag = osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800250a:	e717      	b.n	800233c <wifi_set_func+0x50>
 800250c:	08017b98 	.word	0x08017b98
 8002510:	08017bac 	.word	0x08017bac
 8002514:	08017a60 	.word	0x08017a60
 8002518:	08017bc0 	.word	0x08017bc0
 800251c:	08017c3c 	.word	0x08017c3c
 8002520:	20000494 	.word	0x20000494
 8002524:	20000ae0 	.word	0x20000ae0
 8002528:	08017acc 	.word	0x08017acc
 800252c:	20000ad0 	.word	0x20000ad0
 8002530:	08017af8 	.word	0x08017af8
 8002534:	200002fc 	.word	0x200002fc
 8002538:	2000031c 	.word	0x2000031c
 800253c:	20000acc 	.word	0x20000acc
 8002540:	08017c10 	.word	0x08017c10
 8002544:	20000ab4 	.word	0x20000ab4
 8002548:	20000ac4 	.word	0x20000ac4

0800254c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002550:	b672      	cpsid	i
}
 8002552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002554:	e7fe      	b.n	8002554 <Error_Handler+0x8>
	...

08002558 <prvConnectToServer>:


extern int modo_operacion;

TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af02      	add	r7, sp, #8
 800255e:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8002560:	4b1d      	ldr	r3, [pc, #116]	; (80025d8 <prvConnectToServer+0x80>)
 8002562:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8002564:	f240 725b 	movw	r2, #1883	; 0x75b
 8002568:	491c      	ldr	r1, [pc, #112]	; (80025dc <prvConnectToServer+0x84>)
 800256a:	481d      	ldr	r0, [pc, #116]	; (80025e0 <prvConnectToServer+0x88>)
 800256c:	f011 fbb8 	bl	8013ce0 <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8002570:	f107 0308 	add.w	r3, r7, #8
 8002574:	2200      	movs	r2, #0
 8002576:	9201      	str	r2, [sp, #4]
 8002578:	f240 725b 	movw	r2, #1883	; 0x75b
 800257c:	9200      	str	r2, [sp, #0]
 800257e:	4a19      	ldr	r2, [pc, #100]	; (80025e4 <prvConnectToServer+0x8c>)
 8002580:	2100      	movs	r1, #0
 8002582:	2000      	movs	r0, #0
 8002584:	f009 fd22 	bl	800bfcc <WIFI_OpenClientConnection>
 8002588:	4603      	mov	r3, r0
 800258a:	73bb      	strb	r3, [r7, #14]
		if(ret!=WIFI_STATUS_OK) {
 800258c:	7bbb      	ldrb	r3, [r7, #14]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d009      	beq.n	80025a6 <prvConnectToServer+0x4e>
			LOG(("Error in opening MQTT connection: %d\n",ret));
 8002592:	7bbb      	ldrb	r3, [r7, #14]
 8002594:	4619      	mov	r1, r3
 8002596:	4814      	ldr	r0, [pc, #80]	; (80025e8 <prvConnectToServer+0x90>)
 8002598:	f011 fba2 	bl	8013ce0 <iprintf>
			osDelay(pdMS_TO_TICKS(10000));
 800259c:	f242 7010 	movw	r0, #10000	; 0x2710
 80025a0:	f00d fabd 	bl	800fb1e <osDelay>
 80025a4:	e00f      	b.n	80025c6 <prvConnectToServer+0x6e>
		} else {
	        pxNetworkContext->socket = SOCKET;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3302      	adds	r3, #2
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f240 725b 	movw	r2, #1883	; 0x75b
 80025c0:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d1cb      	bne.n	8002564 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 80025cc:	2301      	movs	r3, #1
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	2ea035a9 	.word	0x2ea035a9
 80025dc:	08017c6c 	.word	0x08017c6c
 80025e0:	08017c88 	.word	0x08017c88
 80025e4:	08017cac 	.word	0x08017cac
 80025e8:	08017cb4 	.word	0x08017cb4

080025ec <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b094      	sub	sp, #80	; 0x50
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	7818      	ldrb	r0, [r3, #0]
 80025fa:	f107 030c 	add.w	r3, r7, #12
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	2101      	movs	r1, #1
 8002602:	f00d f865 	bl	800f6d0 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8002606:	f107 010c 	add.w	r1, r7, #12
 800260a:	4b2e      	ldr	r3, [pc, #184]	; (80026c4 <prvCreateMQTTConnectionWithBroker+0xd8>)
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <prvCreateMQTTConnectionWithBroker+0xdc>)
 8002610:	4a2e      	ldr	r2, [pc, #184]	; (80026cc <prvCreateMQTTConnectionWithBroker+0xe0>)
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f00b f830 	bl	800d678 <MQTT_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 800261e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <prvCreateMQTTConnectionWithBroker+0x50>
	__asm volatile
 8002626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262a:	f383 8811 	msr	BASEPRI, r3
 800262e:	f3bf 8f6f 	isb	sy
 8002632:	f3bf 8f4f 	dsb	sy
 8002636:	643b      	str	r3, [r7, #64]	; 0x40
}
 8002638:	bf00      	nop
 800263a:	e7fe      	b.n	800263a <prvCreateMQTTConnectionWithBroker+0x4e>
    printf("MQTT initialized\n");
 800263c:	4824      	ldr	r0, [pc, #144]	; (80026d0 <prvCreateMQTTConnectionWithBroker+0xe4>)
 800263e:	f011 fbb5 	bl	8013dac <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8002642:	f107 0320 	add.w	r3, r7, #32
 8002646:	221c      	movs	r2, #28
 8002648:	2100      	movs	r1, #0
 800264a:	4618      	mov	r0, r3
 800264c:	f011 fcd8 	bl	8014000 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8002656:	4b1f      	ldr	r3, [pc, #124]	; (80026d4 <prvCreateMQTTConnectionWithBroker+0xe8>)
 8002658:	627b      	str	r3, [r7, #36]	; 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 800265a:	2317      	movs	r3, #23
 800265c:	853b      	strh	r3, [r7, #40]	; 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <prvCreateMQTTConnectionWithBroker+0xec>)
 8002660:	62fb      	str	r3, [r7, #44]	; 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8002662:	2323      	movs	r3, #35	; 0x23
 8002664:	863b      	strh	r3, [r7, #48]	; 0x30
    xConnectInfo.pPassword=mqttPass;
 8002666:	2300      	movs	r3, #0
 8002668:	637b      	str	r3, [r7, #52]	; 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 800266a:	2000      	movs	r0, #0
 800266c:	f7fd fe00 	bl	8000270 <strlen>
 8002670:	4603      	mov	r3, r0
 8002672:	b29b      	uxth	r3, r3
 8002674:	873b      	strh	r3, [r7, #56]	; 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 8002676:	233c      	movs	r3, #60	; 0x3c
 8002678:	847b      	strh	r3, [r7, #34]	; 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 800267a:	f107 0120 	add.w	r1, r7, #32
 800267e:	f107 031f 	add.w	r3, r7, #31
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002688:	2200      	movs	r2, #0
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f00b f849 	bl	800d722 <MQTT_Connect>
 8002690:	4603      	mov	r3, r0
 8002692:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8002696:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00a      	beq.n	80026b4 <prvCreateMQTTConnectionWithBroker+0xc8>
	__asm volatile
 800269e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	63fb      	str	r3, [r7, #60]	; 0x3c
}
 80026b0:	bf00      	nop
 80026b2:	e7fe      	b.n	80026b2 <prvCreateMQTTConnectionWithBroker+0xc6>
    printf("MQTT connected to broker\n");
 80026b4:	4809      	ldr	r0, [pc, #36]	; (80026dc <prvCreateMQTTConnectionWithBroker+0xf0>)
 80026b6:	f011 fb79 	bl	8013dac <puts>

}
 80026ba:	bf00      	nop
 80026bc:	3748      	adds	r7, #72	; 0x48
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	2000009c 	.word	0x2000009c
 80026c8:	08002921 	.word	0x08002921
 80026cc:	080028f1 	.word	0x080028f1
 80026d0:	08017cdc 	.word	0x08017cdc
 80026d4:	08017cf0 	.word	0x08017cf0
 80026d8:	08017d08 	.word	0x08017d08
 80026dc:	08017d2c 	.word	0x08017d2c

080026e0 <prvMQTTSubscribeToTopic>:
    if(xResult==MQTTSuccess) printf("Published to topic %s: %s\n",topic,payload);
    //configASSERT( xResult == MQTTSuccess );
}

void prvMQTTSubscribeToTopic( MQTTContext_t * pxMQTTContext, char * topic )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult = MQTTSuccess;
 80026ea:	2300      	movs	r3, #0
 80026ec:	75fb      	strb	r3, [r7, #23]
    MQTTSubscribeInfo_t xMQTTSubscription[ TOPIC_COUNT ];
    bool xFailedSubscribeToTopic = false;
 80026ee:	2300      	movs	r3, #0
 80026f0:	75bb      	strb	r3, [r7, #22]

    /* Some fields not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTSubscription, 0x00, sizeof( xMQTTSubscription ) );
 80026f2:	f107 0308 	add.w	r3, r7, #8
 80026f6:	220c      	movs	r2, #12
 80026f8:	2100      	movs	r1, #0
 80026fa:	4618      	mov	r0, r3
 80026fc:	f011 fc80 	bl	8014000 <memset>

    /* Each packet requires a unique ID. */
    usSubscribePacketIdentifier = MQTT_GetPacketId( pxMQTTContext );
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f00b f935 	bl	800d970 <MQTT_GetPacketId>
 8002706:	4603      	mov	r3, r0
 8002708:	461a      	mov	r2, r3
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <prvMQTTSubscribeToTopic+0xa4>)
 800270c:	801a      	strh	r2, [r3, #0]

    /* Subscribe to the pcExampleTopic topic filter. This example subscribes
     * to only one topic and uses QoS0. */
    xMQTTSubscription[ 0 ].qos = MQTTQoS0;
 800270e:	2300      	movs	r3, #0
 8002710:	723b      	strb	r3, [r7, #8]
    xMQTTSubscription[ 0 ].pTopicFilter = topic;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	60fb      	str	r3, [r7, #12]
    xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
 8002716:	6838      	ldr	r0, [r7, #0]
 8002718:	f7fd fdaa 	bl	8000270 <strlen>
 800271c:	4603      	mov	r3, r0
 800271e:	b29b      	uxth	r3, r3
 8002720:	823b      	strh	r3, [r7, #16]
    do
    {
        /* The client is already connected to the broker. Subscribe to the topic
         * as specified in pcExampleTopic by sending a subscribe packet then
         * waiting for a subscribe acknowledgment (SUBACK). */
        xResult = MQTT_Subscribe( pxMQTTContext,
 8002722:	4b18      	ldr	r3, [pc, #96]	; (8002784 <prvMQTTSubscribeToTopic+0xa4>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	f107 0108 	add.w	r1, r7, #8
 800272a:	2201      	movs	r2, #1
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f00b f870 	bl	800d812 <MQTT_Subscribe>
 8002732:	4603      	mov	r3, r0
 8002734:	75fb      	strb	r3, [r7, #23]
                                  xMQTTSubscription,
                                  1, /* Only subscribing to one topic. */
                                  usSubscribePacketIdentifier );
        if(xResult==MQTTSuccess) printf("Subscription to %s, result: %d, success\n",topic,xResult);
 8002736:	7dfb      	ldrb	r3, [r7, #23]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d106      	bne.n	800274a <prvMQTTSubscribeToTopic+0x6a>
 800273c:	7dfb      	ldrb	r3, [r7, #23]
 800273e:	461a      	mov	r2, r3
 8002740:	6839      	ldr	r1, [r7, #0]
 8002742:	4811      	ldr	r0, [pc, #68]	; (8002788 <prvMQTTSubscribeToTopic+0xa8>)
 8002744:	f011 facc 	bl	8013ce0 <iprintf>
 8002748:	e005      	b.n	8002756 <prvMQTTSubscribeToTopic+0x76>
        else printf("Subscription to %s, result: %d, failed\n",topic,xResult);
 800274a:	7dfb      	ldrb	r3, [r7, #23]
 800274c:	461a      	mov	r2, r3
 800274e:	6839      	ldr	r1, [r7, #0]
 8002750:	480e      	ldr	r0, [pc, #56]	; (800278c <prvMQTTSubscribeToTopic+0xac>)
 8002752:	f011 fac5 	bl	8013ce0 <iprintf>
         * packet.  This demo uses the generic packet processing function
         * everywhere to highlight this fact. Note there is a separate demo that
         * shows how to use coreMQTT in a thread safe way – in which case the
         * MQTT protocol runs in the background and this call is not required. */
        /* For version 1.1.0: xResult = MQTT_ProcessLoop( pxMQTTContext, 1000 ); */
        xResult = MQTT_ProcessLoop( pxMQTTContext );
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f00b f8ea 	bl	800d930 <MQTT_ProcessLoop>
 800275c:	4603      	mov	r3, r0
 800275e:	75fb      	strb	r3, [r7, #23]
        //configASSERT( xResult == MQTTSuccess );

        /* Reset flag before checking suback responses. */
        xFailedSubscribeToTopic = false;
 8002760:	2300      	movs	r3, #0
 8002762:	75bb      	strb	r3, [r7, #22]
         * #xTopicFilterContext is updated in the event callback (shown in a
         * code block below) to reflect the status of the SUBACK sent by the
         * broker. It represents either the QoS level granted by the server upon
         * subscription, or acknowledgment of server rejection of the
         * subscription request. */
        if( xTopicFilterContext[0].xSubAckStatus == MQTTSubAckFailure )
 8002764:	4b0a      	ldr	r3, [pc, #40]	; (8002790 <prvMQTTSubscribeToTopic+0xb0>)
 8002766:	791b      	ldrb	r3, [r3, #4]
 8002768:	2b80      	cmp	r3, #128	; 0x80
 800276a:	d102      	bne.n	8002772 <prvMQTTSubscribeToTopic+0x92>
        {
            xFailedSubscribeToTopic = true;
 800276c:	2301      	movs	r3, #1
 800276e:	75bb      	strb	r3, [r7, #22]
            break;
 8002770:	e003      	b.n	800277a <prvMQTTSubscribeToTopic+0x9a>
        }

    } while( xFailedSubscribeToTopic == true  );
 8002772:	7dbb      	ldrb	r3, [r7, #22]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1d4      	bne.n	8002722 <prvMQTTSubscribeToTopic+0x42>
}
 8002778:	bf00      	nop
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000ecc 	.word	0x20000ecc
 8002788:	08017d64 	.word	0x08017d64
 800278c:	08017d90 	.word	0x08017d90
 8002790:	200000a4 	.word	0x200000a4

08002794 <prvMQTTProcessIncomingPublish>:

int prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b0c6      	sub	sp, #280	; 0x118
 8002798:	af00      	add	r7, sp, #0
 800279a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800279e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80027a2:	6018      	str	r0, [r3, #0]
	char buffer2[128];
	int resultado_int;
    //const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 80027a4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027a8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68d9      	ldr	r1, [r3, #12]
 80027b0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027b4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	2b7f      	cmp	r3, #127	; 0x7f
 80027be:	bf28      	it	cs
 80027c0:	237f      	movcs	r3, #127	; 0x7f
 80027c2:	461a      	mov	r2, r3
 80027c4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80027c8:	4618      	mov	r0, r3
 80027ca:	f011 fd38 	bl	801423e <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 80027ce:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027d2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80027de:	4293      	cmp	r3, r2
 80027e0:	bf28      	it	cs
 80027e2:	4613      	movcs	r3, r2
 80027e4:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80027e8:	443b      	add	r3, r7
 80027ea:	2200      	movs	r2, #0
 80027ec:	f803 2c8c 	strb.w	r2, [r3, #-140]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 80027f0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027f4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6859      	ldr	r1, [r3, #4]
 80027fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002800:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	891b      	ldrh	r3, [r3, #8]
 8002808:	2b7f      	cmp	r3, #127	; 0x7f
 800280a:	bf28      	it	cs
 800280c:	237f      	movcs	r3, #127	; 0x7f
 800280e:	b29b      	uxth	r3, r3
 8002810:	461a      	mov	r2, r3
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	4618      	mov	r0, r3
 8002818:	f011 fd11 	bl	801423e <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 800281c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002820:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	891b      	ldrh	r3, [r3, #8]
 8002828:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800282c:	4293      	cmp	r3, r2
 800282e:	bf28      	it	cs
 8002830:	4613      	movcs	r3, r2
 8002832:	b29b      	uxth	r3, r3
 8002834:	461a      	mov	r2, r3
 8002836:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800283a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800283e:	2100      	movs	r1, #0
 8002840:	5499      	strb	r1, [r3, r2]

	printf("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1);
 8002842:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	4619      	mov	r1, r3
 800284c:	4824      	ldr	r0, [pc, #144]	; (80028e0 <prvMQTTProcessIncomingPublish+0x14c>)
 800284e:	f011 fa47 	bl	8013ce0 <iprintf>

	int flag_captura = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	int result = 0;
 8002858:	2300      	movs	r3, #0
 800285a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	//  "{"value":1.0,"timestamp":1705943710427,"context":{},"created_at":1705943710427}"
	for (int i=0; i<=20; i++) {
 800285e:	2300      	movs	r3, #0
 8002860:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002864:	e02c      	b.n	80028c0 <prvMQTTProcessIncomingPublish+0x12c>
		//printf("buffer[i]: %c\n\r",buffer1[i]);
		if (buffer1[i]==':'){
 8002866:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800286a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800286e:	4413      	add	r3, r2
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b3a      	cmp	r3, #58	; 0x3a
 8002874:	d10a      	bne.n	800288c <prvMQTTProcessIncomingPublish+0xf8>
			if (flag_captura==0){
 8002876:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800287a:	2b00      	cmp	r3, #0
 800287c:	d11b      	bne.n	80028b6 <prvMQTTProcessIncomingPublish+0x122>
				printf("Aqui\n\r");
 800287e:	4819      	ldr	r0, [pc, #100]	; (80028e4 <prvMQTTProcessIncomingPublish+0x150>)
 8002880:	f011 fa2e 	bl	8013ce0 <iprintf>
				flag_captura=1;
 8002884:	2301      	movs	r3, #1
 8002886:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800288a:	e014      	b.n	80028b6 <prvMQTTProcessIncomingPublish+0x122>
			}
		}
		else if (flag_captura==1){
 800288c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002890:	2b01      	cmp	r3, #1
 8002892:	d110      	bne.n	80028b6 <prvMQTTProcessIncomingPublish+0x122>
			printf("Aqui2\n\r");
 8002894:	4814      	ldr	r0, [pc, #80]	; (80028e8 <prvMQTTProcessIncomingPublish+0x154>)
 8002896:	f011 fa23 	bl	8013ce0 <iprintf>
			result = atoi(&buffer1[i]);
 800289a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800289e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028a2:	4413      	add	r3, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	f010 fa3f 	bl	8012d28 <atoi>
 80028aa:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
			flag_captura=-1;
 80028ae:	f04f 33ff 	mov.w	r3, #4294967295
 80028b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	for (int i=0; i<=20; i++) {
 80028b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028ba:	3301      	adds	r3, #1
 80028bc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80028c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028c4:	2b14      	cmp	r3, #20
 80028c6:	ddce      	ble.n	8002866 <prvMQTTProcessIncomingPublish+0xd2>
			//break;
		}

	}

	printf("The value of the key \"value\" is %d\n", result);
 80028c8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80028cc:	4807      	ldr	r0, [pc, #28]	; (80028ec <prvMQTTProcessIncomingPublish+0x158>)
 80028ce:	f011 fa07 	bl	8013ce0 <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	//if(buffer1[0]=='1') BSP_LED_On(LED2);
	//if(buffer1[0]=='0') BSP_LED_Off(LED2);

	return result;
 80028d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110

}
 80028d6:	4618      	mov	r0, r3
 80028d8:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	08017db8 	.word	0x08017db8
 80028e4:	08017dd4 	.word	0x08017dd4
 80028e8:	08017ddc 	.word	0x08017ddc
 80028ec:	08017de4 	.word	0x08017de4

080028f0 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 80028fe:	f00e fc69 	bl	80111d4 <xTaskGetTickCount>
 8002902:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8002908:	4b04      	ldr	r3, [pc, #16]	; (800291c <prvGetTimeMs+0x2c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8002912:	683b      	ldr	r3, [r7, #0]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000ed0 	.word	0x20000ed0

08002920 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    printf("Ha llegado un paquete MQTT. \n\r");
 800292c:	4817      	ldr	r0, [pc, #92]	; (800298c <prvEventCallback+0x6c>)
 800292e:	f011 f9d7 	bl	8013ce0 <iprintf>
    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800293a:	2b30      	cmp	r3, #48	; 0x30
 800293c:	d111      	bne.n	8002962 <prvEventCallback+0x42>
    {
        printf("Ha llegado un paquete tipo Publish. \n\r");
 800293e:	4814      	ldr	r0, [pc, #80]	; (8002990 <prvEventCallback+0x70>)
 8002940:	f011 f9ce 	bl	8013ce0 <iprintf>
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
    	modo_operacion = prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff ff23 	bl	8002794 <prvMQTTProcessIncomingPublish>
 800294e:	4603      	mov	r3, r0
 8002950:	4a10      	ldr	r2, [pc, #64]	; (8002994 <prvEventCallback+0x74>)
 8002952:	6013      	str	r3, [r2, #0]
    	printf("Modo op dentro de prvEventCallback: %d.\n\r",modo_operacion);
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <prvEventCallback+0x74>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4619      	mov	r1, r3
 800295a:	480f      	ldr	r0, [pc, #60]	; (8002998 <prvEventCallback+0x78>)
 800295c:	f011 f9c0 	bl	8013ce0 <iprintf>
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    	printf("Modo op dentro de prvEventCallback: %d.\n\r",modo_operacion);
    }

}
 8002960:	e010      	b.n	8002984 <prvEventCallback+0x64>
        printf("Ha llegado un paquete que NO es tipo Publish. \n\r");
 8002962:	480e      	ldr	r0, [pc, #56]	; (800299c <prvEventCallback+0x7c>)
 8002964:	f011 f9bc 	bl	8013ce0 <iprintf>
    	modo_operacion = prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff ff11 	bl	8002794 <prvMQTTProcessIncomingPublish>
 8002972:	4603      	mov	r3, r0
 8002974:	4a07      	ldr	r2, [pc, #28]	; (8002994 <prvEventCallback+0x74>)
 8002976:	6013      	str	r3, [r2, #0]
    	printf("Modo op dentro de prvEventCallback: %d.\n\r",modo_operacion);
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <prvEventCallback+0x74>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4619      	mov	r1, r3
 800297e:	4806      	ldr	r0, [pc, #24]	; (8002998 <prvEventCallback+0x78>)
 8002980:	f011 f9ae 	bl	8013ce0 <iprintf>
}
 8002984:	bf00      	nop
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	08017e08 	.word	0x08017e08
 8002990:	08017e28 	.word	0x08017e28
 8002994:	20000ad8 	.word	0x20000ad8
 8002998:	08017e50 	.word	0x08017e50
 800299c:	08017e7c 	.word	0x08017e7c

080029a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a6:	4b11      	ldr	r3, [pc, #68]	; (80029ec <HAL_MspInit+0x4c>)
 80029a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029aa:	4a10      	ldr	r2, [pc, #64]	; (80029ec <HAL_MspInit+0x4c>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6613      	str	r3, [r2, #96]	; 0x60
 80029b2:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <HAL_MspInit+0x4c>)
 80029b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029be:	4b0b      	ldr	r3, [pc, #44]	; (80029ec <HAL_MspInit+0x4c>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <HAL_MspInit+0x4c>)
 80029c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029c8:	6593      	str	r3, [r2, #88]	; 0x58
 80029ca:	4b08      	ldr	r3, [pc, #32]	; (80029ec <HAL_MspInit+0x4c>)
 80029cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029d6:	2200      	movs	r2, #0
 80029d8:	210f      	movs	r1, #15
 80029da:	f06f 0001 	mvn.w	r0, #1
 80029de:	f000 fdf4 	bl	80035ca <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000

080029f0 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b0ac      	sub	sp, #176	; 0xb0
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	2288      	movs	r2, #136	; 0x88
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f011 faf5 	bl	8014000 <memset>
  if(DFSDM1_Init == 0)
 8002a16:	4b25      	ldr	r3, [pc, #148]	; (8002aac <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d142      	bne.n	8002aa4 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002a1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f003 f96c 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002a3a:	f7ff fd87 	bl	800254c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002a3e:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a42:	4a1b      	ldr	r2, [pc, #108]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a48:	6613      	str	r3, [r2, #96]	; 0x60
 8002a4a:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a56:	4b16      	ldr	r3, [pc, #88]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	4a15      	ldr	r2, [pc, #84]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a5c:	f043 0310 	orr.w	r3, r3, #16
 8002a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a62:	4b13      	ldr	r3, [pc, #76]	; (8002ab0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8002a6e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8002a72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2300      	movs	r3, #0
 8002a84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002a88:	2306      	movs	r3, #6
 8002a8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a8e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a92:	4619      	mov	r1, r3
 8002a94:	4807      	ldr	r0, [pc, #28]	; (8002ab4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8002a96:	f000 ff69 	bl	800396c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8002a9a:	4b04      	ldr	r3, [pc, #16]	; (8002aac <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	4a02      	ldr	r2, [pc, #8]	; (8002aac <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002aa2:	6013      	str	r3, [r2, #0]
  }

}
 8002aa4:	bf00      	nop
 8002aa6:	37b0      	adds	r7, #176	; 0xb0
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000ed4 	.word	0x20000ed4
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	48001000 	.word	0x48001000

08002ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b0ac      	sub	sp, #176	; 0xb0
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	2288      	movs	r2, #136	; 0x88
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f011 fa91 	bl	8014000 <memset>
  if(hi2c->Instance==I2C2)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <HAL_I2C_MspInit+0xb0>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d13b      	bne.n	8002b60 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002ae8:	2380      	movs	r3, #128	; 0x80
 8002aea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002aec:	2300      	movs	r3, #0
 8002aee:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	4618      	mov	r0, r3
 8002af6:	f003 f909 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002b00:	f7ff fd24 	bl	800254c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b04:	4b19      	ldr	r3, [pc, #100]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b08:	4a18      	ldr	r2, [pc, #96]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b0a:	f043 0302 	orr.w	r3, r3, #2
 8002b0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b10:	4b16      	ldr	r3, [pc, #88]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	613b      	str	r3, [r7, #16]
 8002b1a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002b1c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b24:	2312      	movs	r3, #18
 8002b26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002b36:	2304      	movs	r3, #4
 8002b38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002b40:	4619      	mov	r1, r3
 8002b42:	480b      	ldr	r0, [pc, #44]	; (8002b70 <HAL_I2C_MspInit+0xb8>)
 8002b44:	f000 ff12 	bl	800396c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b48:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4c:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b52:	6593      	str	r3, [r2, #88]	; 0x58
 8002b54:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <HAL_I2C_MspInit+0xb4>)
 8002b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002b60:	bf00      	nop
 8002b62:	37b0      	adds	r7, #176	; 0xb0
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40005800 	.word	0x40005800
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	48000400 	.word	0x48000400

08002b74 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a0b      	ldr	r2, [pc, #44]	; (8002bb0 <HAL_I2C_MspDeInit+0x3c>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d10f      	bne.n	8002ba6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002b86:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <HAL_I2C_MspDeInit+0x40>)
 8002b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	; (8002bb4 <HAL_I2C_MspDeInit+0x40>)
 8002b8c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002b90:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8002b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b96:	4808      	ldr	r0, [pc, #32]	; (8002bb8 <HAL_I2C_MspDeInit+0x44>)
 8002b98:	f001 f892 	bl	8003cc0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002b9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ba0:	4805      	ldr	r0, [pc, #20]	; (8002bb8 <HAL_I2C_MspDeInit+0x44>)
 8002ba2:	f001 f88d 	bl	8003cc0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40005800 	.word	0x40005800
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	48000400 	.word	0x48000400

08002bbc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08a      	sub	sp, #40	; 0x28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc4:	f107 0314 	add.w	r3, r7, #20
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	605a      	str	r2, [r3, #4]
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	60da      	str	r2, [r3, #12]
 8002bd2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a17      	ldr	r2, [pc, #92]	; (8002c38 <HAL_QSPI_MspInit+0x7c>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d128      	bne.n	8002c30 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002bde:	4b17      	ldr	r3, [pc, #92]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002be2:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002be8:	6513      	str	r3, [r2, #80]	; 0x50
 8002bea:	4b14      	ldr	r3, [pc, #80]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bf6:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfa:	4a10      	ldr	r2, [pc, #64]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002bfc:	f043 0310 	orr.w	r3, r3, #16
 8002c00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c02:	4b0e      	ldr	r3, [pc, #56]	; (8002c3c <HAL_QSPI_MspInit+0x80>)
 8002c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c06:	f003 0310 	and.w	r3, r3, #16
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8002c0e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8002c12:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c14:	2302      	movs	r3, #2
 8002c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002c20:	230a      	movs	r3, #10
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4805      	ldr	r0, [pc, #20]	; (8002c40 <HAL_QSPI_MspInit+0x84>)
 8002c2c:	f000 fe9e 	bl	800396c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002c30:	bf00      	nop
 8002c32:	3728      	adds	r7, #40	; 0x28
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	a0001000 	.word	0xa0001000
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	48001000 	.word	0x48001000

08002c44 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b0a4      	sub	sp, #144	; 0x90
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c4c:	f107 0308 	add.w	r3, r7, #8
 8002c50:	2288      	movs	r2, #136	; 0x88
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f011 f9d3 	bl	8014000 <memset>
  if(hrtc->Instance==RTC)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a10      	ldr	r2, [pc, #64]	; (8002ca0 <HAL_RTC_MspInit+0x5c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d118      	bne.n	8002c96 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002c64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c68:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002c6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c72:	f107 0308 	add.w	r3, r7, #8
 8002c76:	4618      	mov	r0, r3
 8002c78:	f003 f848 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002c82:	f7ff fc63 	bl	800254c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002c86:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <HAL_RTC_MspInit+0x60>)
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c8c:	4a05      	ldr	r2, [pc, #20]	; (8002ca4 <HAL_RTC_MspInit+0x60>)
 8002c8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002c96:	bf00      	nop
 8002c98:	3790      	adds	r7, #144	; 0x90
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40002800 	.word	0x40002800
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	; 0x28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
 8002cbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1b      	ldr	r2, [pc, #108]	; (8002d34 <HAL_SPI_MspInit+0x8c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d130      	bne.n	8002d2c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002cca:	4b1b      	ldr	r3, [pc, #108]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cce:	4a1a      	ldr	r2, [pc, #104]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cd4:	6593      	str	r3, [r2, #88]	; 0x58
 8002cd6:	4b18      	ldr	r3, [pc, #96]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce6:	4a14      	ldr	r2, [pc, #80]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002ce8:	f043 0304 	orr.w	r3, r3, #4
 8002cec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cee:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <HAL_SPI_MspInit+0x90>)
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002cfa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d00:	2302      	movs	r3, #2
 8002d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002d0c:	2306      	movs	r3, #6
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	4619      	mov	r1, r3
 8002d16:	4809      	ldr	r0, [pc, #36]	; (8002d3c <HAL_SPI_MspInit+0x94>)
 8002d18:	f000 fe28 	bl	800396c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2105      	movs	r1, #5
 8002d20:	2033      	movs	r0, #51	; 0x33
 8002d22:	f000 fc52 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002d26:	2033      	movs	r0, #51	; 0x33
 8002d28:	f000 fc6b 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002d2c:	bf00      	nop
 8002d2e:	3728      	adds	r7, #40	; 0x28
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40003c00 	.word	0x40003c00
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	48000800 	.word	0x48000800

08002d40 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a0a      	ldr	r2, [pc, #40]	; (8002d78 <HAL_SPI_MspDeInit+0x38>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d10d      	bne.n	8002d6e <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002d52:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <HAL_SPI_MspDeInit+0x3c>)
 8002d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d56:	4a09      	ldr	r2, [pc, #36]	; (8002d7c <HAL_SPI_MspDeInit+0x3c>)
 8002d58:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d5c:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8002d5e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002d62:	4807      	ldr	r0, [pc, #28]	; (8002d80 <HAL_SPI_MspDeInit+0x40>)
 8002d64:	f000 ffac 	bl	8003cc0 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8002d68:	2033      	movs	r0, #51	; 0x33
 8002d6a:	f000 fc58 	bl	800361e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40003c00 	.word	0x40003c00
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	48000800 	.word	0x48000800

08002d84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b0ae      	sub	sp, #184	; 0xb8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d9c:	f107 031c 	add.w	r3, r7, #28
 8002da0:	2288      	movs	r2, #136	; 0x88
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f011 f92b 	bl	8014000 <memset>
  if(huart->Instance==USART1)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a46      	ldr	r2, [pc, #280]	; (8002ec8 <HAL_UART_MspInit+0x144>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d143      	bne.n	8002e3c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002db4:	2301      	movs	r3, #1
 8002db6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002db8:	2300      	movs	r3, #0
 8002dba:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f002 ffa3 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002dcc:	f7ff fbbe 	bl	800254c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dd0:	4b3e      	ldr	r3, [pc, #248]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dd4:	4a3d      	ldr	r2, [pc, #244]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002dd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dda:	6613      	str	r3, [r2, #96]	; 0x60
 8002ddc:	4b3b      	ldr	r3, [pc, #236]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de4:	61bb      	str	r3, [r7, #24]
 8002de6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de8:	4b38      	ldr	r3, [pc, #224]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dec:	4a37      	ldr	r2, [pc, #220]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002dee:	f043 0302 	orr.w	r3, r3, #2
 8002df2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002df4:	4b35      	ldr	r3, [pc, #212]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002e00:	23c0      	movs	r3, #192	; 0xc0
 8002e02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e06:	2302      	movs	r3, #2
 8002e08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e12:	2303      	movs	r3, #3
 8002e14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e18:	2307      	movs	r3, #7
 8002e1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e22:	4619      	mov	r1, r3
 8002e24:	482a      	ldr	r0, [pc, #168]	; (8002ed0 <HAL_UART_MspInit+0x14c>)
 8002e26:	f000 fda1 	bl	800396c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2105      	movs	r1, #5
 8002e2e:	2025      	movs	r0, #37	; 0x25
 8002e30:	f000 fbcb 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e34:	2025      	movs	r0, #37	; 0x25
 8002e36:	f000 fbe4 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e3a:	e040      	b.n	8002ebe <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART3)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a24      	ldr	r2, [pc, #144]	; (8002ed4 <HAL_UART_MspInit+0x150>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d13b      	bne.n	8002ebe <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002e46:	2304      	movs	r3, #4
 8002e48:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e4e:	f107 031c 	add.w	r3, r7, #28
 8002e52:	4618      	mov	r0, r3
 8002e54:	f002 ff5a 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_UART_MspInit+0xde>
      Error_Handler();
 8002e5e:	f7ff fb75 	bl	800254c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e62:	4b1a      	ldr	r3, [pc, #104]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e66:	4a19      	ldr	r2, [pc, #100]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8002e6e:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e7a:	4b14      	ldr	r3, [pc, #80]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7e:	4a13      	ldr	r2, [pc, #76]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e86:	4b11      	ldr	r3, [pc, #68]	; (8002ecc <HAL_UART_MspInit+0x148>)
 8002e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002e92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002eac:	2307      	movs	r3, #7
 8002eae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4807      	ldr	r0, [pc, #28]	; (8002ed8 <HAL_UART_MspInit+0x154>)
 8002eba:	f000 fd57 	bl	800396c <HAL_GPIO_Init>
}
 8002ebe:	bf00      	nop
 8002ec0:	37b8      	adds	r7, #184	; 0xb8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40013800 	.word	0x40013800
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	48000400 	.word	0x48000400
 8002ed4:	40004800 	.word	0x40004800
 8002ed8:	48000c00 	.word	0x48000c00

08002edc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b0ac      	sub	sp, #176	; 0xb0
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	2288      	movs	r2, #136	; 0x88
 8002efa:	2100      	movs	r1, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f011 f87f 	bl	8014000 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f0a:	d17c      	bne.n	8003006 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002f0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f10:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002f12:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002f16:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002f22:	2318      	movs	r3, #24
 8002f24:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002f26:	2307      	movs	r3, #7
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002f32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f36:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f38:	f107 0314 	add.w	r3, r7, #20
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f002 fee5 	bl	8005d0c <HAL_RCCEx_PeriphCLKConfig>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002f48:	f7ff fb00 	bl	800254c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4c:	4b30      	ldr	r3, [pc, #192]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f50:	4a2f      	ldr	r2, [pc, #188]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f58:	4b2d      	ldr	r3, [pc, #180]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002f64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002f78:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f82:	f000 fcf3 	bl	800396c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002f86:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002fa0:	230a      	movs	r3, #10
 8002fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002faa:	4619      	mov	r1, r3
 8002fac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fb0:	f000 fcdc 	bl	800396c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002fb4:	4b16      	ldr	r3, [pc, #88]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb8:	4a15      	ldr	r2, [pc, #84]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002fbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fc0:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fcc:	4b10      	ldr	r3, [pc, #64]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d114      	bne.n	8003002 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd8:	4b0d      	ldr	r3, [pc, #52]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fdc:	4a0c      	ldr	r2, [pc, #48]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe2:	6593      	str	r3, [r2, #88]	; 0x58
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002ff0:	f001 ffc0 	bl	8004f74 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff4:	4b06      	ldr	r3, [pc, #24]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff8:	4a05      	ldr	r2, [pc, #20]	; (8003010 <HAL_PCD_MspInit+0x134>)
 8002ffa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ffe:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003000:	e001      	b.n	8003006 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8003002:	f001 ffb7 	bl	8004f74 <HAL_PWREx_EnableVddUSB>
}
 8003006:	bf00      	nop
 8003008:	37b0      	adds	r7, #176	; 0xb0
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000

08003014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003018:	e7fe      	b.n	8003018 <NMI_Handler+0x4>

0800301a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800301a:	b480      	push	{r7}
 800301c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301e:	e7fe      	b.n	800301e <HardFault_Handler+0x4>

08003020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003024:	e7fe      	b.n	8003024 <MemManage_Handler+0x4>

08003026 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003026:	b480      	push	{r7}
 8003028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800302a:	e7fe      	b.n	800302a <BusFault_Handler+0x4>

0800302c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003030:	e7fe      	b.n	8003030 <UsageFault_Handler+0x4>

08003032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003032:	b480      	push	{r7}
 8003034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003036:	bf00      	nop
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003044:	f000 f97e 	bl	8003344 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003048:	f00e fbfa 	bl	8011840 <xTaskGetSchedulerState>
 800304c:	4603      	mov	r3, r0
 800304e:	2b01      	cmp	r3, #1
 8003050:	d001      	beq.n	8003056 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003052:	f00f fbd1 	bl	80127f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}

0800305a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 800305e:	2002      	movs	r0, #2
 8003060:	f000 ff6c 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003064:	bf00      	nop
 8003066:	bd80      	pop	{r7, pc}

08003068 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800306c:	2020      	movs	r0, #32
 800306e:	f000 ff65 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8003072:	2040      	movs	r0, #64	; 0x40
 8003074:	f000 ff62 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8003078:	2080      	movs	r0, #128	; 0x80
 800307a:	f000 ff5f 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800307e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003082:	f000 ff5b 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <USART1_IRQHandler+0x10>)
 8003092:	f005 f9c3 	bl	800841c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000494 	.word	0x20000494

080030a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80030a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80030a8:	f000 ff48 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80030ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80030b0:	f000 ff44 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80030b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80030b8:	f000 ff40 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80030bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80030c0:	f000 ff3c 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80030c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80030c8:	f000 ff38 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030cc:	bf00      	nop
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return 1;
 80030d4:	2301      	movs	r3, #1
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <_kill>:

int _kill(int pid, int sig)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030ea:	f011 f873 	bl	80141d4 <__errno>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2216      	movs	r2, #22
 80030f2:	601a      	str	r2, [r3, #0]
  return -1;
 80030f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <_exit>:

void _exit (int status)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003108:	f04f 31ff 	mov.w	r1, #4294967295
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f7ff ffe7 	bl	80030e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003112:	e7fe      	b.n	8003112 <_exit+0x12>

08003114 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	e00a      	b.n	800313c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003126:	f3af 8000 	nop.w
 800312a:	4601      	mov	r1, r0
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	60ba      	str	r2, [r7, #8]
 8003132:	b2ca      	uxtb	r2, r1
 8003134:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	3301      	adds	r3, #1
 800313a:	617b      	str	r3, [r7, #20]
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	429a      	cmp	r2, r3
 8003142:	dbf0      	blt.n	8003126 <_read+0x12>
  }

  return len;
 8003144:	687b      	ldr	r3, [r7, #4]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <_close>:
  }
  return len;
}

int _close(int file)
{
 800314e:	b480      	push	{r7}
 8003150:	b083      	sub	sp, #12
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003156:	f04f 33ff 	mov.w	r3, #4294967295
}
 800315a:	4618      	mov	r0, r3
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003166:	b480      	push	{r7}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003176:	605a      	str	r2, [r3, #4]
  return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <_isatty>:

int _isatty(int file)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800318e:	2301      	movs	r3, #1
}
 8003190:	4618      	mov	r0, r3
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031c0:	4a14      	ldr	r2, [pc, #80]	; (8003214 <_sbrk+0x5c>)
 80031c2:	4b15      	ldr	r3, [pc, #84]	; (8003218 <_sbrk+0x60>)
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031cc:	4b13      	ldr	r3, [pc, #76]	; (800321c <_sbrk+0x64>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d102      	bne.n	80031da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031d4:	4b11      	ldr	r3, [pc, #68]	; (800321c <_sbrk+0x64>)
 80031d6:	4a12      	ldr	r2, [pc, #72]	; (8003220 <_sbrk+0x68>)
 80031d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031da:	4b10      	ldr	r3, [pc, #64]	; (800321c <_sbrk+0x64>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4413      	add	r3, r2
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d207      	bcs.n	80031f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031e8:	f010 fff4 	bl	80141d4 <__errno>
 80031ec:	4603      	mov	r3, r0
 80031ee:	220c      	movs	r2, #12
 80031f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031f2:	f04f 33ff 	mov.w	r3, #4294967295
 80031f6:	e009      	b.n	800320c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031f8:	4b08      	ldr	r3, [pc, #32]	; (800321c <_sbrk+0x64>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031fe:	4b07      	ldr	r3, [pc, #28]	; (800321c <_sbrk+0x64>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4413      	add	r3, r2
 8003206:	4a05      	ldr	r2, [pc, #20]	; (800321c <_sbrk+0x64>)
 8003208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800320a:	68fb      	ldr	r3, [r7, #12]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	20018000 	.word	0x20018000
 8003218:	00000400 	.word	0x00000400
 800321c:	20000ed8 	.word	0x20000ed8
 8003220:	20004f10 	.word	0x20004f10

08003224 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003228:	4b06      	ldr	r3, [pc, #24]	; (8003244 <SystemInit+0x20>)
 800322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322e:	4a05      	ldr	r2, [pc, #20]	; (8003244 <SystemInit+0x20>)
 8003230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003238:	bf00      	nop
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003248:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003280 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800324c:	f7ff ffea 	bl	8003224 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <LoopForever+0x6>)
  ldr r1, =_edata
 8003252:	490d      	ldr	r1, [pc, #52]	; (8003288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003254:	4a0d      	ldr	r2, [pc, #52]	; (800328c <LoopForever+0xe>)
  movs r3, #0
 8003256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003258:	e002      	b.n	8003260 <LoopCopyDataInit>

0800325a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800325a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800325c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800325e:	3304      	adds	r3, #4

08003260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003264:	d3f9      	bcc.n	800325a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003266:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003268:	4c0a      	ldr	r4, [pc, #40]	; (8003294 <LoopForever+0x16>)
  movs r3, #0
 800326a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800326c:	e001      	b.n	8003272 <LoopFillZerobss>

0800326e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800326e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003270:	3204      	adds	r2, #4

08003272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003274:	d3fb      	bcc.n	800326e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003276:	f010 ffb3 	bl	80141e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800327a:	f7fd fefd 	bl	8001078 <main>

0800327e <LoopForever>:

LoopForever:
    b LoopForever
 800327e:	e7fe      	b.n	800327e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003280:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003288:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 800328c:	0801976c 	.word	0x0801976c
  ldr r2, =_sbss
 8003290:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 8003294:	20004f10 	.word	0x20004f10

08003298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003298:	e7fe      	b.n	8003298 <ADC1_2_IRQHandler>

0800329a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a4:	2003      	movs	r0, #3
 80032a6:	f000 f985 	bl	80035b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032aa:	200f      	movs	r0, #15
 80032ac:	f000 f80e 	bl	80032cc <HAL_InitTick>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d002      	beq.n	80032bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	71fb      	strb	r3, [r7, #7]
 80032ba:	e001      	b.n	80032c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032bc:	f7ff fb70 	bl	80029a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032c0:	79fb      	ldrb	r3, [r7, #7]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80032d8:	4b17      	ldr	r3, [pc, #92]	; (8003338 <HAL_InitTick+0x6c>)
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d023      	beq.n	8003328 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80032e0:	4b16      	ldr	r3, [pc, #88]	; (800333c <HAL_InitTick+0x70>)
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	4b14      	ldr	r3, [pc, #80]	; (8003338 <HAL_InitTick+0x6c>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	4619      	mov	r1, r3
 80032ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80032f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f99f 	bl	800363a <HAL_SYSTICK_Config>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10f      	bne.n	8003322 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b0f      	cmp	r3, #15
 8003306:	d809      	bhi.n	800331c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003308:	2200      	movs	r2, #0
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	f04f 30ff 	mov.w	r0, #4294967295
 8003310:	f000 f95b 	bl	80035ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003314:	4a0a      	ldr	r2, [pc, #40]	; (8003340 <HAL_InitTick+0x74>)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	e007      	b.n	800332c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e004      	b.n	800332c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
 8003326:	e001      	b.n	800332c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800332c:	7bfb      	ldrb	r3, [r7, #15]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200000b4 	.word	0x200000b4
 800333c:	200000ac 	.word	0x200000ac
 8003340:	200000b0 	.word	0x200000b0

08003344 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003348:	4b06      	ldr	r3, [pc, #24]	; (8003364 <HAL_IncTick+0x20>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_IncTick+0x24>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4413      	add	r3, r2
 8003354:	4a04      	ldr	r2, [pc, #16]	; (8003368 <HAL_IncTick+0x24>)
 8003356:	6013      	str	r3, [r2, #0]
}
 8003358:	bf00      	nop
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	200000b4 	.word	0x200000b4
 8003368:	20000edc 	.word	0x20000edc

0800336c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  return uwTick;
 8003370:	4b03      	ldr	r3, [pc, #12]	; (8003380 <HAL_GetTick+0x14>)
 8003372:	681b      	ldr	r3, [r3, #0]
}
 8003374:	4618      	mov	r0, r3
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	20000edc 	.word	0x20000edc

08003384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800338c:	f7ff ffee 	bl	800336c <HAL_GetTick>
 8003390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339c:	d005      	beq.n	80033aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800339e:	4b0a      	ldr	r3, [pc, #40]	; (80033c8 <HAL_Delay+0x44>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4413      	add	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033aa:	bf00      	nop
 80033ac:	f7ff ffde 	bl	800336c <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d8f7      	bhi.n	80033ac <HAL_Delay+0x28>
  {
  }
}
 80033bc:	bf00      	nop
 80033be:	bf00      	nop
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	200000b4 	.word	0x200000b4

080033cc <__NVIC_SetPriorityGrouping>:
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f003 0307 	and.w	r3, r3, #7
 80033da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033dc:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033e8:	4013      	ands	r3, r2
 80033ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fe:	4a04      	ldr	r2, [pc, #16]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	60d3      	str	r3, [r2, #12]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_GetPriorityGrouping>:
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <__NVIC_GetPriorityGrouping+0x18>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	0a1b      	lsrs	r3, r3, #8
 800341e:	f003 0307 	and.w	r3, r3, #7
}
 8003422:	4618      	mov	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_EnableIRQ>:
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	2b00      	cmp	r3, #0
 8003440:	db0b      	blt.n	800345a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	f003 021f 	and.w	r2, r3, #31
 8003448:	4907      	ldr	r1, [pc, #28]	; (8003468 <__NVIC_EnableIRQ+0x38>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	2001      	movs	r0, #1
 8003452:	fa00 f202 	lsl.w	r2, r0, r2
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000e100 	.word	0xe000e100

0800346c <__NVIC_DisableIRQ>:
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	db12      	blt.n	80034a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	490a      	ldr	r1, [pc, #40]	; (80034b0 <__NVIC_DisableIRQ+0x44>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2001      	movs	r0, #1
 800348e:	fa00 f202 	lsl.w	r2, r0, r2
 8003492:	3320      	adds	r3, #32
 8003494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003498:	f3bf 8f4f 	dsb	sy
}
 800349c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800349e:	f3bf 8f6f 	isb	sy
}
 80034a2:	bf00      	nop
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	; (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	; (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	; 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	; 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <SysTick_Config>:
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003580:	d301      	bcc.n	8003586 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003586:	4a0a      	ldr	r2, [pc, #40]	; (80035b0 <SysTick_Config+0x40>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3b01      	subs	r3, #1
 800358c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358e:	210f      	movs	r1, #15
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f7ff ff8e 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003598:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <SysTick_Config+0x40>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359e:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <SysTick_Config+0x40>)
 80035a0:	2207      	movs	r2, #7
 80035a2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	e000e010 	.word	0xe000e010

080035b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff05 	bl	80033cc <__NVIC_SetPriorityGrouping>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	4603      	mov	r3, r0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035dc:	f7ff ff1a 	bl	8003414 <__NVIC_GetPriorityGrouping>
 80035e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	6978      	ldr	r0, [r7, #20]
 80035e8:	f7ff ff8e 	bl	8003508 <NVIC_EncodePriority>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5d 	bl	80034b4 <__NVIC_SetPriority>
}
 80035fa:	bf00      	nop
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	4603      	mov	r3, r0
 800360a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff0d 	bl	8003430 <__NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff ff1d 	bl	800346c <__NVIC_DisableIRQ>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff ff94 	bl	8003570 <SysTick_Config>
 8003648:	4603      	mov	r3, r0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
	...

08003654 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e0ac      	b.n	80037c0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f000 f8b2 	bl	80037d4 <DFSDM_GetChannelFromInstance>
 8003670:	4603      	mov	r3, r0
 8003672:	4a55      	ldr	r2, [pc, #340]	; (80037c8 <HAL_DFSDM_ChannelInit+0x174>)
 8003674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e09f      	b.n	80037c0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff f9b5 	bl	80029f0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003686:	4b51      	ldr	r3, [pc, #324]	; (80037cc <HAL_DFSDM_ChannelInit+0x178>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3301      	adds	r3, #1
 800368c:	4a4f      	ldr	r2, [pc, #316]	; (80037cc <HAL_DFSDM_ChannelInit+0x178>)
 800368e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003690:	4b4e      	ldr	r3, [pc, #312]	; (80037cc <HAL_DFSDM_ChannelInit+0x178>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d125      	bne.n	80036e4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003698:	4b4d      	ldr	r3, [pc, #308]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a4c      	ldr	r2, [pc, #304]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 800369e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036a2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80036a4:	4b4a      	ldr	r3, [pc, #296]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	4948      	ldr	r1, [pc, #288]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80036b2:	4b47      	ldr	r3, [pc, #284]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a46      	ldr	r2, [pc, #280]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036b8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80036bc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	791b      	ldrb	r3, [r3, #4]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d108      	bne.n	80036d8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80036c6:	4b42      	ldr	r3, [pc, #264]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	3b01      	subs	r3, #1
 80036d0:	041b      	lsls	r3, r3, #16
 80036d2:	493f      	ldr	r1, [pc, #252]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80036d8:	4b3d      	ldr	r3, [pc, #244]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a3c      	ldr	r2, [pc, #240]	; (80037d0 <HAL_DFSDM_ChannelInit+0x17c>)
 80036de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036e2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80036f2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6819      	ldr	r1, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003702:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003708:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 020f 	bic.w	r2, r2, #15
 8003720:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6819      	ldr	r1, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003748:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6899      	ldr	r1, [r3, #8]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003758:	3b01      	subs	r3, #1
 800375a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f002 0207 	and.w	r2, r2, #7
 8003774:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003788:	431a      	orrs	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037a0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 f810 	bl	80037d4 <DFSDM_GetChannelFromInstance>
 80037b4:	4602      	mov	r2, r0
 80037b6:	4904      	ldr	r1, [pc, #16]	; (80037c8 <HAL_DFSDM_ChannelInit+0x174>)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	20000ee4 	.word	0x20000ee4
 80037cc:	20000ee0 	.word	0x20000ee0
 80037d0:	40016000 	.word	0x40016000

080037d4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a1c      	ldr	r2, [pc, #112]	; (8003850 <DFSDM_GetChannelFromInstance+0x7c>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d102      	bne.n	80037ea <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	e02b      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a19      	ldr	r2, [pc, #100]	; (8003854 <DFSDM_GetChannelFromInstance+0x80>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d102      	bne.n	80037f8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80037f2:	2301      	movs	r3, #1
 80037f4:	60fb      	str	r3, [r7, #12]
 80037f6:	e024      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a17      	ldr	r2, [pc, #92]	; (8003858 <DFSDM_GetChannelFromInstance+0x84>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d102      	bne.n	8003806 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003800:	2302      	movs	r3, #2
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	e01d      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a14      	ldr	r2, [pc, #80]	; (800385c <DFSDM_GetChannelFromInstance+0x88>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d102      	bne.n	8003814 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800380e:	2304      	movs	r3, #4
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	e016      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a12      	ldr	r2, [pc, #72]	; (8003860 <DFSDM_GetChannelFromInstance+0x8c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d102      	bne.n	8003822 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800381c:	2305      	movs	r3, #5
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	e00f      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a0f      	ldr	r2, [pc, #60]	; (8003864 <DFSDM_GetChannelFromInstance+0x90>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d102      	bne.n	8003830 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800382a:	2306      	movs	r3, #6
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	e008      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a0d      	ldr	r2, [pc, #52]	; (8003868 <DFSDM_GetChannelFromInstance+0x94>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d102      	bne.n	800383e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003838:	2307      	movs	r3, #7
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	e001      	b.n	8003842 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800383e:	2303      	movs	r3, #3
 8003840:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003842:	68fb      	ldr	r3, [r7, #12]
}
 8003844:	4618      	mov	r0, r3
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	40016000 	.word	0x40016000
 8003854:	40016020 	.word	0x40016020
 8003858:	40016040 	.word	0x40016040
 800385c:	40016080 	.word	0x40016080
 8003860:	400160a0 	.word	0x400160a0
 8003864:	400160c0 	.word	0x400160c0
 8003868:	400160e0 	.word	0x400160e0

0800386c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003874:	2300      	movs	r3, #0
 8003876:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d008      	beq.n	8003896 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2204      	movs	r2, #4
 8003888:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e022      	b.n	80038dc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 020e 	bic.w	r2, r2, #14
 80038a4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0201 	bic.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ba:	f003 021c 	and.w	r2, r3, #28
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	2101      	movs	r1, #1
 80038c4:	fa01 f202 	lsl.w	r2, r1, r2
 80038c8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d005      	beq.n	800390c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2204      	movs	r2, #4
 8003904:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	73fb      	strb	r3, [r7, #15]
 800390a:	e029      	b.n	8003960 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 020e 	bic.w	r2, r2, #14
 800391a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0201 	bic.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003930:	f003 021c 	and.w	r2, r3, #28
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003938:	2101      	movs	r1, #1
 800393a:	fa01 f202 	lsl.w	r2, r1, r2
 800393e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	4798      	blx	r3
    }
  }
  return status;
 8003960:	7bfb      	ldrb	r3, [r7, #15]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800397a:	e17f      	b.n	8003c7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	2101      	movs	r1, #1
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	fa01 f303 	lsl.w	r3, r1, r3
 8003988:	4013      	ands	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 8171 	beq.w	8003c76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 0303 	and.w	r3, r3, #3
 800399c:	2b01      	cmp	r3, #1
 800399e:	d005      	beq.n	80039ac <HAL_GPIO_Init+0x40>
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d130      	bne.n	8003a0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	2203      	movs	r2, #3
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039e2:	2201      	movs	r2, #1
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	091b      	lsrs	r3, r3, #4
 80039f8:	f003 0201 	and.w	r2, r3, #1
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d118      	bne.n	8003a4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a20:	2201      	movs	r2, #1
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	08db      	lsrs	r3, r3, #3
 8003a36:	f003 0201 	and.w	r2, r3, #1
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d017      	beq.n	8003a88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	2203      	movs	r2, #3
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d123      	bne.n	8003adc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	08da      	lsrs	r2, r3, #3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3208      	adds	r2, #8
 8003a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	220f      	movs	r2, #15
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	08da      	lsrs	r2, r3, #3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3208      	adds	r2, #8
 8003ad6:	6939      	ldr	r1, [r7, #16]
 8003ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0203 	and.w	r2, r3, #3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 80ac 	beq.w	8003c76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1e:	4b5f      	ldr	r3, [pc, #380]	; (8003c9c <HAL_GPIO_Init+0x330>)
 8003b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b22:	4a5e      	ldr	r2, [pc, #376]	; (8003c9c <HAL_GPIO_Init+0x330>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	6613      	str	r3, [r2, #96]	; 0x60
 8003b2a:	4b5c      	ldr	r3, [pc, #368]	; (8003c9c <HAL_GPIO_Init+0x330>)
 8003b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	60bb      	str	r3, [r7, #8]
 8003b34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b36:	4a5a      	ldr	r2, [pc, #360]	; (8003ca0 <HAL_GPIO_Init+0x334>)
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	089b      	lsrs	r3, r3, #2
 8003b3c:	3302      	adds	r3, #2
 8003b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f003 0303 	and.w	r3, r3, #3
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	220f      	movs	r2, #15
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b60:	d025      	beq.n	8003bae <HAL_GPIO_Init+0x242>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a4f      	ldr	r2, [pc, #316]	; (8003ca4 <HAL_GPIO_Init+0x338>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01f      	beq.n	8003baa <HAL_GPIO_Init+0x23e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a4e      	ldr	r2, [pc, #312]	; (8003ca8 <HAL_GPIO_Init+0x33c>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d019      	beq.n	8003ba6 <HAL_GPIO_Init+0x23a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a4d      	ldr	r2, [pc, #308]	; (8003cac <HAL_GPIO_Init+0x340>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_GPIO_Init+0x236>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4c      	ldr	r2, [pc, #304]	; (8003cb0 <HAL_GPIO_Init+0x344>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d00d      	beq.n	8003b9e <HAL_GPIO_Init+0x232>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4b      	ldr	r2, [pc, #300]	; (8003cb4 <HAL_GPIO_Init+0x348>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d007      	beq.n	8003b9a <HAL_GPIO_Init+0x22e>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4a      	ldr	r2, [pc, #296]	; (8003cb8 <HAL_GPIO_Init+0x34c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d101      	bne.n	8003b96 <HAL_GPIO_Init+0x22a>
 8003b92:	2306      	movs	r3, #6
 8003b94:	e00c      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003b96:	2307      	movs	r3, #7
 8003b98:	e00a      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003b9a:	2305      	movs	r3, #5
 8003b9c:	e008      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003b9e:	2304      	movs	r3, #4
 8003ba0:	e006      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e004      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e002      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_GPIO_Init+0x244>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	f002 0203 	and.w	r2, r2, #3
 8003bb6:	0092      	lsls	r2, r2, #2
 8003bb8:	4093      	lsls	r3, r2
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bc0:	4937      	ldr	r1, [pc, #220]	; (8003ca0 <HAL_GPIO_Init+0x334>)
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	089b      	lsrs	r3, r3, #2
 8003bc6:	3302      	adds	r3, #2
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bce:	4b3b      	ldr	r3, [pc, #236]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bf2:	4a32      	ldr	r2, [pc, #200]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003bf8:	4b30      	ldr	r3, [pc, #192]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4013      	ands	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c1c:	4a27      	ldr	r2, [pc, #156]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c22:	4b26      	ldr	r3, [pc, #152]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c46:	4a1d      	ldr	r2, [pc, #116]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c4c:	4b1b      	ldr	r3, [pc, #108]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	43db      	mvns	r3, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c70:	4a12      	ldr	r2, [pc, #72]	; (8003cbc <HAL_GPIO_Init+0x350>)
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	fa22 f303 	lsr.w	r3, r2, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f47f ae78 	bne.w	800397c <HAL_GPIO_Init+0x10>
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	bf00      	nop
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	40010000 	.word	0x40010000
 8003ca4:	48000400 	.word	0x48000400
 8003ca8:	48000800 	.word	0x48000800
 8003cac:	48000c00 	.word	0x48000c00
 8003cb0:	48001000 	.word	0x48001000
 8003cb4:	48001400 	.word	0x48001400
 8003cb8:	48001800 	.word	0x48001800
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b087      	sub	sp, #28
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003cce:	e0cd      	b.n	8003e6c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 80c0 	beq.w	8003e66 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003ce6:	4a68      	ldr	r2, [pc, #416]	; (8003e88 <HAL_GPIO_DeInit+0x1c8>)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	089b      	lsrs	r3, r3, #2
 8003cec:	3302      	adds	r3, #2
 8003cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	220f      	movs	r2, #15
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	4013      	ands	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003d0e:	d025      	beq.n	8003d5c <HAL_GPIO_DeInit+0x9c>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a5e      	ldr	r2, [pc, #376]	; (8003e8c <HAL_GPIO_DeInit+0x1cc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d01f      	beq.n	8003d58 <HAL_GPIO_DeInit+0x98>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a5d      	ldr	r2, [pc, #372]	; (8003e90 <HAL_GPIO_DeInit+0x1d0>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d019      	beq.n	8003d54 <HAL_GPIO_DeInit+0x94>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a5c      	ldr	r2, [pc, #368]	; (8003e94 <HAL_GPIO_DeInit+0x1d4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d013      	beq.n	8003d50 <HAL_GPIO_DeInit+0x90>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a5b      	ldr	r2, [pc, #364]	; (8003e98 <HAL_GPIO_DeInit+0x1d8>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00d      	beq.n	8003d4c <HAL_GPIO_DeInit+0x8c>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a5a      	ldr	r2, [pc, #360]	; (8003e9c <HAL_GPIO_DeInit+0x1dc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <HAL_GPIO_DeInit+0x88>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a59      	ldr	r2, [pc, #356]	; (8003ea0 <HAL_GPIO_DeInit+0x1e0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d101      	bne.n	8003d44 <HAL_GPIO_DeInit+0x84>
 8003d40:	2306      	movs	r3, #6
 8003d42:	e00c      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d44:	2307      	movs	r3, #7
 8003d46:	e00a      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d48:	2305      	movs	r3, #5
 8003d4a:	e008      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d4c:	2304      	movs	r3, #4
 8003d4e:	e006      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d50:	2303      	movs	r3, #3
 8003d52:	e004      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d54:	2302      	movs	r3, #2
 8003d56:	e002      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e000      	b.n	8003d5e <HAL_GPIO_DeInit+0x9e>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	f002 0203 	and.w	r2, r2, #3
 8003d64:	0092      	lsls	r2, r2, #2
 8003d66:	4093      	lsls	r3, r2
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d132      	bne.n	8003dd4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003d6e:	4b4d      	ldr	r3, [pc, #308]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	43db      	mvns	r3, r3
 8003d76:	494b      	ldr	r1, [pc, #300]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003d7c:	4b49      	ldr	r3, [pc, #292]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d7e:	685a      	ldr	r2, [r3, #4]
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	43db      	mvns	r3, r3
 8003d84:	4947      	ldr	r1, [pc, #284]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003d8a:	4b46      	ldr	r3, [pc, #280]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	43db      	mvns	r3, r3
 8003d92:	4944      	ldr	r1, [pc, #272]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003d98:	4b42      	ldr	r3, [pc, #264]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	4940      	ldr	r1, [pc, #256]	; (8003ea4 <HAL_GPIO_DeInit+0x1e4>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f003 0303 	and.w	r3, r3, #3
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	220f      	movs	r2, #15
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003db6:	4a34      	ldr	r2, [pc, #208]	; (8003e88 <HAL_GPIO_DeInit+0x1c8>)
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	089b      	lsrs	r3, r3, #2
 8003dbc:	3302      	adds	r3, #2
 8003dbe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	43da      	mvns	r2, r3
 8003dc6:	4830      	ldr	r0, [pc, #192]	; (8003e88 <HAL_GPIO_DeInit+0x1c8>)
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	400a      	ands	r2, r1
 8003dce:	3302      	adds	r3, #2
 8003dd0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	2103      	movs	r1, #3
 8003dde:	fa01 f303 	lsl.w	r3, r1, r3
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	08da      	lsrs	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3208      	adds	r2, #8
 8003df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	220f      	movs	r2, #15
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43db      	mvns	r3, r3
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	08d2      	lsrs	r2, r2, #3
 8003e08:	4019      	ands	r1, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3208      	adds	r2, #8
 8003e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	2103      	movs	r1, #3
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	401a      	ands	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	fa01 f303 	lsl.w	r3, r1, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	401a      	ands	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	2103      	movs	r1, #3
 8003e46:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	401a      	ands	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e56:	2101      	movs	r1, #1
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	401a      	ands	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	fa22 f303 	lsr.w	r3, r2, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f47f af2b 	bne.w	8003cd0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003e7a:	bf00      	nop
 8003e7c:	bf00      	nop
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	40010000 	.word	0x40010000
 8003e8c:	48000400 	.word	0x48000400
 8003e90:	48000800 	.word	0x48000800
 8003e94:	48000c00 	.word	0x48000c00
 8003e98:	48001000 	.word	0x48001000
 8003e9c:	48001400 	.word	0x48001400
 8003ea0:	48001800 	.word	0x48001800
 8003ea4:	40010400 	.word	0x40010400

08003ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	887b      	ldrh	r3, [r7, #2]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	73fb      	strb	r3, [r7, #15]
 8003ec4:	e001      	b.n	8003eca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ee8:	787b      	ldrb	r3, [r7, #1]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ef4:	e002      	b.n	8003efc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ef6:	887a      	ldrh	r2, [r7, #2]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f1a:	887a      	ldrh	r2, [r7, #2]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	041a      	lsls	r2, r3, #16
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	43d9      	mvns	r1, r3
 8003f26:	887b      	ldrh	r3, [r7, #2]
 8003f28:	400b      	ands	r3, r1
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	619a      	str	r2, [r3, #24]
}
 8003f30:	bf00      	nop
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f46:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f48:	695a      	ldr	r2, [r3, #20]
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d006      	beq.n	8003f60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f52:	4a05      	ldr	r2, [pc, #20]	; (8003f68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f58:	88fb      	ldrh	r3, [r7, #6]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd fe54 	bl	8001c08 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40010400 	.word	0x40010400

08003f6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e08d      	b.n	800409a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fe fd90 	bl	8002ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2224      	movs	r2, #36	; 0x24
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0201 	bic.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d107      	bne.n	8003fe6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	e006      	b.n	8003ff4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003ff2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d108      	bne.n	800400e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	e007      	b.n	800401e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800401c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6812      	ldr	r2, [r2, #0]
 8004028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800402c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004030:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004040:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691a      	ldr	r2, [r3, #16]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69d9      	ldr	r1, [r3, #28]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1a      	ldr	r2, [r3, #32]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e021      	b.n	80040f8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2224      	movs	r2, #36	; 0x24
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0201 	bic.w	r2, r2, #1
 80040ca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7fe fd51 	bl	8002b74 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af02      	add	r7, sp, #8
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	4608      	mov	r0, r1
 800410a:	4611      	mov	r1, r2
 800410c:	461a      	mov	r2, r3
 800410e:	4603      	mov	r3, r0
 8004110:	817b      	strh	r3, [r7, #10]
 8004112:	460b      	mov	r3, r1
 8004114:	813b      	strh	r3, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b20      	cmp	r3, #32
 8004124:	f040 80f9 	bne.w	800431a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_I2C_Mem_Write+0x34>
 800412e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004130:	2b00      	cmp	r3, #0
 8004132:	d105      	bne.n	8004140 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f44f 7200 	mov.w	r2, #512	; 0x200
 800413a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0ed      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004146:	2b01      	cmp	r3, #1
 8004148:	d101      	bne.n	800414e <HAL_I2C_Mem_Write+0x4e>
 800414a:	2302      	movs	r3, #2
 800414c:	e0e6      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004156:	f7ff f909 	bl	800336c <HAL_GetTick>
 800415a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	9300      	str	r3, [sp, #0]
 8004160:	2319      	movs	r3, #25
 8004162:	2201      	movs	r2, #1
 8004164:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fac3 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e0d1      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2221      	movs	r2, #33	; 0x21
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2240      	movs	r2, #64	; 0x40
 8004184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a3a      	ldr	r2, [r7, #32]
 8004192:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004198:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041a0:	88f8      	ldrh	r0, [r7, #6]
 80041a2:	893a      	ldrh	r2, [r7, #8]
 80041a4:	8979      	ldrh	r1, [r7, #10]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	4603      	mov	r3, r0
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 f9d3 	bl	800455c <I2C_RequestMemoryWrite>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0a9      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2bff      	cmp	r3, #255	; 0xff
 80041d0:	d90e      	bls.n	80041f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	22ff      	movs	r2, #255	; 0xff
 80041d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	8979      	ldrh	r1, [r7, #10]
 80041e0:	2300      	movs	r3, #0
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 fc3d 	bl	8004a68 <I2C_TransferConfig>
 80041ee:	e00f      	b.n	8004210 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	8979      	ldrh	r1, [r7, #10]
 8004202:	2300      	movs	r3, #0
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 fc2c 	bl	8004a68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f000 fabc 	bl	8004792 <I2C_WaitOnTXISFlagUntilTimeout>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e07b      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004228:	781a      	ldrb	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424c:	3b01      	subs	r3, #1
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d034      	beq.n	80042c8 <HAL_I2C_Mem_Write+0x1c8>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004262:	2b00      	cmp	r3, #0
 8004264:	d130      	bne.n	80042c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	9300      	str	r3, [sp, #0]
 800426a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426c:	2200      	movs	r2, #0
 800426e:	2180      	movs	r1, #128	; 0x80
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 fa3f 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e04d      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	2bff      	cmp	r3, #255	; 0xff
 8004288:	d90e      	bls.n	80042a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	22ff      	movs	r2, #255	; 0xff
 800428e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004294:	b2da      	uxtb	r2, r3
 8004296:	8979      	ldrh	r1, [r7, #10]
 8004298:	2300      	movs	r3, #0
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 fbe1 	bl	8004a68 <I2C_TransferConfig>
 80042a6:	e00f      	b.n	80042c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b6:	b2da      	uxtb	r2, r3
 80042b8:	8979      	ldrh	r1, [r7, #10]
 80042ba:	2300      	movs	r3, #0
 80042bc:	9300      	str	r3, [sp, #0]
 80042be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 fbd0 	bl	8004a68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d19e      	bne.n	8004210 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 faa2 	bl	8004820 <I2C_WaitOnSTOPFlagUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e01a      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2220      	movs	r2, #32
 80042ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6859      	ldr	r1, [r3, #4]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4b0a      	ldr	r3, [pc, #40]	; (8004324 <HAL_I2C_Mem_Write+0x224>)
 80042fa:	400b      	ands	r3, r1
 80042fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2220      	movs	r2, #32
 8004302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	e000      	b.n	800431c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800431a:	2302      	movs	r3, #2
  }
}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	fe00e800 	.word	0xfe00e800

08004328 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b088      	sub	sp, #32
 800432c:	af02      	add	r7, sp, #8
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	4608      	mov	r0, r1
 8004332:	4611      	mov	r1, r2
 8004334:	461a      	mov	r2, r3
 8004336:	4603      	mov	r3, r0
 8004338:	817b      	strh	r3, [r7, #10]
 800433a:	460b      	mov	r3, r1
 800433c:	813b      	strh	r3, [r7, #8]
 800433e:	4613      	mov	r3, r2
 8004340:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b20      	cmp	r3, #32
 800434c:	f040 80fd 	bne.w	800454a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d002      	beq.n	800435c <HAL_I2C_Mem_Read+0x34>
 8004356:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004358:	2b00      	cmp	r3, #0
 800435a:	d105      	bne.n	8004368 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004362:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e0f1      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_I2C_Mem_Read+0x4e>
 8004372:	2302      	movs	r3, #2
 8004374:	e0ea      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800437e:	f7fe fff5 	bl	800336c <HAL_GetTick>
 8004382:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	2319      	movs	r3, #25
 800438a:	2201      	movs	r2, #1
 800438c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f9af 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e0d5      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2222      	movs	r2, #34	; 0x22
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2240      	movs	r2, #64	; 0x40
 80043ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a3a      	ldr	r2, [r7, #32]
 80043ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043c8:	88f8      	ldrh	r0, [r7, #6]
 80043ca:	893a      	ldrh	r2, [r7, #8]
 80043cc:	8979      	ldrh	r1, [r7, #10]
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	9301      	str	r3, [sp, #4]
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	4603      	mov	r3, r0
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f913 	bl	8004604 <I2C_RequestMemoryRead>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d005      	beq.n	80043f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0ad      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2bff      	cmp	r3, #255	; 0xff
 80043f8:	d90e      	bls.n	8004418 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	22ff      	movs	r2, #255	; 0xff
 80043fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004404:	b2da      	uxtb	r2, r3
 8004406:	8979      	ldrh	r1, [r7, #10]
 8004408:	4b52      	ldr	r3, [pc, #328]	; (8004554 <HAL_I2C_Mem_Read+0x22c>)
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 fb29 	bl	8004a68 <I2C_TransferConfig>
 8004416:	e00f      	b.n	8004438 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004426:	b2da      	uxtb	r2, r3
 8004428:	8979      	ldrh	r1, [r7, #10]
 800442a:	4b4a      	ldr	r3, [pc, #296]	; (8004554 <HAL_I2C_Mem_Read+0x22c>)
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 fb18 	bl	8004a68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	9300      	str	r3, [sp, #0]
 800443c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443e:	2200      	movs	r2, #0
 8004440:	2104      	movs	r1, #4
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 f956 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e07c      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	b2d2      	uxtb	r2, r2
 800445e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004488:	b29b      	uxth	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d034      	beq.n	80044f8 <HAL_I2C_Mem_Read+0x1d0>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004492:	2b00      	cmp	r3, #0
 8004494:	d130      	bne.n	80044f8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800449c:	2200      	movs	r2, #0
 800449e:	2180      	movs	r1, #128	; 0x80
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 f927 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e04d      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2bff      	cmp	r3, #255	; 0xff
 80044b8:	d90e      	bls.n	80044d8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	22ff      	movs	r2, #255	; 0xff
 80044be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	8979      	ldrh	r1, [r7, #10]
 80044c8:	2300      	movs	r3, #0
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 fac9 	bl	8004a68 <I2C_TransferConfig>
 80044d6:	e00f      	b.n	80044f8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	8979      	ldrh	r1, [r7, #10]
 80044ea:	2300      	movs	r3, #0
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 fab8 	bl	8004a68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d19a      	bne.n	8004438 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 f98a 	bl	8004820 <I2C_WaitOnSTOPFlagUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e01a      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2220      	movs	r2, #32
 800451c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6859      	ldr	r1, [r3, #4]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <HAL_I2C_Mem_Read+0x230>)
 800452a:	400b      	ands	r3, r1
 800452c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	e000      	b.n	800454c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800454a:	2302      	movs	r3, #2
  }
}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	80002400 	.word	0x80002400
 8004558:	fe00e800 	.word	0xfe00e800

0800455c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af02      	add	r7, sp, #8
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	4608      	mov	r0, r1
 8004566:	4611      	mov	r1, r2
 8004568:	461a      	mov	r2, r3
 800456a:	4603      	mov	r3, r0
 800456c:	817b      	strh	r3, [r7, #10]
 800456e:	460b      	mov	r3, r1
 8004570:	813b      	strh	r3, [r7, #8]
 8004572:	4613      	mov	r3, r2
 8004574:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004576:	88fb      	ldrh	r3, [r7, #6]
 8004578:	b2da      	uxtb	r2, r3
 800457a:	8979      	ldrh	r1, [r7, #10]
 800457c:	4b20      	ldr	r3, [pc, #128]	; (8004600 <I2C_RequestMemoryWrite+0xa4>)
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fa6f 	bl	8004a68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	69b9      	ldr	r1, [r7, #24]
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f8ff 	bl	8004792 <I2C_WaitOnTXISFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e02c      	b.n	80045f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800459e:	88fb      	ldrh	r3, [r7, #6]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d105      	bne.n	80045b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045a4:	893b      	ldrh	r3, [r7, #8]
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	629a      	str	r2, [r3, #40]	; 0x28
 80045ae:	e015      	b.n	80045dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045b0:	893b      	ldrh	r3, [r7, #8]
 80045b2:	0a1b      	lsrs	r3, r3, #8
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	b2da      	uxtb	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	69b9      	ldr	r1, [r7, #24]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f8e5 	bl	8004792 <I2C_WaitOnTXISFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e012      	b.n	80045f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045d2:	893b      	ldrh	r3, [r7, #8]
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2200      	movs	r2, #0
 80045e4:	2180      	movs	r1, #128	; 0x80
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f884 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	80002000 	.word	0x80002000

08004604 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af02      	add	r7, sp, #8
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	4608      	mov	r0, r1
 800460e:	4611      	mov	r1, r2
 8004610:	461a      	mov	r2, r3
 8004612:	4603      	mov	r3, r0
 8004614:	817b      	strh	r3, [r7, #10]
 8004616:	460b      	mov	r3, r1
 8004618:	813b      	strh	r3, [r7, #8]
 800461a:	4613      	mov	r3, r2
 800461c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800461e:	88fb      	ldrh	r3, [r7, #6]
 8004620:	b2da      	uxtb	r2, r3
 8004622:	8979      	ldrh	r1, [r7, #10]
 8004624:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <I2C_RequestMemoryRead+0xa4>)
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	2300      	movs	r3, #0
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa1c 	bl	8004a68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004630:	69fa      	ldr	r2, [r7, #28]
 8004632:	69b9      	ldr	r1, [r7, #24]
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f8ac 	bl	8004792 <I2C_WaitOnTXISFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e02c      	b.n	800469e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004644:	88fb      	ldrh	r3, [r7, #6]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d105      	bne.n	8004656 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800464a:	893b      	ldrh	r3, [r7, #8]
 800464c:	b2da      	uxtb	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	629a      	str	r2, [r3, #40]	; 0x28
 8004654:	e015      	b.n	8004682 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004656:	893b      	ldrh	r3, [r7, #8]
 8004658:	0a1b      	lsrs	r3, r3, #8
 800465a:	b29b      	uxth	r3, r3
 800465c:	b2da      	uxtb	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004664:	69fa      	ldr	r2, [r7, #28]
 8004666:	69b9      	ldr	r1, [r7, #24]
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 f892 	bl	8004792 <I2C_WaitOnTXISFlagUntilTimeout>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e012      	b.n	800469e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004678:	893b      	ldrh	r3, [r7, #8]
 800467a:	b2da      	uxtb	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	2200      	movs	r2, #0
 800468a:	2140      	movs	r1, #64	; 0x40
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 f831 	bl	80046f4 <I2C_WaitOnFlagUntilTimeout>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e000      	b.n	800469e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	80002000 	.word	0x80002000

080046ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d103      	bne.n	80046ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2200      	movs	r2, #0
 80046c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d007      	beq.n	80046e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699a      	ldr	r2, [r3, #24]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	619a      	str	r2, [r3, #24]
  }
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	603b      	str	r3, [r7, #0]
 8004700:	4613      	mov	r3, r2
 8004702:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004704:	e031      	b.n	800476a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470c:	d02d      	beq.n	800476a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800470e:	f7fe fe2d 	bl	800336c <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d302      	bcc.n	8004724 <I2C_WaitOnFlagUntilTimeout+0x30>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d122      	bne.n	800476a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699a      	ldr	r2, [r3, #24]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	429a      	cmp	r2, r3
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	429a      	cmp	r2, r3
 8004740:	d113      	bne.n	800476a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004746:	f043 0220 	orr.w	r2, r3, #32
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2220      	movs	r2, #32
 8004752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e00f      	b.n	800478a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	699a      	ldr	r2, [r3, #24]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4013      	ands	r3, r2
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	429a      	cmp	r2, r3
 8004778:	bf0c      	ite	eq
 800477a:	2301      	moveq	r3, #1
 800477c:	2300      	movne	r3, #0
 800477e:	b2db      	uxtb	r3, r3
 8004780:	461a      	mov	r2, r3
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	429a      	cmp	r2, r3
 8004786:	d0be      	beq.n	8004706 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	60f8      	str	r0, [r7, #12]
 800479a:	60b9      	str	r1, [r7, #8]
 800479c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800479e:	e033      	b.n	8004808 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	68b9      	ldr	r1, [r7, #8]
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 f87f 	bl	80048a8 <I2C_IsErrorOccurred>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e031      	b.n	8004818 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ba:	d025      	beq.n	8004808 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047bc:	f7fe fdd6 	bl	800336c <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d302      	bcc.n	80047d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d11a      	bne.n	8004808 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d013      	beq.n	8004808 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e4:	f043 0220 	orr.w	r2, r3, #32
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e007      	b.n	8004818 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b02      	cmp	r3, #2
 8004814:	d1c4      	bne.n	80047a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800482c:	e02f      	b.n	800488e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	68b9      	ldr	r1, [r7, #8]
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f838 	bl	80048a8 <I2C_IsErrorOccurred>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e02d      	b.n	800489e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004842:	f7fe fd93 	bl	800336c <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	429a      	cmp	r2, r3
 8004850:	d302      	bcc.n	8004858 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d11a      	bne.n	800488e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b20      	cmp	r3, #32
 8004864:	d013      	beq.n	800488e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486a:	f043 0220 	orr.w	r2, r3, #32
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2220      	movs	r2, #32
 8004876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e007      	b.n	800489e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	f003 0320 	and.w	r3, r3, #32
 8004898:	2b20      	cmp	r3, #32
 800489a:	d1c8      	bne.n	800482e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08a      	sub	sp, #40	; 0x28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b4:	2300      	movs	r3, #0
 80048b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048c2:	2300      	movs	r3, #0
 80048c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	f003 0310 	and.w	r3, r3, #16
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d068      	beq.n	80049a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2210      	movs	r2, #16
 80048da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048dc:	e049      	b.n	8004972 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e4:	d045      	beq.n	8004972 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048e6:	f7fe fd41 	bl	800336c <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d302      	bcc.n	80048fc <I2C_IsErrorOccurred+0x54>
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d13a      	bne.n	8004972 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004906:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800490e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800491a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800491e:	d121      	bne.n	8004964 <I2C_IsErrorOccurred+0xbc>
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004926:	d01d      	beq.n	8004964 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004928:	7cfb      	ldrb	r3, [r7, #19]
 800492a:	2b20      	cmp	r3, #32
 800492c:	d01a      	beq.n	8004964 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800493c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800493e:	f7fe fd15 	bl	800336c <HAL_GetTick>
 8004942:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004944:	e00e      	b.n	8004964 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004946:	f7fe fd11 	bl	800336c <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b19      	cmp	r3, #25
 8004952:	d907      	bls.n	8004964 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	f043 0320 	orr.w	r3, r3, #32
 800495a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004962:	e006      	b.n	8004972 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f003 0320 	and.w	r3, r3, #32
 800496e:	2b20      	cmp	r3, #32
 8004970:	d1e9      	bne.n	8004946 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	f003 0320 	and.w	r3, r3, #32
 800497c:	2b20      	cmp	r3, #32
 800497e:	d003      	beq.n	8004988 <I2C_IsErrorOccurred+0xe0>
 8004980:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0aa      	beq.n	80048de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004988:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800498c:	2b00      	cmp	r3, #0
 800498e:	d103      	bne.n	8004998 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2220      	movs	r2, #32
 8004996:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	f043 0304 	orr.w	r3, r3, #4
 800499e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	f043 0301 	orr.w	r3, r3, #1
 80049be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00b      	beq.n	80049f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f043 0308 	orr.w	r3, r3, #8
 80049e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00b      	beq.n	8004a14 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	f043 0302 	orr.w	r3, r3, #2
 8004a02:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004a14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d01c      	beq.n	8004a56 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f7ff fe45 	bl	80046ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	4b0d      	ldr	r3, [pc, #52]	; (8004a64 <I2C_IsErrorOccurred+0x1bc>)
 8004a2e:	400b      	ands	r3, r1
 8004a30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2220      	movs	r2, #32
 8004a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004a56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3728      	adds	r7, #40	; 0x28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	fe00e800 	.word	0xfe00e800

08004a68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	607b      	str	r3, [r7, #4]
 8004a72:	460b      	mov	r3, r1
 8004a74:	817b      	strh	r3, [r7, #10]
 8004a76:	4613      	mov	r3, r2
 8004a78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a7a:	897b      	ldrh	r3, [r7, #10]
 8004a7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a80:	7a7b      	ldrb	r3, [r7, #9]
 8004a82:	041b      	lsls	r3, r3, #16
 8004a84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a88:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a96:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	0d5b      	lsrs	r3, r3, #21
 8004aa2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004aa6:	4b08      	ldr	r3, [pc, #32]	; (8004ac8 <I2C_TransferConfig+0x60>)
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	ea02 0103 	and.w	r1, r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	03ff63ff 	.word	0x03ff63ff

08004acc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	d138      	bne.n	8004b54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d101      	bne.n	8004af0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004aec:	2302      	movs	r3, #2
 8004aee:	e032      	b.n	8004b56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2224      	movs	r2, #36	; 0x24
 8004afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0201 	bic.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6819      	ldr	r1, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	683a      	ldr	r2, [r7, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0201 	orr.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	e000      	b.n	8004b56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b54:	2302      	movs	r3, #2
  }
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr

08004b62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b085      	sub	sp, #20
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
 8004b6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b20      	cmp	r3, #32
 8004b76:	d139      	bne.n	8004bec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e033      	b.n	8004bee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2224      	movs	r2, #36	; 0x24
 8004b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 0201 	bic.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004bb4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004be8:	2300      	movs	r3, #0
 8004bea:	e000      	b.n	8004bee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004bec:	2302      	movs	r3, #2
  }
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3714      	adds	r7, #20
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004bfa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bfc:	b08f      	sub	sp, #60	; 0x3c
 8004bfe:	af0a      	add	r7, sp, #40	; 0x28
 8004c00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e116      	b.n	8004e3a <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d106      	bne.n	8004c2c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fe f958 	bl	8002edc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2203      	movs	r2, #3
 8004c30:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d102      	bne.n	8004c46 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f004 feb6 	bl	80099bc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	603b      	str	r3, [r7, #0]
 8004c56:	687e      	ldr	r6, [r7, #4]
 8004c58:	466d      	mov	r5, sp
 8004c5a:	f106 0410 	add.w	r4, r6, #16
 8004c5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c6e:	1d33      	adds	r3, r6, #4
 8004c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c72:	6838      	ldr	r0, [r7, #0]
 8004c74:	f004 fe76 	bl	8009964 <USB_CoreInit>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2202      	movs	r2, #2
 8004c82:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e0d7      	b.n	8004e3a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2100      	movs	r1, #0
 8004c90:	4618      	mov	r0, r3
 8004c92:	f004 fea4 	bl	80099de <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c96:	2300      	movs	r3, #0
 8004c98:	73fb      	strb	r3, [r7, #15]
 8004c9a:	e04a      	b.n	8004d32 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c9c:	7bfa      	ldrb	r2, [r7, #15]
 8004c9e:	6879      	ldr	r1, [r7, #4]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	4413      	add	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	333d      	adds	r3, #61	; 0x3d
 8004cac:	2201      	movs	r2, #1
 8004cae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004cb0:	7bfa      	ldrb	r2, [r7, #15]
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	4413      	add	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	333c      	adds	r3, #60	; 0x3c
 8004cc0:	7bfa      	ldrb	r2, [r7, #15]
 8004cc2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004cc4:	7bfa      	ldrb	r2, [r7, #15]
 8004cc6:	7bfb      	ldrb	r3, [r7, #15]
 8004cc8:	b298      	uxth	r0, r3
 8004cca:	6879      	ldr	r1, [r7, #4]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	00db      	lsls	r3, r3, #3
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	440b      	add	r3, r1
 8004cd6:	3356      	adds	r3, #86	; 0x56
 8004cd8:	4602      	mov	r2, r0
 8004cda:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004cdc:	7bfa      	ldrb	r2, [r7, #15]
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	3340      	adds	r3, #64	; 0x40
 8004cec:	2200      	movs	r2, #0
 8004cee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004cf0:	7bfa      	ldrb	r2, [r7, #15]
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	3344      	adds	r3, #68	; 0x44
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d04:	7bfa      	ldrb	r2, [r7, #15]
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	440b      	add	r3, r1
 8004d12:	3348      	adds	r3, #72	; 0x48
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d18:	7bfa      	ldrb	r2, [r7, #15]
 8004d1a:	6879      	ldr	r1, [r7, #4]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	440b      	add	r3, r1
 8004d26:	334c      	adds	r3, #76	; 0x4c
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	3301      	adds	r3, #1
 8004d30:	73fb      	strb	r3, [r7, #15]
 8004d32:	7bfa      	ldrb	r2, [r7, #15]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d3af      	bcc.n	8004c9c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	73fb      	strb	r3, [r7, #15]
 8004d40:	e044      	b.n	8004dcc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d42:	7bfa      	ldrb	r2, [r7, #15]
 8004d44:	6879      	ldr	r1, [r7, #4]
 8004d46:	4613      	mov	r3, r2
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	4413      	add	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	440b      	add	r3, r1
 8004d50:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004d54:	2200      	movs	r2, #0
 8004d56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d58:	7bfa      	ldrb	r2, [r7, #15]
 8004d5a:	6879      	ldr	r1, [r7, #4]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	4413      	add	r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	440b      	add	r3, r1
 8004d66:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004d6a:	7bfa      	ldrb	r2, [r7, #15]
 8004d6c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	440b      	add	r3, r1
 8004d7c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004d80:	2200      	movs	r2, #0
 8004d82:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d84:	7bfa      	ldrb	r2, [r7, #15]
 8004d86:	6879      	ldr	r1, [r7, #4]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	4413      	add	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	440b      	add	r3, r1
 8004d92:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004d96:	2200      	movs	r2, #0
 8004d98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d9a:	7bfa      	ldrb	r2, [r7, #15]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	4413      	add	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004db0:	7bfa      	ldrb	r2, [r7, #15]
 8004db2:	6879      	ldr	r1, [r7, #4]
 8004db4:	4613      	mov	r3, r2
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	4413      	add	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	73fb      	strb	r3, [r7, #15]
 8004dcc:	7bfa      	ldrb	r2, [r7, #15]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d3b5      	bcc.n	8004d42 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	603b      	str	r3, [r7, #0]
 8004ddc:	687e      	ldr	r6, [r7, #4]
 8004dde:	466d      	mov	r5, sp
 8004de0:	f106 0410 	add.w	r4, r6, #16
 8004de4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004de6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004de8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004dea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004df0:	e885 0003 	stmia.w	r5, {r0, r1}
 8004df4:	1d33      	adds	r3, r6, #4
 8004df6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004df8:	6838      	ldr	r0, [r7, #0]
 8004dfa:	f004 fe3d 	bl	8009a78 <USB_DevInit>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2202      	movs	r2, #2
 8004e08:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e014      	b.n	8004e3a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d102      	bne.n	8004e2e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f80a 	bl	8004e42 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f004 ffdf 	bl	8009df6 <USB_DevDisconnect>

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e42 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b085      	sub	sp, #20
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e74:	f043 0303 	orr.w	r3, r3, #3
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e90:	4b05      	ldr	r3, [pc, #20]	; (8004ea8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a04      	ldr	r2, [pc, #16]	; (8004ea8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e9a:	6013      	str	r3, [r2, #0]
}
 8004e9c:	bf00      	nop
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40007000 	.word	0x40007000

08004eac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004eb0:	4b04      	ldr	r3, [pc, #16]	; (8004ec4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40007000 	.word	0x40007000

08004ec8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ed6:	d130      	bne.n	8004f3a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ed8:	4b23      	ldr	r3, [pc, #140]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ee4:	d038      	beq.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ee6:	4b20      	ldr	r3, [pc, #128]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004eee:	4a1e      	ldr	r2, [pc, #120]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ef0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ef4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ef6:	4b1d      	ldr	r3, [pc, #116]	; (8004f6c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2232      	movs	r2, #50	; 0x32
 8004efc:	fb02 f303 	mul.w	r3, r2, r3
 8004f00:	4a1b      	ldr	r2, [pc, #108]	; (8004f70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004f02:	fba2 2303 	umull	r2, r3, r2, r3
 8004f06:	0c9b      	lsrs	r3, r3, #18
 8004f08:	3301      	adds	r3, #1
 8004f0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f0c:	e002      	b.n	8004f14 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f14:	4b14      	ldr	r3, [pc, #80]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f20:	d102      	bne.n	8004f28 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1f2      	bne.n	8004f0e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f28:	4b0f      	ldr	r3, [pc, #60]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f34:	d110      	bne.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e00f      	b.n	8004f5a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f3a:	4b0b      	ldr	r3, [pc, #44]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f46:	d007      	beq.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f48:	4b07      	ldr	r3, [pc, #28]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f50:	4a05      	ldr	r2, [pc, #20]	; (8004f68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f56:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40007000 	.word	0x40007000
 8004f6c:	200000ac 	.word	0x200000ac
 8004f70:	431bde83 	.word	0x431bde83

08004f74 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004f78:	4b05      	ldr	r3, [pc, #20]	; (8004f90 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	4a04      	ldr	r2, [pc, #16]	; (8004f90 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f82:	6053      	str	r3, [r2, #4]
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40007000 	.word	0x40007000

08004f94 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af02      	add	r7, sp, #8
 8004f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f9c:	f7fe f9e6 	bl	800336c <HAL_GetTick>
 8004fa0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e063      	b.n	8005074 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10b      	bne.n	8004fd0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7fd fdfb 	bl	8002bbc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004fc6:	f241 3188 	movw	r1, #5000	; 0x1388
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f858 	bl	8005080 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	021a      	lsls	r2, r3, #8
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2120      	movs	r1, #32
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f850 	bl	800509c <QSPI_WaitFlagStateUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005000:	7afb      	ldrb	r3, [r7, #11]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d131      	bne.n	800506a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005010:	f023 0310 	bic.w	r3, r3, #16
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6852      	ldr	r2, [r2, #4]
 8005018:	0611      	lsls	r1, r2, #24
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	68d2      	ldr	r2, [r2, #12]
 800501e:	4311      	orrs	r1, r2
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	430b      	orrs	r3, r1
 8005026:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	4b13      	ldr	r3, [pc, #76]	; (800507c <HAL_QSPI_Init+0xe8>)
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	6912      	ldr	r2, [r2, #16]
 8005036:	0411      	lsls	r1, r2, #16
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6952      	ldr	r2, [r2, #20]
 800503c:	4311      	orrs	r1, r2
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6992      	ldr	r2, [r2, #24]
 8005042:	4311      	orrs	r1, r2
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6812      	ldr	r2, [r2, #0]
 8005048:	430b      	orrs	r3, r1
 800504a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8005072:	7afb      	ldrb	r3, [r7, #11]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	ffe0f8fe 	.word	0xffe0f8fe

08005080 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	603b      	str	r3, [r7, #0]
 80050a8:	4613      	mov	r3, r2
 80050aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80050ac:	e01a      	b.n	80050e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d016      	beq.n	80050e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b6:	f7fe f959 	bl	800336c <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d302      	bcc.n	80050cc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2204      	movs	r2, #4
 80050d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d8:	f043 0201 	orr.w	r2, r3, #1
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e00e      	b.n	8005102 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689a      	ldr	r2, [r3, #8]
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	bf14      	ite	ne
 80050f2:	2301      	movne	r3, #1
 80050f4:	2300      	moveq	r3, #0
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	461a      	mov	r2, r3
 80050fa:	79fb      	ldrb	r3, [r7, #7]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d1d6      	bne.n	80050ae <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b088      	sub	sp, #32
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e3ca      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800511e:	4b97      	ldr	r3, [pc, #604]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005128:	4b94      	ldr	r3, [pc, #592]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0310 	and.w	r3, r3, #16
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 80e4 	beq.w	8005308 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d007      	beq.n	8005156 <HAL_RCC_OscConfig+0x4a>
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	2b0c      	cmp	r3, #12
 800514a:	f040 808b 	bne.w	8005264 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2b01      	cmp	r3, #1
 8005152:	f040 8087 	bne.w	8005264 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005156:	4b89      	ldr	r3, [pc, #548]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_RCC_OscConfig+0x62>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e3a2      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1a      	ldr	r2, [r3, #32]
 8005172:	4b82      	ldr	r3, [pc, #520]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0308 	and.w	r3, r3, #8
 800517a:	2b00      	cmp	r3, #0
 800517c:	d004      	beq.n	8005188 <HAL_RCC_OscConfig+0x7c>
 800517e:	4b7f      	ldr	r3, [pc, #508]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005186:	e005      	b.n	8005194 <HAL_RCC_OscConfig+0x88>
 8005188:	4b7c      	ldr	r3, [pc, #496]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800518a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800518e:	091b      	lsrs	r3, r3, #4
 8005190:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005194:	4293      	cmp	r3, r2
 8005196:	d223      	bcs.n	80051e0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	4618      	mov	r0, r3
 800519e:	f000 fd55 	bl	8005c4c <RCC_SetFlashLatencyFromMSIRange>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e383      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051ac:	4b73      	ldr	r3, [pc, #460]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a72      	ldr	r2, [pc, #456]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051b2:	f043 0308 	orr.w	r3, r3, #8
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	4b70      	ldr	r3, [pc, #448]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	496d      	ldr	r1, [pc, #436]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051ca:	4b6c      	ldr	r3, [pc, #432]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	4968      	ldr	r1, [pc, #416]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	604b      	str	r3, [r1, #4]
 80051de:	e025      	b.n	800522c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051e0:	4b66      	ldr	r3, [pc, #408]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a65      	ldr	r2, [pc, #404]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051e6:	f043 0308 	orr.w	r3, r3, #8
 80051ea:	6013      	str	r3, [r2, #0]
 80051ec:	4b63      	ldr	r3, [pc, #396]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	4960      	ldr	r1, [pc, #384]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051fe:	4b5f      	ldr	r3, [pc, #380]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	495b      	ldr	r1, [pc, #364]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800520e:	4313      	orrs	r3, r2
 8005210:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d109      	bne.n	800522c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4618      	mov	r0, r3
 800521e:	f000 fd15 	bl	8005c4c <RCC_SetFlashLatencyFromMSIRange>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e343      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800522c:	f000 fc4a 	bl	8005ac4 <HAL_RCC_GetSysClockFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b52      	ldr	r3, [pc, #328]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	091b      	lsrs	r3, r3, #4
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	4950      	ldr	r1, [pc, #320]	; (8005380 <HAL_RCC_OscConfig+0x274>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
 8005248:	4a4e      	ldr	r2, [pc, #312]	; (8005384 <HAL_RCC_OscConfig+0x278>)
 800524a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800524c:	4b4e      	ldr	r3, [pc, #312]	; (8005388 <HAL_RCC_OscConfig+0x27c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4618      	mov	r0, r3
 8005252:	f7fe f83b 	bl	80032cc <HAL_InitTick>
 8005256:	4603      	mov	r3, r0
 8005258:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800525a:	7bfb      	ldrb	r3, [r7, #15]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d052      	beq.n	8005306 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	e327      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d032      	beq.n	80052d2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800526c:	4b43      	ldr	r3, [pc, #268]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a42      	ldr	r2, [pc, #264]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005278:	f7fe f878 	bl	800336c <HAL_GetTick>
 800527c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800527e:	e008      	b.n	8005292 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005280:	f7fe f874 	bl	800336c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	2b02      	cmp	r3, #2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e310      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005292:	4b3a      	ldr	r3, [pc, #232]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d0f0      	beq.n	8005280 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800529e:	4b37      	ldr	r3, [pc, #220]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a36      	ldr	r2, [pc, #216]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052a4:	f043 0308 	orr.w	r3, r3, #8
 80052a8:	6013      	str	r3, [r2, #0]
 80052aa:	4b34      	ldr	r3, [pc, #208]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	4931      	ldr	r1, [pc, #196]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052bc:	4b2f      	ldr	r3, [pc, #188]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	021b      	lsls	r3, r3, #8
 80052ca:	492c      	ldr	r1, [pc, #176]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	604b      	str	r3, [r1, #4]
 80052d0:	e01a      	b.n	8005308 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80052d2:	4b2a      	ldr	r3, [pc, #168]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a29      	ldr	r2, [pc, #164]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052d8:	f023 0301 	bic.w	r3, r3, #1
 80052dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80052de:	f7fe f845 	bl	800336c <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052e6:	f7fe f841 	bl	800336c <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e2dd      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80052f8:	4b20      	ldr	r3, [pc, #128]	; (800537c <HAL_RCC_OscConfig+0x270>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1f0      	bne.n	80052e6 <HAL_RCC_OscConfig+0x1da>
 8005304:	e000      	b.n	8005308 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005306:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	d074      	beq.n	80053fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	2b08      	cmp	r3, #8
 8005318:	d005      	beq.n	8005326 <HAL_RCC_OscConfig+0x21a>
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	2b0c      	cmp	r3, #12
 800531e:	d10e      	bne.n	800533e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	2b03      	cmp	r3, #3
 8005324:	d10b      	bne.n	800533e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005326:	4b15      	ldr	r3, [pc, #84]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d064      	beq.n	80053fc <HAL_RCC_OscConfig+0x2f0>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d160      	bne.n	80053fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e2ba      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005346:	d106      	bne.n	8005356 <HAL_RCC_OscConfig+0x24a>
 8005348:	4b0c      	ldr	r3, [pc, #48]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a0b      	ldr	r2, [pc, #44]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800534e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005352:	6013      	str	r3, [r2, #0]
 8005354:	e026      	b.n	80053a4 <HAL_RCC_OscConfig+0x298>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800535e:	d115      	bne.n	800538c <HAL_RCC_OscConfig+0x280>
 8005360:	4b06      	ldr	r3, [pc, #24]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a05      	ldr	r2, [pc, #20]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005366:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800536a:	6013      	str	r3, [r2, #0]
 800536c:	4b03      	ldr	r3, [pc, #12]	; (800537c <HAL_RCC_OscConfig+0x270>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a02      	ldr	r2, [pc, #8]	; (800537c <HAL_RCC_OscConfig+0x270>)
 8005372:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	e014      	b.n	80053a4 <HAL_RCC_OscConfig+0x298>
 800537a:	bf00      	nop
 800537c:	40021000 	.word	0x40021000
 8005380:	08018fe0 	.word	0x08018fe0
 8005384:	200000ac 	.word	0x200000ac
 8005388:	200000b0 	.word	0x200000b0
 800538c:	4ba0      	ldr	r3, [pc, #640]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a9f      	ldr	r2, [pc, #636]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005396:	6013      	str	r3, [r2, #0]
 8005398:	4b9d      	ldr	r3, [pc, #628]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a9c      	ldr	r2, [pc, #624]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800539e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d013      	beq.n	80053d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ac:	f7fd ffde 	bl	800336c <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053b4:	f7fd ffda 	bl	800336c <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b64      	cmp	r3, #100	; 0x64
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e276      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053c6:	4b92      	ldr	r3, [pc, #584]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f0      	beq.n	80053b4 <HAL_RCC_OscConfig+0x2a8>
 80053d2:	e014      	b.n	80053fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fd ffca 	bl	800336c <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053dc:	f7fd ffc6 	bl	800336c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b64      	cmp	r3, #100	; 0x64
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e262      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053ee:	4b88      	ldr	r3, [pc, #544]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x2d0>
 80053fa:	e000      	b.n	80053fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d060      	beq.n	80054cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	2b04      	cmp	r3, #4
 800540e:	d005      	beq.n	800541c <HAL_RCC_OscConfig+0x310>
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	2b0c      	cmp	r3, #12
 8005414:	d119      	bne.n	800544a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d116      	bne.n	800544a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800541c:	4b7c      	ldr	r3, [pc, #496]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005424:	2b00      	cmp	r3, #0
 8005426:	d005      	beq.n	8005434 <HAL_RCC_OscConfig+0x328>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e23f      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005434:	4b76      	ldr	r3, [pc, #472]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	061b      	lsls	r3, r3, #24
 8005442:	4973      	ldr	r1, [pc, #460]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005444:	4313      	orrs	r3, r2
 8005446:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005448:	e040      	b.n	80054cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d023      	beq.n	800549a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005452:	4b6f      	ldr	r3, [pc, #444]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a6e      	ldr	r2, [pc, #440]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800545c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545e:	f7fd ff85 	bl	800336c <HAL_GetTick>
 8005462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005466:	f7fd ff81 	bl	800336c <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e21d      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005478:	4b65      	ldr	r3, [pc, #404]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f0      	beq.n	8005466 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005484:	4b62      	ldr	r3, [pc, #392]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	061b      	lsls	r3, r3, #24
 8005492:	495f      	ldr	r1, [pc, #380]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005494:	4313      	orrs	r3, r2
 8005496:	604b      	str	r3, [r1, #4]
 8005498:	e018      	b.n	80054cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800549a:	4b5d      	ldr	r3, [pc, #372]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a5c      	ldr	r2, [pc, #368]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80054a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a6:	f7fd ff61 	bl	800336c <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054ac:	e008      	b.n	80054c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ae:	f7fd ff5d 	bl	800336c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d901      	bls.n	80054c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e1f9      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054c0:	4b53      	ldr	r3, [pc, #332]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1f0      	bne.n	80054ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d03c      	beq.n	8005552 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d01c      	beq.n	800551a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054e0:	4b4b      	ldr	r3, [pc, #300]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80054e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054e6:	4a4a      	ldr	r2, [pc, #296]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80054e8:	f043 0301 	orr.w	r3, r3, #1
 80054ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f0:	f7fd ff3c 	bl	800336c <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054f6:	e008      	b.n	800550a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054f8:	f7fd ff38 	bl	800336c <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b02      	cmp	r3, #2
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e1d4      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800550a:	4b41      	ldr	r3, [pc, #260]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800550c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0ef      	beq.n	80054f8 <HAL_RCC_OscConfig+0x3ec>
 8005518:	e01b      	b.n	8005552 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800551a:	4b3d      	ldr	r3, [pc, #244]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800551c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005520:	4a3b      	ldr	r2, [pc, #236]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005522:	f023 0301 	bic.w	r3, r3, #1
 8005526:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552a:	f7fd ff1f 	bl	800336c <HAL_GetTick>
 800552e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005530:	e008      	b.n	8005544 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005532:	f7fd ff1b 	bl	800336c <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e1b7      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005544:	4b32      	ldr	r3, [pc, #200]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1ef      	bne.n	8005532 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0304 	and.w	r3, r3, #4
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80a6 	beq.w	80056ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005560:	2300      	movs	r3, #0
 8005562:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005564:	4b2a      	ldr	r3, [pc, #168]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10d      	bne.n	800558c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005570:	4b27      	ldr	r3, [pc, #156]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005574:	4a26      	ldr	r2, [pc, #152]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557a:	6593      	str	r3, [r2, #88]	; 0x58
 800557c:	4b24      	ldr	r3, [pc, #144]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 800557e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005588:	2301      	movs	r3, #1
 800558a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800558c:	4b21      	ldr	r3, [pc, #132]	; (8005614 <HAL_RCC_OscConfig+0x508>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005594:	2b00      	cmp	r3, #0
 8005596:	d118      	bne.n	80055ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005598:	4b1e      	ldr	r3, [pc, #120]	; (8005614 <HAL_RCC_OscConfig+0x508>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a1d      	ldr	r2, [pc, #116]	; (8005614 <HAL_RCC_OscConfig+0x508>)
 800559e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055a4:	f7fd fee2 	bl	800336c <HAL_GetTick>
 80055a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055aa:	e008      	b.n	80055be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ac:	f7fd fede 	bl	800336c <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e17a      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055be:	4b15      	ldr	r3, [pc, #84]	; (8005614 <HAL_RCC_OscConfig+0x508>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0f0      	beq.n	80055ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d108      	bne.n	80055e4 <HAL_RCC_OscConfig+0x4d8>
 80055d2:	4b0f      	ldr	r3, [pc, #60]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d8:	4a0d      	ldr	r2, [pc, #52]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80055da:	f043 0301 	orr.w	r3, r3, #1
 80055de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055e2:	e029      	b.n	8005638 <HAL_RCC_OscConfig+0x52c>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	2b05      	cmp	r3, #5
 80055ea:	d115      	bne.n	8005618 <HAL_RCC_OscConfig+0x50c>
 80055ec:	4b08      	ldr	r3, [pc, #32]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80055ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f2:	4a07      	ldr	r2, [pc, #28]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80055f4:	f043 0304 	orr.w	r3, r3, #4
 80055f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055fc:	4b04      	ldr	r3, [pc, #16]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005602:	4a03      	ldr	r2, [pc, #12]	; (8005610 <HAL_RCC_OscConfig+0x504>)
 8005604:	f043 0301 	orr.w	r3, r3, #1
 8005608:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800560c:	e014      	b.n	8005638 <HAL_RCC_OscConfig+0x52c>
 800560e:	bf00      	nop
 8005610:	40021000 	.word	0x40021000
 8005614:	40007000 	.word	0x40007000
 8005618:	4b9c      	ldr	r3, [pc, #624]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800561a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561e:	4a9b      	ldr	r2, [pc, #620]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005620:	f023 0301 	bic.w	r3, r3, #1
 8005624:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005628:	4b98      	ldr	r3, [pc, #608]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800562a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800562e:	4a97      	ldr	r2, [pc, #604]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005630:	f023 0304 	bic.w	r3, r3, #4
 8005634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d016      	beq.n	800566e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005640:	f7fd fe94 	bl	800336c <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005646:	e00a      	b.n	800565e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005648:	f7fd fe90 	bl	800336c <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	f241 3288 	movw	r2, #5000	; 0x1388
 8005656:	4293      	cmp	r3, r2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e12a      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800565e:	4b8b      	ldr	r3, [pc, #556]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0ed      	beq.n	8005648 <HAL_RCC_OscConfig+0x53c>
 800566c:	e015      	b.n	800569a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566e:	f7fd fe7d 	bl	800336c <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005674:	e00a      	b.n	800568c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005676:	f7fd fe79 	bl	800336c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	f241 3288 	movw	r2, #5000	; 0x1388
 8005684:	4293      	cmp	r3, r2
 8005686:	d901      	bls.n	800568c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e113      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800568c:	4b7f      	ldr	r3, [pc, #508]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800568e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1ed      	bne.n	8005676 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800569a:	7ffb      	ldrb	r3, [r7, #31]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d105      	bne.n	80056ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056a0:	4b7a      	ldr	r3, [pc, #488]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80056a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a4:	4a79      	ldr	r2, [pc, #484]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80056a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056aa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 80fe 	beq.w	80058b2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	f040 80d0 	bne.w	8005860 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80056c0:	4b72      	ldr	r3, [pc, #456]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f003 0203 	and.w	r2, r3, #3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d130      	bne.n	8005736 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	3b01      	subs	r3, #1
 80056e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d127      	bne.n	8005736 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d11f      	bne.n	8005736 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005700:	2a07      	cmp	r2, #7
 8005702:	bf14      	ite	ne
 8005704:	2201      	movne	r2, #1
 8005706:	2200      	moveq	r2, #0
 8005708:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800570a:	4293      	cmp	r3, r2
 800570c:	d113      	bne.n	8005736 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005718:	085b      	lsrs	r3, r3, #1
 800571a:	3b01      	subs	r3, #1
 800571c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800571e:	429a      	cmp	r2, r3
 8005720:	d109      	bne.n	8005736 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	3b01      	subs	r3, #1
 8005730:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005732:	429a      	cmp	r2, r3
 8005734:	d06e      	beq.n	8005814 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b0c      	cmp	r3, #12
 800573a:	d069      	beq.n	8005810 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800573c:	4b53      	ldr	r3, [pc, #332]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005748:	4b50      	ldr	r3, [pc, #320]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e0ad      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005758:	4b4c      	ldr	r3, [pc, #304]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a4b      	ldr	r2, [pc, #300]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800575e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005762:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005764:	f7fd fe02 	bl	800336c <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800576c:	f7fd fdfe 	bl	800336c <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e09a      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800577e:	4b43      	ldr	r3, [pc, #268]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f0      	bne.n	800576c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800578a:	4b40      	ldr	r3, [pc, #256]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	4b40      	ldr	r3, [pc, #256]	; (8005890 <HAL_RCC_OscConfig+0x784>)
 8005790:	4013      	ands	r3, r2
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800579a:	3a01      	subs	r2, #1
 800579c:	0112      	lsls	r2, r2, #4
 800579e:	4311      	orrs	r1, r2
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80057a4:	0212      	lsls	r2, r2, #8
 80057a6:	4311      	orrs	r1, r2
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80057ac:	0852      	lsrs	r2, r2, #1
 80057ae:	3a01      	subs	r2, #1
 80057b0:	0552      	lsls	r2, r2, #21
 80057b2:	4311      	orrs	r1, r2
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80057b8:	0852      	lsrs	r2, r2, #1
 80057ba:	3a01      	subs	r2, #1
 80057bc:	0652      	lsls	r2, r2, #25
 80057be:	4311      	orrs	r1, r2
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057c4:	0912      	lsrs	r2, r2, #4
 80057c6:	0452      	lsls	r2, r2, #17
 80057c8:	430a      	orrs	r2, r1
 80057ca:	4930      	ldr	r1, [pc, #192]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80057d0:	4b2e      	ldr	r3, [pc, #184]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a2d      	ldr	r2, [pc, #180]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80057d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80057dc:	4b2b      	ldr	r3, [pc, #172]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	4a2a      	ldr	r2, [pc, #168]	; (800588c <HAL_RCC_OscConfig+0x780>)
 80057e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80057e8:	f7fd fdc0 	bl	800336c <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f0:	f7fd fdbc 	bl	800336c <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e058      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005802:	4b22      	ldr	r3, [pc, #136]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0f0      	beq.n	80057f0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800580e:	e050      	b.n	80058b2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e04f      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005814:	4b1d      	ldr	r3, [pc, #116]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d148      	bne.n	80058b2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005820:	4b1a      	ldr	r3, [pc, #104]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a19      	ldr	r2, [pc, #100]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800582a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800582c:	4b17      	ldr	r3, [pc, #92]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	4a16      	ldr	r2, [pc, #88]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005836:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005838:	f7fd fd98 	bl	800336c <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005840:	f7fd fd94 	bl	800336c <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e030      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005852:	4b0e      	ldr	r3, [pc, #56]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0f0      	beq.n	8005840 <HAL_RCC_OscConfig+0x734>
 800585e:	e028      	b.n	80058b2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b0c      	cmp	r3, #12
 8005864:	d023      	beq.n	80058ae <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005866:	4b09      	ldr	r3, [pc, #36]	; (800588c <HAL_RCC_OscConfig+0x780>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a08      	ldr	r2, [pc, #32]	; (800588c <HAL_RCC_OscConfig+0x780>)
 800586c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005872:	f7fd fd7b 	bl	800336c <HAL_GetTick>
 8005876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005878:	e00c      	b.n	8005894 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800587a:	f7fd fd77 	bl	800336c <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d905      	bls.n	8005894 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e013      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
 800588c:	40021000 	.word	0x40021000
 8005890:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005894:	4b09      	ldr	r3, [pc, #36]	; (80058bc <HAL_RCC_OscConfig+0x7b0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d1ec      	bne.n	800587a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80058a0:	4b06      	ldr	r3, [pc, #24]	; (80058bc <HAL_RCC_OscConfig+0x7b0>)
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	4905      	ldr	r1, [pc, #20]	; (80058bc <HAL_RCC_OscConfig+0x7b0>)
 80058a6:	4b06      	ldr	r3, [pc, #24]	; (80058c0 <HAL_RCC_OscConfig+0x7b4>)
 80058a8:	4013      	ands	r3, r2
 80058aa:	60cb      	str	r3, [r1, #12]
 80058ac:	e001      	b.n	80058b2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e000      	b.n	80058b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3720      	adds	r7, #32
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40021000 	.word	0x40021000
 80058c0:	feeefffc 	.word	0xfeeefffc

080058c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d101      	bne.n	80058d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e0e7      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058d8:	4b75      	ldr	r3, [pc, #468]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d910      	bls.n	8005908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058e6:	4b72      	ldr	r3, [pc, #456]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f023 0207 	bic.w	r2, r3, #7
 80058ee:	4970      	ldr	r1, [pc, #448]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058f6:	4b6e      	ldr	r3, [pc, #440]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 0307 	and.w	r3, r3, #7
 80058fe:	683a      	ldr	r2, [r7, #0]
 8005900:	429a      	cmp	r2, r3
 8005902:	d001      	beq.n	8005908 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e0cf      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d010      	beq.n	8005936 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	4b66      	ldr	r3, [pc, #408]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005920:	429a      	cmp	r2, r3
 8005922:	d908      	bls.n	8005936 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005924:	4b63      	ldr	r3, [pc, #396]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	4960      	ldr	r1, [pc, #384]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005932:	4313      	orrs	r3, r2
 8005934:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d04c      	beq.n	80059dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2b03      	cmp	r3, #3
 8005948:	d107      	bne.n	800595a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800594a:	4b5a      	ldr	r3, [pc, #360]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d121      	bne.n	800599a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e0a6      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2b02      	cmp	r3, #2
 8005960:	d107      	bne.n	8005972 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005962:	4b54      	ldr	r3, [pc, #336]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d115      	bne.n	800599a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e09a      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d107      	bne.n	800598a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800597a:	4b4e      	ldr	r3, [pc, #312]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d109      	bne.n	800599a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e08e      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800598a:	4b4a      	ldr	r3, [pc, #296]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e086      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800599a:	4b46      	ldr	r3, [pc, #280]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f023 0203 	bic.w	r2, r3, #3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	4943      	ldr	r1, [pc, #268]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ac:	f7fd fcde 	bl	800336c <HAL_GetTick>
 80059b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059b2:	e00a      	b.n	80059ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059b4:	f7fd fcda 	bl	800336c <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	f241 3288 	movw	r2, #5000	; 0x1388
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d901      	bls.n	80059ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e06e      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ca:	4b3a      	ldr	r3, [pc, #232]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 020c 	and.w	r2, r3, #12
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	429a      	cmp	r2, r3
 80059da:	d1eb      	bne.n	80059b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d010      	beq.n	8005a0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	4b31      	ldr	r3, [pc, #196]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d208      	bcs.n	8005a0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059f8:	4b2e      	ldr	r3, [pc, #184]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	492b      	ldr	r1, [pc, #172]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a0a:	4b29      	ldr	r3, [pc, #164]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	683a      	ldr	r2, [r7, #0]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d210      	bcs.n	8005a3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a18:	4b25      	ldr	r3, [pc, #148]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f023 0207 	bic.w	r2, r3, #7
 8005a20:	4923      	ldr	r1, [pc, #140]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a28:	4b21      	ldr	r3, [pc, #132]	; (8005ab0 <HAL_RCC_ClockConfig+0x1ec>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d001      	beq.n	8005a3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e036      	b.n	8005aa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d008      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a46:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	4918      	ldr	r1, [pc, #96]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0308 	and.w	r3, r3, #8
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d009      	beq.n	8005a78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a64:	4b13      	ldr	r3, [pc, #76]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4910      	ldr	r1, [pc, #64]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a78:	f000 f824 	bl	8005ac4 <HAL_RCC_GetSysClockFreq>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	; (8005ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	091b      	lsrs	r3, r3, #4
 8005a84:	f003 030f 	and.w	r3, r3, #15
 8005a88:	490b      	ldr	r1, [pc, #44]	; (8005ab8 <HAL_RCC_ClockConfig+0x1f4>)
 8005a8a:	5ccb      	ldrb	r3, [r1, r3]
 8005a8c:	f003 031f 	and.w	r3, r3, #31
 8005a90:	fa22 f303 	lsr.w	r3, r2, r3
 8005a94:	4a09      	ldr	r2, [pc, #36]	; (8005abc <HAL_RCC_ClockConfig+0x1f8>)
 8005a96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a98:	4b09      	ldr	r3, [pc, #36]	; (8005ac0 <HAL_RCC_ClockConfig+0x1fc>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f7fd fc15 	bl	80032cc <HAL_InitTick>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	72fb      	strb	r3, [r7, #11]

  return status;
 8005aa6:	7afb      	ldrb	r3, [r7, #11]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	40022000 	.word	0x40022000
 8005ab4:	40021000 	.word	0x40021000
 8005ab8:	08018fe0 	.word	0x08018fe0
 8005abc:	200000ac 	.word	0x200000ac
 8005ac0:	200000b0 	.word	0x200000b0

08005ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b089      	sub	sp, #36	; 0x24
 8005ac8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005aca:	2300      	movs	r3, #0
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ad2:	4b3e      	ldr	r3, [pc, #248]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 030c 	and.w	r3, r3, #12
 8005ada:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005adc:	4b3b      	ldr	r3, [pc, #236]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f003 0303 	and.w	r3, r3, #3
 8005ae4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d005      	beq.n	8005af8 <HAL_RCC_GetSysClockFreq+0x34>
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	2b0c      	cmp	r3, #12
 8005af0:	d121      	bne.n	8005b36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d11e      	bne.n	8005b36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005af8:	4b34      	ldr	r3, [pc, #208]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0308 	and.w	r3, r3, #8
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d107      	bne.n	8005b14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005b04:	4b31      	ldr	r3, [pc, #196]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	f003 030f 	and.w	r3, r3, #15
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	e005      	b.n	8005b20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005b14:	4b2d      	ldr	r3, [pc, #180]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	091b      	lsrs	r3, r3, #4
 8005b1a:	f003 030f 	and.w	r3, r3, #15
 8005b1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005b20:	4a2b      	ldr	r2, [pc, #172]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10d      	bne.n	8005b4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b34:	e00a      	b.n	8005b4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	2b04      	cmp	r3, #4
 8005b3a:	d102      	bne.n	8005b42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005b3c:	4b25      	ldr	r3, [pc, #148]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	e004      	b.n	8005b4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	2b08      	cmp	r3, #8
 8005b46:	d101      	bne.n	8005b4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b48:	4b23      	ldr	r3, [pc, #140]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	2b0c      	cmp	r3, #12
 8005b50:	d134      	bne.n	8005bbc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b52:	4b1e      	ldr	r3, [pc, #120]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f003 0303 	and.w	r3, r3, #3
 8005b5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d003      	beq.n	8005b6a <HAL_RCC_GetSysClockFreq+0xa6>
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2b03      	cmp	r3, #3
 8005b66:	d003      	beq.n	8005b70 <HAL_RCC_GetSysClockFreq+0xac>
 8005b68:	e005      	b.n	8005b76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005b6a:	4b1a      	ldr	r3, [pc, #104]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b6c:	617b      	str	r3, [r7, #20]
      break;
 8005b6e:	e005      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005b70:	4b19      	ldr	r3, [pc, #100]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b72:	617b      	str	r3, [r7, #20]
      break;
 8005b74:	e002      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	617b      	str	r3, [r7, #20]
      break;
 8005b7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b7c:	4b13      	ldr	r3, [pc, #76]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	091b      	lsrs	r3, r3, #4
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	3301      	adds	r3, #1
 8005b88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b8a:	4b10      	ldr	r3, [pc, #64]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	0a1b      	lsrs	r3, r3, #8
 8005b90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	fb03 f202 	mul.w	r2, r3, r2
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ba2:	4b0a      	ldr	r3, [pc, #40]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x108>)
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	0e5b      	lsrs	r3, r3, #25
 8005ba8:	f003 0303 	and.w	r3, r3, #3
 8005bac:	3301      	adds	r3, #1
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005bbc:	69bb      	ldr	r3, [r7, #24]
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3724      	adds	r7, #36	; 0x24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	40021000 	.word	0x40021000
 8005bd0:	08018ff8 	.word	0x08018ff8
 8005bd4:	00f42400 	.word	0x00f42400
 8005bd8:	007a1200 	.word	0x007a1200

08005bdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005be0:	4b03      	ldr	r3, [pc, #12]	; (8005bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005be2:	681b      	ldr	r3, [r3, #0]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	200000ac 	.word	0x200000ac

08005bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005bf8:	f7ff fff0 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	0a1b      	lsrs	r3, r3, #8
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	4904      	ldr	r1, [pc, #16]	; (8005c1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c0a:	5ccb      	ldrb	r3, [r1, r3]
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	08018ff0 	.word	0x08018ff0

08005c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005c24:	f7ff ffda 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	0adb      	lsrs	r3, r3, #11
 8005c30:	f003 0307 	and.w	r3, r3, #7
 8005c34:	4904      	ldr	r1, [pc, #16]	; (8005c48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c36:	5ccb      	ldrb	r3, [r1, r3]
 8005c38:	f003 031f 	and.w	r3, r3, #31
 8005c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	40021000 	.word	0x40021000
 8005c48:	08018ff0 	.word	0x08018ff0

08005c4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005c54:	2300      	movs	r3, #0
 8005c56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005c58:	4b2a      	ldr	r3, [pc, #168]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005c64:	f7ff f922 	bl	8004eac <HAL_PWREx_GetVoltageRange>
 8005c68:	6178      	str	r0, [r7, #20]
 8005c6a:	e014      	b.n	8005c96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c6c:	4b25      	ldr	r3, [pc, #148]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c70:	4a24      	ldr	r2, [pc, #144]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c76:	6593      	str	r3, [r2, #88]	; 0x58
 8005c78:	4b22      	ldr	r3, [pc, #136]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c80:	60fb      	str	r3, [r7, #12]
 8005c82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005c84:	f7ff f912 	bl	8004eac <HAL_PWREx_GetVoltageRange>
 8005c88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005c8a:	4b1e      	ldr	r3, [pc, #120]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8e:	4a1d      	ldr	r2, [pc, #116]	; (8005d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c94:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c9c:	d10b      	bne.n	8005cb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b80      	cmp	r3, #128	; 0x80
 8005ca2:	d919      	bls.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2ba0      	cmp	r3, #160	; 0xa0
 8005ca8:	d902      	bls.n	8005cb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005caa:	2302      	movs	r3, #2
 8005cac:	613b      	str	r3, [r7, #16]
 8005cae:	e013      	b.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	613b      	str	r3, [r7, #16]
 8005cb4:	e010      	b.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2b80      	cmp	r3, #128	; 0x80
 8005cba:	d902      	bls.n	8005cc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	613b      	str	r3, [r7, #16]
 8005cc0:	e00a      	b.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2b80      	cmp	r3, #128	; 0x80
 8005cc6:	d102      	bne.n	8005cce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005cc8:	2302      	movs	r3, #2
 8005cca:	613b      	str	r3, [r7, #16]
 8005ccc:	e004      	b.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b70      	cmp	r3, #112	; 0x70
 8005cd2:	d101      	bne.n	8005cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005cd8:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f023 0207 	bic.w	r2, r3, #7
 8005ce0:	4909      	ldr	r1, [pc, #36]	; (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005ce8:	4b07      	ldr	r3, [pc, #28]	; (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d001      	beq.n	8005cfa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e000      	b.n	8005cfc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40021000 	.word	0x40021000
 8005d08:	40022000 	.word	0x40022000

08005d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d14:	2300      	movs	r3, #0
 8005d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d18:	2300      	movs	r3, #0
 8005d1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d041      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d30:	d02a      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005d32:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d36:	d824      	bhi.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d38:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d3c:	d008      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005d3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d42:	d81e      	bhi.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00a      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005d48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d4c:	d010      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005d4e:	e018      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d50:	4b86      	ldr	r3, [pc, #536]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	4a85      	ldr	r2, [pc, #532]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d5a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d5c:	e015      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	3304      	adds	r3, #4
 8005d62:	2100      	movs	r1, #0
 8005d64:	4618      	mov	r0, r3
 8005d66:	f000 facb 	bl	8006300 <RCCEx_PLLSAI1_Config>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d6e:	e00c      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	3320      	adds	r3, #32
 8005d74:	2100      	movs	r1, #0
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fbb6 	bl	80064e8 <RCCEx_PLLSAI2_Config>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d80:	e003      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	74fb      	strb	r3, [r7, #19]
      break;
 8005d86:	e000      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005d88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d8a:	7cfb      	ldrb	r3, [r7, #19]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10b      	bne.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d90:	4b76      	ldr	r3, [pc, #472]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d9e:	4973      	ldr	r1, [pc, #460]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005da6:	e001      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da8:	7cfb      	ldrb	r3, [r7, #19]
 8005daa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d041      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005dbc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005dc0:	d02a      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005dc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005dc6:	d824      	bhi.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005dc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005dcc:	d008      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005dce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005dd2:	d81e      	bhi.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00a      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ddc:	d010      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005dde:	e018      	b.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005de0:	4b62      	ldr	r3, [pc, #392]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	4a61      	ldr	r2, [pc, #388]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005de6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005dec:	e015      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	3304      	adds	r3, #4
 8005df2:	2100      	movs	r1, #0
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 fa83 	bl	8006300 <RCCEx_PLLSAI1_Config>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005dfe:	e00c      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3320      	adds	r3, #32
 8005e04:	2100      	movs	r1, #0
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fb6e 	bl	80064e8 <RCCEx_PLLSAI2_Config>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e10:	e003      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	74fb      	strb	r3, [r7, #19]
      break;
 8005e16:	e000      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005e18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e1a:	7cfb      	ldrb	r3, [r7, #19]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10b      	bne.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e20:	4b52      	ldr	r3, [pc, #328]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e2e:	494f      	ldr	r1, [pc, #316]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e30:	4313      	orrs	r3, r2
 8005e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005e36:	e001      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e38:	7cfb      	ldrb	r3, [r7, #19]
 8005e3a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80a0 	beq.w	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e4e:	4b47      	ldr	r3, [pc, #284]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e000      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005e5e:	2300      	movs	r3, #0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00d      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e64:	4b41      	ldr	r3, [pc, #260]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e68:	4a40      	ldr	r2, [pc, #256]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e6e:	6593      	str	r3, [r2, #88]	; 0x58
 8005e70:	4b3e      	ldr	r3, [pc, #248]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e78:	60bb      	str	r3, [r7, #8]
 8005e7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e80:	4b3b      	ldr	r3, [pc, #236]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a3a      	ldr	r2, [pc, #232]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e8c:	f7fd fa6e 	bl	800336c <HAL_GetTick>
 8005e90:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005e92:	e009      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e94:	f7fd fa6a 	bl	800336c <HAL_GetTick>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	1ad3      	subs	r3, r2, r3
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d902      	bls.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	74fb      	strb	r3, [r7, #19]
        break;
 8005ea6:	e005      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ea8:	4b31      	ldr	r3, [pc, #196]	; (8005f70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d0ef      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005eb4:	7cfb      	ldrb	r3, [r7, #19]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d15c      	bne.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005eba:	4b2c      	ldr	r3, [pc, #176]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ec4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d01f      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d019      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ed8:	4b24      	ldr	r3, [pc, #144]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ee2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ee4:	4b21      	ldr	r3, [pc, #132]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eea:	4a20      	ldr	r2, [pc, #128]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ef4:	4b1d      	ldr	r3, [pc, #116]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005efa:	4a1c      	ldr	r2, [pc, #112]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f04:	4a19      	ldr	r2, [pc, #100]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d016      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f16:	f7fd fa29 	bl	800336c <HAL_GetTick>
 8005f1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f1c:	e00b      	b.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f1e:	f7fd fa25 	bl	800336c <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d902      	bls.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	74fb      	strb	r3, [r7, #19]
            break;
 8005f34:	e006      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f36:	4b0d      	ldr	r3, [pc, #52]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0ec      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005f44:	7cfb      	ldrb	r3, [r7, #19]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10c      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f4a:	4b08      	ldr	r3, [pc, #32]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f5a:	4904      	ldr	r1, [pc, #16]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005f62:	e009      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f64:	7cfb      	ldrb	r3, [r7, #19]
 8005f66:	74bb      	strb	r3, [r7, #18]
 8005f68:	e006      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005f6a:	bf00      	nop
 8005f6c:	40021000 	.word	0x40021000
 8005f70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f74:	7cfb      	ldrb	r3, [r7, #19]
 8005f76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f78:	7c7b      	ldrb	r3, [r7, #17]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d105      	bne.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f7e:	4b9e      	ldr	r3, [pc, #632]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f82:	4a9d      	ldr	r2, [pc, #628]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f96:	4b98      	ldr	r3, [pc, #608]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f9c:	f023 0203 	bic.w	r2, r3, #3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa4:	4994      	ldr	r1, [pc, #592]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fb8:	4b8f      	ldr	r3, [pc, #572]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbe:	f023 020c 	bic.w	r2, r3, #12
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fc6:	498c      	ldr	r1, [pc, #560]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0304 	and.w	r3, r3, #4
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fda:	4b87      	ldr	r3, [pc, #540]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe8:	4983      	ldr	r1, [pc, #524]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0308 	and.w	r3, r3, #8
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ffc:	4b7e      	ldr	r3, [pc, #504]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006002:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800600a:	497b      	ldr	r1, [pc, #492]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800600c:	4313      	orrs	r3, r2
 800600e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0310 	and.w	r3, r3, #16
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800601e:	4b76      	ldr	r3, [pc, #472]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006024:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800602c:	4972      	ldr	r1, [pc, #456]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006040:	4b6d      	ldr	r3, [pc, #436]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006046:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800604e:	496a      	ldr	r1, [pc, #424]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006050:	4313      	orrs	r3, r2
 8006052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006062:	4b65      	ldr	r3, [pc, #404]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006068:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006070:	4961      	ldr	r1, [pc, #388]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006084:	4b5c      	ldr	r3, [pc, #368]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800608a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006092:	4959      	ldr	r1, [pc, #356]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060a6:	4b54      	ldr	r3, [pc, #336]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060b4:	4950      	ldr	r1, [pc, #320]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00a      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060c8:	4b4b      	ldr	r3, [pc, #300]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d6:	4948      	ldr	r1, [pc, #288]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060ea:	4b43      	ldr	r3, [pc, #268]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060f8:	493f      	ldr	r1, [pc, #252]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d028      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800610c:	4b3a      	ldr	r3, [pc, #232]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006112:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800611a:	4937      	ldr	r1, [pc, #220]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800611c:	4313      	orrs	r3, r2
 800611e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800612a:	d106      	bne.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800612c:	4b32      	ldr	r3, [pc, #200]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4a31      	ldr	r2, [pc, #196]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006136:	60d3      	str	r3, [r2, #12]
 8006138:	e011      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800613e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006142:	d10c      	bne.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	3304      	adds	r3, #4
 8006148:	2101      	movs	r1, #1
 800614a:	4618      	mov	r0, r3
 800614c:	f000 f8d8 	bl	8006300 <RCCEx_PLLSAI1_Config>
 8006150:	4603      	mov	r3, r0
 8006152:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006154:	7cfb      	ldrb	r3, [r7, #19]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800615a:	7cfb      	ldrb	r3, [r7, #19]
 800615c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d028      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800616a:	4b23      	ldr	r3, [pc, #140]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800616c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006170:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006178:	491f      	ldr	r1, [pc, #124]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800617a:	4313      	orrs	r3, r2
 800617c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006184:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006188:	d106      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800618a:	4b1b      	ldr	r3, [pc, #108]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	4a1a      	ldr	r2, [pc, #104]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006194:	60d3      	str	r3, [r2, #12]
 8006196:	e011      	b.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061a0:	d10c      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	3304      	adds	r3, #4
 80061a6:	2101      	movs	r1, #1
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 f8a9 	bl	8006300 <RCCEx_PLLSAI1_Config>
 80061ae:	4603      	mov	r3, r0
 80061b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061b2:	7cfb      	ldrb	r3, [r7, #19]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80061b8:	7cfb      	ldrb	r3, [r7, #19]
 80061ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d02b      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061c8:	4b0b      	ldr	r3, [pc, #44]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061d6:	4908      	ldr	r1, [pc, #32]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061e6:	d109      	bne.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061e8:	4b03      	ldr	r3, [pc, #12]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	4a02      	ldr	r2, [pc, #8]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061f2:	60d3      	str	r3, [r2, #12]
 80061f4:	e014      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80061f6:	bf00      	nop
 80061f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006200:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006204:	d10c      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	3304      	adds	r3, #4
 800620a:	2101      	movs	r1, #1
 800620c:	4618      	mov	r0, r3
 800620e:	f000 f877 	bl	8006300 <RCCEx_PLLSAI1_Config>
 8006212:	4603      	mov	r3, r0
 8006214:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006216:	7cfb      	ldrb	r3, [r7, #19]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800621c:	7cfb      	ldrb	r3, [r7, #19]
 800621e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d02f      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800622c:	4b2b      	ldr	r3, [pc, #172]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800622e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006232:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800623a:	4928      	ldr	r1, [pc, #160]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800623c:	4313      	orrs	r3, r2
 800623e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006246:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800624a:	d10d      	bne.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3304      	adds	r3, #4
 8006250:	2102      	movs	r1, #2
 8006252:	4618      	mov	r0, r3
 8006254:	f000 f854 	bl	8006300 <RCCEx_PLLSAI1_Config>
 8006258:	4603      	mov	r3, r0
 800625a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800625c:	7cfb      	ldrb	r3, [r7, #19]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d014      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006262:	7cfb      	ldrb	r3, [r7, #19]
 8006264:	74bb      	strb	r3, [r7, #18]
 8006266:	e011      	b.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800626c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006270:	d10c      	bne.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	3320      	adds	r3, #32
 8006276:	2102      	movs	r1, #2
 8006278:	4618      	mov	r0, r3
 800627a:	f000 f935 	bl	80064e8 <RCCEx_PLLSAI2_Config>
 800627e:	4603      	mov	r3, r0
 8006280:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006282:	7cfb      	ldrb	r3, [r7, #19]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006288:	7cfb      	ldrb	r3, [r7, #19]
 800628a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00a      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006298:	4b10      	ldr	r3, [pc, #64]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800629a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062a6:	490d      	ldr	r1, [pc, #52]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00b      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80062ba:	4b08      	ldr	r3, [pc, #32]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062ca:	4904      	ldr	r1, [pc, #16]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80062d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40021000 	.word	0x40021000

080062e0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80062e4:	4b05      	ldr	r3, [pc, #20]	; (80062fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a04      	ldr	r2, [pc, #16]	; (80062fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80062ea:	f043 0304 	orr.w	r3, r3, #4
 80062ee:	6013      	str	r3, [r2, #0]
}
 80062f0:	bf00      	nop
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40021000 	.word	0x40021000

08006300 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800630e:	4b75      	ldr	r3, [pc, #468]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d018      	beq.n	800634c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800631a:	4b72      	ldr	r3, [pc, #456]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f003 0203 	and.w	r2, r3, #3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	429a      	cmp	r2, r3
 8006328:	d10d      	bne.n	8006346 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
       ||
 800632e:	2b00      	cmp	r3, #0
 8006330:	d009      	beq.n	8006346 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006332:	4b6c      	ldr	r3, [pc, #432]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	091b      	lsrs	r3, r3, #4
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
       ||
 8006342:	429a      	cmp	r2, r3
 8006344:	d047      	beq.n	80063d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	73fb      	strb	r3, [r7, #15]
 800634a:	e044      	b.n	80063d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b03      	cmp	r3, #3
 8006352:	d018      	beq.n	8006386 <RCCEx_PLLSAI1_Config+0x86>
 8006354:	2b03      	cmp	r3, #3
 8006356:	d825      	bhi.n	80063a4 <RCCEx_PLLSAI1_Config+0xa4>
 8006358:	2b01      	cmp	r3, #1
 800635a:	d002      	beq.n	8006362 <RCCEx_PLLSAI1_Config+0x62>
 800635c:	2b02      	cmp	r3, #2
 800635e:	d009      	beq.n	8006374 <RCCEx_PLLSAI1_Config+0x74>
 8006360:	e020      	b.n	80063a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006362:	4b60      	ldr	r3, [pc, #384]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d11d      	bne.n	80063aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006372:	e01a      	b.n	80063aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006374:	4b5b      	ldr	r3, [pc, #364]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800637c:	2b00      	cmp	r3, #0
 800637e:	d116      	bne.n	80063ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006384:	e013      	b.n	80063ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006386:	4b57      	ldr	r3, [pc, #348]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10f      	bne.n	80063b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006392:	4b54      	ldr	r3, [pc, #336]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d109      	bne.n	80063b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80063a2:	e006      	b.n	80063b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	73fb      	strb	r3, [r7, #15]
      break;
 80063a8:	e004      	b.n	80063b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063aa:	bf00      	nop
 80063ac:	e002      	b.n	80063b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10d      	bne.n	80063d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80063ba:	4b4a      	ldr	r3, [pc, #296]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6819      	ldr	r1, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	011b      	lsls	r3, r3, #4
 80063ce:	430b      	orrs	r3, r1
 80063d0:	4944      	ldr	r1, [pc, #272]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d17d      	bne.n	80064d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80063dc:	4b41      	ldr	r3, [pc, #260]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a40      	ldr	r2, [pc, #256]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80063e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063e8:	f7fc ffc0 	bl	800336c <HAL_GetTick>
 80063ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063ee:	e009      	b.n	8006404 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063f0:	f7fc ffbc 	bl	800336c <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d902      	bls.n	8006404 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	73fb      	strb	r3, [r7, #15]
        break;
 8006402:	e005      	b.n	8006410 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006404:	4b37      	ldr	r3, [pc, #220]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1ef      	bne.n	80063f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006410:	7bfb      	ldrb	r3, [r7, #15]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d160      	bne.n	80064d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d111      	bne.n	8006440 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800641c:	4b31      	ldr	r3, [pc, #196]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6892      	ldr	r2, [r2, #8]
 800642c:	0211      	lsls	r1, r2, #8
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	68d2      	ldr	r2, [r2, #12]
 8006432:	0912      	lsrs	r2, r2, #4
 8006434:	0452      	lsls	r2, r2, #17
 8006436:	430a      	orrs	r2, r1
 8006438:	492a      	ldr	r1, [pc, #168]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800643a:	4313      	orrs	r3, r2
 800643c:	610b      	str	r3, [r1, #16]
 800643e:	e027      	b.n	8006490 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d112      	bne.n	800646c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006446:	4b27      	ldr	r3, [pc, #156]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800644e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6892      	ldr	r2, [r2, #8]
 8006456:	0211      	lsls	r1, r2, #8
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6912      	ldr	r2, [r2, #16]
 800645c:	0852      	lsrs	r2, r2, #1
 800645e:	3a01      	subs	r2, #1
 8006460:	0552      	lsls	r2, r2, #21
 8006462:	430a      	orrs	r2, r1
 8006464:	491f      	ldr	r1, [pc, #124]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006466:	4313      	orrs	r3, r2
 8006468:	610b      	str	r3, [r1, #16]
 800646a:	e011      	b.n	8006490 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800646c:	4b1d      	ldr	r3, [pc, #116]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006474:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	6892      	ldr	r2, [r2, #8]
 800647c:	0211      	lsls	r1, r2, #8
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	6952      	ldr	r2, [r2, #20]
 8006482:	0852      	lsrs	r2, r2, #1
 8006484:	3a01      	subs	r2, #1
 8006486:	0652      	lsls	r2, r2, #25
 8006488:	430a      	orrs	r2, r1
 800648a:	4916      	ldr	r1, [pc, #88]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800648c:	4313      	orrs	r3, r2
 800648e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006490:	4b14      	ldr	r3, [pc, #80]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a13      	ldr	r2, [pc, #76]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006496:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800649a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800649c:	f7fc ff66 	bl	800336c <HAL_GetTick>
 80064a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064a2:	e009      	b.n	80064b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064a4:	f7fc ff62 	bl	800336c <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d902      	bls.n	80064b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	73fb      	strb	r3, [r7, #15]
          break;
 80064b6:	e005      	b.n	80064c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064b8:	4b0a      	ldr	r3, [pc, #40]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d0ef      	beq.n	80064a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d106      	bne.n	80064d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80064ca:	4b06      	ldr	r3, [pc, #24]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064cc:	691a      	ldr	r2, [r3, #16]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	4904      	ldr	r1, [pc, #16]	; (80064e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	40021000 	.word	0x40021000

080064e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064f6:	4b6a      	ldr	r3, [pc, #424]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d018      	beq.n	8006534 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006502:	4b67      	ldr	r3, [pc, #412]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	f003 0203 	and.w	r2, r3, #3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d10d      	bne.n	800652e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
       ||
 8006516:	2b00      	cmp	r3, #0
 8006518:	d009      	beq.n	800652e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800651a:	4b61      	ldr	r3, [pc, #388]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	091b      	lsrs	r3, r3, #4
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	1c5a      	adds	r2, r3, #1
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
       ||
 800652a:	429a      	cmp	r2, r3
 800652c:	d047      	beq.n	80065be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	73fb      	strb	r3, [r7, #15]
 8006532:	e044      	b.n	80065be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b03      	cmp	r3, #3
 800653a:	d018      	beq.n	800656e <RCCEx_PLLSAI2_Config+0x86>
 800653c:	2b03      	cmp	r3, #3
 800653e:	d825      	bhi.n	800658c <RCCEx_PLLSAI2_Config+0xa4>
 8006540:	2b01      	cmp	r3, #1
 8006542:	d002      	beq.n	800654a <RCCEx_PLLSAI2_Config+0x62>
 8006544:	2b02      	cmp	r3, #2
 8006546:	d009      	beq.n	800655c <RCCEx_PLLSAI2_Config+0x74>
 8006548:	e020      	b.n	800658c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800654a:	4b55      	ldr	r3, [pc, #340]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d11d      	bne.n	8006592 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800655a:	e01a      	b.n	8006592 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800655c:	4b50      	ldr	r3, [pc, #320]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006564:	2b00      	cmp	r3, #0
 8006566:	d116      	bne.n	8006596 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800656c:	e013      	b.n	8006596 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800656e:	4b4c      	ldr	r3, [pc, #304]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10f      	bne.n	800659a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800657a:	4b49      	ldr	r3, [pc, #292]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d109      	bne.n	800659a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800658a:	e006      	b.n	800659a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	73fb      	strb	r3, [r7, #15]
      break;
 8006590:	e004      	b.n	800659c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006592:	bf00      	nop
 8006594:	e002      	b.n	800659c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006596:	bf00      	nop
 8006598:	e000      	b.n	800659c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800659a:	bf00      	nop
    }

    if(status == HAL_OK)
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10d      	bne.n	80065be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065a2:	4b3f      	ldr	r3, [pc, #252]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6819      	ldr	r1, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	430b      	orrs	r3, r1
 80065b8:	4939      	ldr	r1, [pc, #228]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d167      	bne.n	8006694 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80065c4:	4b36      	ldr	r3, [pc, #216]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a35      	ldr	r2, [pc, #212]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065d0:	f7fc fecc 	bl	800336c <HAL_GetTick>
 80065d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80065d6:	e009      	b.n	80065ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80065d8:	f7fc fec8 	bl	800336c <HAL_GetTick>
 80065dc:	4602      	mov	r2, r0
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d902      	bls.n	80065ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	73fb      	strb	r3, [r7, #15]
        break;
 80065ea:	e005      	b.n	80065f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80065ec:	4b2c      	ldr	r3, [pc, #176]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1ef      	bne.n	80065d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d14a      	bne.n	8006694 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d111      	bne.n	8006628 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006604:	4b26      	ldr	r3, [pc, #152]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006606:	695b      	ldr	r3, [r3, #20]
 8006608:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800660c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	6892      	ldr	r2, [r2, #8]
 8006614:	0211      	lsls	r1, r2, #8
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	68d2      	ldr	r2, [r2, #12]
 800661a:	0912      	lsrs	r2, r2, #4
 800661c:	0452      	lsls	r2, r2, #17
 800661e:	430a      	orrs	r2, r1
 8006620:	491f      	ldr	r1, [pc, #124]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006622:	4313      	orrs	r3, r2
 8006624:	614b      	str	r3, [r1, #20]
 8006626:	e011      	b.n	800664c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006628:	4b1d      	ldr	r3, [pc, #116]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006630:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	6892      	ldr	r2, [r2, #8]
 8006638:	0211      	lsls	r1, r2, #8
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6912      	ldr	r2, [r2, #16]
 800663e:	0852      	lsrs	r2, r2, #1
 8006640:	3a01      	subs	r2, #1
 8006642:	0652      	lsls	r2, r2, #25
 8006644:	430a      	orrs	r2, r1
 8006646:	4916      	ldr	r1, [pc, #88]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006648:	4313      	orrs	r3, r2
 800664a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800664c:	4b14      	ldr	r3, [pc, #80]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a13      	ldr	r2, [pc, #76]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006656:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006658:	f7fc fe88 	bl	800336c <HAL_GetTick>
 800665c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800665e:	e009      	b.n	8006674 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006660:	f7fc fe84 	bl	800336c <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	2b02      	cmp	r3, #2
 800666c:	d902      	bls.n	8006674 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	73fb      	strb	r3, [r7, #15]
          break;
 8006672:	e005      	b.n	8006680 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006674:	4b0a      	ldr	r3, [pc, #40]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d0ef      	beq.n	8006660 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006680:	7bfb      	ldrb	r3, [r7, #15]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d106      	bne.n	8006694 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006686:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	4904      	ldr	r1, [pc, #16]	; (80066a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006690:	4313      	orrs	r3, r2
 8006692:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006694:	7bfb      	ldrb	r3, [r7, #15]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	40021000 	.word	0x40021000

080066a4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d079      	beq.n	80067aa <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d106      	bne.n	80066d0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7fc faba 	bl	8002c44 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	f003 0310 	and.w	r3, r3, #16
 80066e2:	2b10      	cmp	r3, #16
 80066e4:	d058      	beq.n	8006798 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	22ca      	movs	r2, #202	; 0xca
 80066ec:	625a      	str	r2, [r3, #36]	; 0x24
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2253      	movs	r2, #83	; 0x53
 80066f4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 f9a4 	bl	8006a44 <RTC_EnterInitMode>
 80066fc:	4603      	mov	r3, r0
 80066fe:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d127      	bne.n	8006756 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006714:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006718:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	6899      	ldr	r1, [r3, #8]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	431a      	orrs	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	431a      	orrs	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	68d2      	ldr	r2, [r2, #12]
 8006740:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6919      	ldr	r1, [r3, #16]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	041a      	lsls	r2, r3, #16
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f9a8 	bl	8006aac <RTC_ExitInitMode>
 800675c:	4603      	mov	r3, r0
 800675e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006760:	7bfb      	ldrb	r3, [r7, #15]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d113      	bne.n	800678e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f022 0203 	bic.w	r2, r2, #3
 8006774:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	69da      	ldr	r2, [r3, #28]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	695b      	ldr	r3, [r3, #20]
 8006784:	431a      	orrs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	22ff      	movs	r2, #255	; 0xff
 8006794:	625a      	str	r2, [r3, #36]	; 0x24
 8006796:	e001      	b.n	800679c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800679c:	7bfb      	ldrb	r3, [r7, #15]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d103      	bne.n	80067aa <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80067b4:	b590      	push	{r4, r7, lr}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d101      	bne.n	80067ce <HAL_RTC_SetTime+0x1a>
 80067ca:	2302      	movs	r3, #2
 80067cc:	e08b      	b.n	80068e6 <HAL_RTC_SetTime+0x132>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2202      	movs	r2, #2
 80067da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	22ca      	movs	r2, #202	; 0xca
 80067e4:	625a      	str	r2, [r3, #36]	; 0x24
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2253      	movs	r2, #83	; 0x53
 80067ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f928 	bl	8006a44 <RTC_EnterInitMode>
 80067f4:	4603      	mov	r3, r0
 80067f6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80067f8:	7cfb      	ldrb	r3, [r7, #19]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d163      	bne.n	80068c6 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d126      	bne.n	8006852 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800680e:	2b00      	cmp	r3, #0
 8006810:	d102      	bne.n	8006818 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	2200      	movs	r2, #0
 8006816:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	4618      	mov	r0, r3
 800681e:	f000 f983 	bl	8006b28 <RTC_ByteToBcd2>
 8006822:	4603      	mov	r3, r0
 8006824:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	785b      	ldrb	r3, [r3, #1]
 800682a:	4618      	mov	r0, r3
 800682c:	f000 f97c 	bl	8006b28 <RTC_ByteToBcd2>
 8006830:	4603      	mov	r3, r0
 8006832:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006834:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	789b      	ldrb	r3, [r3, #2]
 800683a:	4618      	mov	r0, r3
 800683c:	f000 f974 	bl	8006b28 <RTC_ByteToBcd2>
 8006840:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006842:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	78db      	ldrb	r3, [r3, #3]
 800684a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]
 8006850:	e018      	b.n	8006884 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800685c:	2b00      	cmp	r3, #0
 800685e:	d102      	bne.n	8006866 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	2200      	movs	r2, #0
 8006864:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	785b      	ldrb	r3, [r3, #1]
 8006870:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006872:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006878:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	78db      	ldrb	r3, [r3, #3]
 800687e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800688e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006892:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689a      	ldr	r2, [r3, #8]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80068a2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6899      	ldr	r1, [r3, #8]
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	68da      	ldr	r2, [r3, #12]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	431a      	orrs	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	430a      	orrs	r2, r1
 80068ba:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 f8f5 	bl	8006aac <RTC_ExitInitMode>
 80068c2:	4603      	mov	r3, r0
 80068c4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	22ff      	movs	r2, #255	; 0xff
 80068cc:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80068ce:	7cfb      	ldrb	r3, [r7, #19]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d103      	bne.n	80068dc <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80068e4:	7cfb      	ldrb	r3, [r7, #19]
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd90      	pop	{r4, r7, pc}

080068ee <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80068ee:	b590      	push	{r4, r7, lr}
 80068f0:	b087      	sub	sp, #28
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	60f8      	str	r0, [r7, #12]
 80068f6:	60b9      	str	r1, [r7, #8]
 80068f8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d101      	bne.n	8006908 <HAL_RTC_SetDate+0x1a>
 8006904:	2302      	movs	r3, #2
 8006906:	e075      	b.n	80069f4 <HAL_RTC_SetDate+0x106>
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10e      	bne.n	800693c <HAL_RTC_SetDate+0x4e>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	785b      	ldrb	r3, [r3, #1]
 8006922:	f003 0310 	and.w	r3, r3, #16
 8006926:	2b00      	cmp	r3, #0
 8006928:	d008      	beq.n	800693c <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	785b      	ldrb	r3, [r3, #1]
 800692e:	f023 0310 	bic.w	r3, r3, #16
 8006932:	b2db      	uxtb	r3, r3
 8006934:	330a      	adds	r3, #10
 8006936:	b2da      	uxtb	r2, r3
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d11c      	bne.n	800697c <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	78db      	ldrb	r3, [r3, #3]
 8006946:	4618      	mov	r0, r3
 8006948:	f000 f8ee 	bl	8006b28 <RTC_ByteToBcd2>
 800694c:	4603      	mov	r3, r0
 800694e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	785b      	ldrb	r3, [r3, #1]
 8006954:	4618      	mov	r0, r3
 8006956:	f000 f8e7 	bl	8006b28 <RTC_ByteToBcd2>
 800695a:	4603      	mov	r3, r0
 800695c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800695e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	789b      	ldrb	r3, [r3, #2]
 8006964:	4618      	mov	r0, r3
 8006966:	f000 f8df 	bl	8006b28 <RTC_ByteToBcd2>
 800696a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800696c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]
 800697a:	e00e      	b.n	800699a <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	78db      	ldrb	r3, [r3, #3]
 8006980:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	785b      	ldrb	r3, [r3, #1]
 8006986:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006988:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800698e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006996:	4313      	orrs	r3, r2
 8006998:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	22ca      	movs	r2, #202	; 0xca
 80069a0:	625a      	str	r2, [r3, #36]	; 0x24
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2253      	movs	r2, #83	; 0x53
 80069a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 f84a 	bl	8006a44 <RTC_EnterInitMode>
 80069b0:	4603      	mov	r3, r0
 80069b2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80069b4:	7cfb      	ldrb	r3, [r7, #19]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10c      	bne.n	80069d4 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80069c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80069c8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f000 f86e 	bl	8006aac <RTC_ExitInitMode>
 80069d0:	4603      	mov	r3, r0
 80069d2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	22ff      	movs	r2, #255	; 0xff
 80069da:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80069dc:	7cfb      	ldrb	r3, [r7, #19]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d103      	bne.n	80069ea <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80069f2:	7cfb      	ldrb	r3, [r7, #19]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	371c      	adds	r7, #28
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd90      	pop	{r4, r7, pc}

080069fc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a0d      	ldr	r2, [pc, #52]	; (8006a40 <HAL_RTC_WaitForSynchro+0x44>)
 8006a0a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006a0c:	f7fc fcae 	bl	800336c <HAL_GetTick>
 8006a10:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a12:	e009      	b.n	8006a28 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006a14:	f7fc fcaa 	bl	800336c <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a22:	d901      	bls.n	8006a28 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e007      	b.n	8006a38 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f003 0320 	and.w	r3, r3, #32
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0ee      	beq.n	8006a14 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	0003ff5f 	.word	0x0003ff5f

08006a44 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d120      	bne.n	8006aa0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f04f 32ff 	mov.w	r2, #4294967295
 8006a66:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006a68:	f7fc fc80 	bl	800336c <HAL_GetTick>
 8006a6c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006a6e:	e00d      	b.n	8006a8c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006a70:	f7fc fc7c 	bl	800336c <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a7e:	d905      	bls.n	8006a8c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2203      	movs	r2, #3
 8006a88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d102      	bne.n	8006aa0 <RTC_EnterInitMode+0x5c>
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	2b03      	cmp	r3, #3
 8006a9e:	d1e7      	bne.n	8006a70 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
	...

08006aac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006ab8:	4b1a      	ldr	r3, [pc, #104]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	4a19      	ldr	r2, [pc, #100]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006abe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ac2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006ac4:	4b17      	ldr	r3, [pc, #92]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f003 0320 	and.w	r3, r3, #32
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10c      	bne.n	8006aea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f7ff ff93 	bl	80069fc <HAL_RTC_WaitForSynchro>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d01e      	beq.n	8006b1a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2203      	movs	r2, #3
 8006ae0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	73fb      	strb	r3, [r7, #15]
 8006ae8:	e017      	b.n	8006b1a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006aea:	4b0e      	ldr	r3, [pc, #56]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	4a0d      	ldr	r2, [pc, #52]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006af0:	f023 0320 	bic.w	r3, r3, #32
 8006af4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff ff80 	bl	80069fc <HAL_RTC_WaitForSynchro>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2203      	movs	r2, #3
 8006b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006b0e:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	4a04      	ldr	r2, [pc, #16]	; (8006b24 <RTC_ExitInitMode+0x78>)
 8006b14:	f043 0320 	orr.w	r3, r3, #32
 8006b18:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40002800 	.word	0x40002800

08006b28 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	4603      	mov	r3, r0
 8006b30:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8006b36:	79fb      	ldrb	r3, [r7, #7]
 8006b38:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8006b3a:	e005      	b.n	8006b48 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8006b42:	7afb      	ldrb	r3, [r7, #11]
 8006b44:	3b0a      	subs	r3, #10
 8006b46:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8006b48:	7afb      	ldrb	r3, [r7, #11]
 8006b4a:	2b09      	cmp	r3, #9
 8006b4c:	d8f6      	bhi.n	8006b3c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	b2da      	uxtb	r2, r3
 8006b56:	7afb      	ldrb	r3, [r7, #11]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	b2db      	uxtb	r3, r3
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d101      	bne.n	8006b7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e095      	b.n	8006ca6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d108      	bne.n	8006b94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b8a:	d009      	beq.n	8006ba0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	61da      	str	r2, [r3, #28]
 8006b92:	e005      	b.n	8006ba0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7fc f874 	bl	8002ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bd6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006be0:	d902      	bls.n	8006be8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	e002      	b.n	8006bee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006bf6:	d007      	beq.n	8006c08 <HAL_SPI_Init+0xa0>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c00:	d002      	beq.n	8006c08 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	431a      	orrs	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c36:	431a      	orrs	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c40:	431a      	orrs	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c4a:	ea42 0103 	orr.w	r1, r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c52:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	0c1b      	lsrs	r3, r3, #16
 8006c64:	f003 0204 	and.w	r2, r3, #4
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6c:	f003 0310 	and.w	r3, r3, #16
 8006c70:	431a      	orrs	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c76:	f003 0308 	and.w	r3, r3, #8
 8006c7a:	431a      	orrs	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006c84:	ea42 0103 	orr.w	r1, r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b082      	sub	sp, #8
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e01a      	b.n	8006cf6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cd6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f7fc f831 	bl	8002d40 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b088      	sub	sp, #32
 8006d02:	af02      	add	r7, sp, #8
 8006d04:	60f8      	str	r0, [r7, #12]
 8006d06:	60b9      	str	r1, [r7, #8]
 8006d08:	603b      	str	r3, [r7, #0]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d002      	beq.n	8006d24 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006d1e:	2302      	movs	r3, #2
 8006d20:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d22:	e11a      	b.n	8006f5a <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2c:	d112      	bne.n	8006d54 <HAL_SPI_Receive+0x56>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10e      	bne.n	8006d54 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2204      	movs	r2, #4
 8006d3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006d3e:	88fa      	ldrh	r2, [r7, #6]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	4613      	mov	r3, r2
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 f90e 	bl	8006f6c <HAL_SPI_TransmitReceive>
 8006d50:	4603      	mov	r3, r0
 8006d52:	e107      	b.n	8006f64 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_SPI_Receive+0x64>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e100      	b.n	8006f64 <HAL_SPI_Receive+0x266>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d6a:	f7fc faff 	bl	800336c <HAL_GetTick>
 8006d6e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <HAL_SPI_Receive+0x7e>
 8006d76:	88fb      	ldrh	r3, [r7, #6]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d102      	bne.n	8006d82 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d80:	e0eb      	b.n	8006f5a <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2204      	movs	r2, #4
 8006d86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	88fa      	ldrh	r2, [r7, #6]
 8006d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	88fa      	ldrh	r2, [r7, #6]
 8006da2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2200      	movs	r2, #0
 8006db0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2200      	movs	r2, #0
 8006db6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006dcc:	d908      	bls.n	8006de0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006ddc:	605a      	str	r2, [r3, #4]
 8006dde:	e007      	b.n	8006df0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006dee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006df8:	d10f      	bne.n	8006e1a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006e18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e24:	2b40      	cmp	r3, #64	; 0x40
 8006e26:	d007      	beq.n	8006e38 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006e40:	d86f      	bhi.n	8006f22 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006e42:	e034      	b.n	8006eae <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d117      	bne.n	8006e82 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f103 020c 	add.w	r2, r3, #12
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	7812      	ldrb	r2, [r2, #0]
 8006e60:	b2d2      	uxtb	r2, r2
 8006e62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	3b01      	subs	r3, #1
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006e80:	e015      	b.n	8006eae <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e82:	f7fc fa73 	bl	800336c <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	683a      	ldr	r2, [r7, #0]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d803      	bhi.n	8006e9a <HAL_SPI_Receive+0x19c>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e98:	d102      	bne.n	8006ea0 <HAL_SPI_Receive+0x1a2>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d106      	bne.n	8006eae <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006eac:	e055      	b.n	8006f5a <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1c4      	bne.n	8006e44 <HAL_SPI_Receive+0x146>
 8006eba:	e038      	b.n	8006f2e <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d115      	bne.n	8006ef6 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68da      	ldr	r2, [r3, #12]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed4:	b292      	uxth	r2, r2
 8006ed6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006edc:	1c9a      	adds	r2, r3, #2
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	3b01      	subs	r3, #1
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006ef4:	e015      	b.n	8006f22 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ef6:	f7fc fa39 	bl	800336c <HAL_GetTick>
 8006efa:	4602      	mov	r2, r0
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d803      	bhi.n	8006f0e <HAL_SPI_Receive+0x210>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0c:	d102      	bne.n	8006f14 <HAL_SPI_Receive+0x216>
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d106      	bne.n	8006f22 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006f20:	e01b      	b.n	8006f5a <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d1c6      	bne.n	8006ebc <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	6839      	ldr	r1, [r7, #0]
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 fffe 	bl	8007f34 <SPI_EndRxTransaction>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d002      	beq.n	8006f44 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2220      	movs	r2, #32
 8006f42:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	75fb      	strb	r3, [r7, #23]
 8006f50:	e003      	b.n	8006f5a <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3718      	adds	r7, #24
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b08a      	sub	sp, #40	; 0x28
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
 8006f78:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d101      	bne.n	8006f92 <HAL_SPI_TransmitReceive+0x26>
 8006f8e:	2302      	movs	r3, #2
 8006f90:	e20a      	b.n	80073a8 <HAL_SPI_TransmitReceive+0x43c>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2201      	movs	r2, #1
 8006f96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f9a:	f7fc f9e7 	bl	800336c <HAL_GetTick>
 8006f9e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006fa6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006fae:	887b      	ldrh	r3, [r7, #2]
 8006fb0:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006fb2:	887b      	ldrh	r3, [r7, #2]
 8006fb4:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006fb6:	7efb      	ldrb	r3, [r7, #27]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d00e      	beq.n	8006fda <HAL_SPI_TransmitReceive+0x6e>
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fc2:	d106      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d102      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x66>
 8006fcc:	7efb      	ldrb	r3, [r7, #27]
 8006fce:	2b04      	cmp	r3, #4
 8006fd0:	d003      	beq.n	8006fda <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006fd8:	e1e0      	b.n	800739c <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d005      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x80>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x80>
 8006fe6:	887b      	ldrh	r3, [r7, #2]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d103      	bne.n	8006ff4 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006ff2:	e1d3      	b.n	800739c <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d003      	beq.n	8007008 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2205      	movs	r2, #5
 8007004:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	887a      	ldrh	r2, [r7, #2]
 8007018:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	887a      	ldrh	r2, [r7, #2]
 8007020:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	887a      	ldrh	r2, [r7, #2]
 800702e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	887a      	ldrh	r2, [r7, #2]
 8007034:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800704a:	d802      	bhi.n	8007052 <HAL_SPI_TransmitReceive+0xe6>
 800704c:	8a3b      	ldrh	r3, [r7, #16]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d908      	bls.n	8007064 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007060:	605a      	str	r2, [r3, #4]
 8007062:	e007      	b.n	8007074 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	685a      	ldr	r2, [r3, #4]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007072:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800707e:	2b40      	cmp	r3, #64	; 0x40
 8007080:	d007      	beq.n	8007092 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007090:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800709a:	f240 8081 	bls.w	80071a0 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d002      	beq.n	80070ac <HAL_SPI_TransmitReceive+0x140>
 80070a6:	8a7b      	ldrh	r3, [r7, #18]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d16d      	bne.n	8007188 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b0:	881a      	ldrh	r2, [r3, #0]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070bc:	1c9a      	adds	r2, r3, #2
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	3b01      	subs	r3, #1
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070d0:	e05a      	b.n	8007188 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f003 0302 	and.w	r3, r3, #2
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d11b      	bne.n	8007118 <HAL_SPI_TransmitReceive+0x1ac>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d016      	beq.n	8007118 <HAL_SPI_TransmitReceive+0x1ac>
 80070ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d113      	bne.n	8007118 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f4:	881a      	ldrh	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007100:	1c9a      	adds	r2, r3, #2
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800710a:	b29b      	uxth	r3, r3
 800710c:	3b01      	subs	r3, #1
 800710e:	b29a      	uxth	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b01      	cmp	r3, #1
 8007124:	d11c      	bne.n	8007160 <HAL_SPI_TransmitReceive+0x1f4>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800712c:	b29b      	uxth	r3, r3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d016      	beq.n	8007160 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68da      	ldr	r2, [r3, #12]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800713c:	b292      	uxth	r2, r2
 800713e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007144:	1c9a      	adds	r2, r3, #2
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007150:	b29b      	uxth	r3, r3
 8007152:	3b01      	subs	r3, #1
 8007154:	b29a      	uxth	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800715c:	2301      	movs	r3, #1
 800715e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007160:	f7fc f904 	bl	800336c <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800716c:	429a      	cmp	r2, r3
 800716e:	d80b      	bhi.n	8007188 <HAL_SPI_TransmitReceive+0x21c>
 8007170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007176:	d007      	beq.n	8007188 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8007186:	e109      	b.n	800739c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800718c:	b29b      	uxth	r3, r3
 800718e:	2b00      	cmp	r3, #0
 8007190:	d19f      	bne.n	80070d2 <HAL_SPI_TransmitReceive+0x166>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007198:	b29b      	uxth	r3, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d199      	bne.n	80070d2 <HAL_SPI_TransmitReceive+0x166>
 800719e:	e0e3      	b.n	8007368 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d003      	beq.n	80071b0 <HAL_SPI_TransmitReceive+0x244>
 80071a8:	8a7b      	ldrh	r3, [r7, #18]
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	f040 80cf 	bne.w	800734e <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d912      	bls.n	80071e0 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	881a      	ldrh	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	1c9a      	adds	r2, r3, #2
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	3b02      	subs	r3, #2
 80071d8:	b29a      	uxth	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80071de:	e0b6      	b.n	800734e <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	330c      	adds	r3, #12
 80071ea:	7812      	ldrb	r2, [r2, #0]
 80071ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	3b01      	subs	r3, #1
 8007200:	b29a      	uxth	r2, r3
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007206:	e0a2      	b.n	800734e <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b02      	cmp	r3, #2
 8007214:	d134      	bne.n	8007280 <HAL_SPI_TransmitReceive+0x314>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800721a:	b29b      	uxth	r3, r3
 800721c:	2b00      	cmp	r3, #0
 800721e:	d02f      	beq.n	8007280 <HAL_SPI_TransmitReceive+0x314>
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	2b01      	cmp	r3, #1
 8007224:	d12c      	bne.n	8007280 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800722a:	b29b      	uxth	r3, r3
 800722c:	2b01      	cmp	r3, #1
 800722e:	d912      	bls.n	8007256 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007234:	881a      	ldrh	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007240:	1c9a      	adds	r2, r3, #2
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800724a:	b29b      	uxth	r3, r3
 800724c:	3b02      	subs	r3, #2
 800724e:	b29a      	uxth	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007254:	e012      	b.n	800727c <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	330c      	adds	r3, #12
 8007260:	7812      	ldrb	r2, [r2, #0]
 8007262:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007272:	b29b      	uxth	r3, r3
 8007274:	3b01      	subs	r3, #1
 8007276:	b29a      	uxth	r2, r3
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b01      	cmp	r3, #1
 800728c:	d148      	bne.n	8007320 <HAL_SPI_TransmitReceive+0x3b4>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007294:	b29b      	uxth	r3, r3
 8007296:	2b00      	cmp	r3, #0
 8007298:	d042      	beq.n	8007320 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d923      	bls.n	80072ee <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68da      	ldr	r2, [r3, #12]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b0:	b292      	uxth	r2, r2
 80072b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b8:	1c9a      	adds	r2, r3, #2
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	3b02      	subs	r3, #2
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d81f      	bhi.n	800731c <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80072ea:	605a      	str	r2, [r3, #4]
 80072ec:	e016      	b.n	800731c <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f103 020c 	add.w	r2, r3, #12
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fa:	7812      	ldrb	r2, [r2, #0]
 80072fc:	b2d2      	uxtb	r2, r2
 80072fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007304:	1c5a      	adds	r2, r3, #1
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007310:	b29b      	uxth	r3, r3
 8007312:	3b01      	subs	r3, #1
 8007314:	b29a      	uxth	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800731c:	2301      	movs	r3, #1
 800731e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007320:	f7fc f824 	bl	800336c <HAL_GetTick>
 8007324:	4602      	mov	r2, r0
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800732c:	429a      	cmp	r2, r3
 800732e:	d803      	bhi.n	8007338 <HAL_SPI_TransmitReceive+0x3cc>
 8007330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007336:	d102      	bne.n	800733e <HAL_SPI_TransmitReceive+0x3d2>
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	2b00      	cmp	r3, #0
 800733c:	d107      	bne.n	800734e <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800734c:	e026      	b.n	800739c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	f47f af57 	bne.w	8007208 <HAL_SPI_TransmitReceive+0x29c>
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007360:	b29b      	uxth	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	f47f af50 	bne.w	8007208 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007368:	69fa      	ldr	r2, [r7, #28]
 800736a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f000 fe39 	bl	8007fe4 <SPI_EndRxTxTransaction>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d005      	beq.n	8007384 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2220      	movs	r2, #32
 8007382:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007392:	e003      	b.n	800739c <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80073a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3728      	adds	r7, #40	; 0x28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b087      	sub	sp, #28
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	4613      	mov	r3, r2
 80073bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80073be:	2300      	movs	r3, #0
 80073c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <HAL_SPI_Transmit_IT+0x1e>
 80073c8:	88fb      	ldrh	r3, [r7, #6]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d102      	bne.n	80073d4 <HAL_SPI_Transmit_IT+0x24>
  {
    errorcode = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073d2:	e06d      	b.n	80074b0 <HAL_SPI_Transmit_IT+0x100>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d002      	beq.n	80073e6 <HAL_SPI_Transmit_IT+0x36>
  {
    errorcode = HAL_BUSY;
 80073e0:	2302      	movs	r3, #2
 80073e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073e4:	e064      	b.n	80074b0 <HAL_SPI_Transmit_IT+0x100>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d101      	bne.n	80073f4 <HAL_SPI_Transmit_IT+0x44>
 80073f0:	2302      	movs	r3, #2
 80073f2:	e05e      	b.n	80074b2 <HAL_SPI_Transmit_IT+0x102>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2203      	movs	r2, #3
 8007400:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	88fa      	ldrh	r2, [r7, #6]
 8007414:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	88fa      	ldrh	r2, [r7, #6]
 800741a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007440:	d903      	bls.n	800744a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4a1e      	ldr	r2, [pc, #120]	; (80074c0 <HAL_SPI_Transmit_IT+0x110>)
 8007446:	651a      	str	r2, [r3, #80]	; 0x50
 8007448:	e002      	b.n	8007450 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	4a1d      	ldr	r2, [pc, #116]	; (80074c4 <HAL_SPI_Transmit_IT+0x114>)
 800744e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007458:	d10f      	bne.n	800747a <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007468:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007478:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007484:	2b40      	cmp	r3, #64	; 0x40
 8007486:	d007      	beq.n	8007498 <HAL_SPI_Transmit_IT+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007496:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80074ae:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 80074b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	371c      	adds	r7, #28
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	08007cb3 	.word	0x08007cb3
 80074c4:	08007c6d 	.word	0x08007c6d

080074c8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	4613      	mov	r3, r2
 80074d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]


  if (hspi->State != HAL_SPI_STATE_READY)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d002      	beq.n	80074ec <HAL_SPI_Receive_IT+0x24>
  {
    errorcode = HAL_BUSY;
 80074e6:	2302      	movs	r3, #2
 80074e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80074ea:	e092      	b.n	8007612 <HAL_SPI_Receive_IT+0x14a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d110      	bne.n	8007516 <HAL_SPI_Receive_IT+0x4e>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074fc:	d10b      	bne.n	8007516 <HAL_SPI_Receive_IT+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2204      	movs	r2, #4
 8007502:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8007506:	88fb      	ldrh	r3, [r7, #6]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	68b9      	ldr	r1, [r7, #8]
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 f889 	bl	8007624 <HAL_SPI_TransmitReceive_IT>
 8007512:	4603      	mov	r3, r0
 8007514:	e07e      	b.n	8007614 <HAL_SPI_Receive_IT+0x14c>
  }


  if ((pData == NULL) || (Size == 0U))
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <HAL_SPI_Receive_IT+0x5a>
 800751c:	88fb      	ldrh	r3, [r7, #6]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d102      	bne.n	8007528 <HAL_SPI_Receive_IT+0x60>
  {
    errorcode = HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007526:	e074      	b.n	8007612 <HAL_SPI_Receive_IT+0x14a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800752e:	2b01      	cmp	r3, #1
 8007530:	d101      	bne.n	8007536 <HAL_SPI_Receive_IT+0x6e>
 8007532:	2302      	movs	r3, #2
 8007534:	e06e      	b.n	8007614 <HAL_SPI_Receive_IT+0x14c>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2204      	movs	r2, #4
 8007542:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	88fa      	ldrh	r2, [r7, #6]
 8007556:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	88fa      	ldrh	r2, [r7, #6]
 800755e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007582:	d90b      	bls.n	800759c <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007592:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	4a21      	ldr	r2, [pc, #132]	; (800761c <HAL_SPI_Receive_IT+0x154>)
 8007598:	64da      	str	r2, [r3, #76]	; 0x4c
 800759a:	e00a      	b.n	80075b2 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80075aa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4a1c      	ldr	r2, [pc, #112]	; (8007620 <HAL_SPI_Receive_IT+0x158>)
 80075b0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075ba:	d10f      	bne.n	80075dc <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80075da:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e6:	2b40      	cmp	r3, #64	; 0x40
 80075e8:	d007      	beq.n	80075fa <HAL_SPI_Receive_IT+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075f8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007610:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8007612:	7dfb      	ldrb	r3, [r7, #23]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3718      	adds	r7, #24
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}
 800761c:	08007c21 	.word	0x08007c21
 8007620:	08007bd1 	.word	0x08007bd1

08007624 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]
 8007630:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007632:	2300      	movs	r3, #0
 8007634:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800763c:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007644:	7dbb      	ldrb	r3, [r7, #22]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d00d      	beq.n	8007666 <HAL_SPI_TransmitReceive_IT+0x42>
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007650:	d106      	bne.n	8007660 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d102      	bne.n	8007660 <HAL_SPI_TransmitReceive_IT+0x3c>
 800765a:	7dbb      	ldrb	r3, [r7, #22]
 800765c:	2b04      	cmp	r3, #4
 800765e:	d002      	beq.n	8007666 <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8007660:	2302      	movs	r3, #2
 8007662:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007664:	e07d      	b.n	8007762 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d005      	beq.n	8007678 <HAL_SPI_TransmitReceive_IT+0x54>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <HAL_SPI_TransmitReceive_IT+0x54>
 8007672:	887b      	ldrh	r3, [r7, #2]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d102      	bne.n	800767e <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800767c:	e071      	b.n	8007762 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_SPI_TransmitReceive_IT+0x68>
 8007688:	2302      	movs	r3, #2
 800768a:	e06b      	b.n	8007764 <HAL_SPI_TransmitReceive_IT+0x140>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b04      	cmp	r3, #4
 800769e:	d003      	beq.n	80076a8 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2205      	movs	r2, #5
 80076a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2200      	movs	r2, #0
 80076ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	68ba      	ldr	r2, [r7, #8]
 80076b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	887a      	ldrh	r2, [r7, #2]
 80076b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	887a      	ldrh	r2, [r7, #2]
 80076be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	887a      	ldrh	r2, [r7, #2]
 80076ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	887a      	ldrh	r2, [r7, #2]
 80076d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80076de:	d906      	bls.n	80076ee <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	4a23      	ldr	r2, [pc, #140]	; (8007770 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80076e4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	4a22      	ldr	r2, [pc, #136]	; (8007774 <HAL_SPI_TransmitReceive_IT+0x150>)
 80076ea:	651a      	str	r2, [r3, #80]	; 0x50
 80076ec:	e005      	b.n	80076fa <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	4a21      	ldr	r2, [pc, #132]	; (8007778 <HAL_SPI_TransmitReceive_IT+0x154>)
 80076f2:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	4a21      	ldr	r2, [pc, #132]	; (800777c <HAL_SPI_TransmitReceive_IT+0x158>)
 80076f8:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007702:	d802      	bhi.n	800770a <HAL_SPI_TransmitReceive_IT+0xe6>
 8007704:	887b      	ldrh	r3, [r7, #2]
 8007706:	2b01      	cmp	r3, #1
 8007708:	d908      	bls.n	800771c <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	685a      	ldr	r2, [r3, #4]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007718:	605a      	str	r2, [r3, #4]
 800771a:	e007      	b.n	800772c <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800772a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007736:	2b40      	cmp	r3, #64	; 0x40
 8007738:	d007      	beq.n	800774a <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007748:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	685a      	ldr	r2, [r3, #4]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8007760:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8007762:	7dfb      	ldrb	r3, [r7, #23]
}
 8007764:	4618      	mov	r0, r3
 8007766:	371c      	adds	r7, #28
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	08007b0b 	.word	0x08007b0b
 8007774:	08007b71 	.word	0x08007b71
 8007778:	080079bb 	.word	0x080079bb
 800777c:	08007a79 	.word	0x08007a79

08007780 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b088      	sub	sp, #32
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10e      	bne.n	80077c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d009      	beq.n	80077c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d004      	beq.n	80077c0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	4798      	blx	r3
    return;
 80077be:	e0ce      	b.n	800795e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d009      	beq.n	80077de <HAL_SPI_IRQHandler+0x5e>
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d004      	beq.n	80077de <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	4798      	blx	r3
    return;
 80077dc:	e0bf      	b.n	800795e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	f003 0320 	and.w	r3, r3, #32
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10a      	bne.n	80077fe <HAL_SPI_IRQHandler+0x7e>
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d105      	bne.n	80077fe <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 80b0 	beq.w	800795e <HAL_SPI_IRQHandler+0x1de>
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	f003 0320 	and.w	r3, r3, #32
 8007804:	2b00      	cmp	r3, #0
 8007806:	f000 80aa 	beq.w	800795e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007810:	2b00      	cmp	r3, #0
 8007812:	d023      	beq.n	800785c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b03      	cmp	r3, #3
 800781e:	d011      	beq.n	8007844 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007824:	f043 0204 	orr.w	r2, r3, #4
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	617b      	str	r3, [r7, #20]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	617b      	str	r3, [r7, #20]
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	e00b      	b.n	800785c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007844:	2300      	movs	r3, #0
 8007846:	613b      	str	r3, [r7, #16]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	613b      	str	r3, [r7, #16]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	613b      	str	r3, [r7, #16]
 8007858:	693b      	ldr	r3, [r7, #16]
        return;
 800785a:	e080      	b.n	800795e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	f003 0320 	and.w	r3, r3, #32
 8007862:	2b00      	cmp	r3, #0
 8007864:	d014      	beq.n	8007890 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800786a:	f043 0201 	orr.w	r2, r3, #1
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007872:	2300      	movs	r3, #0
 8007874:	60fb      	str	r3, [r7, #12]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800788c:	601a      	str	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00c      	beq.n	80078b4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800789e:	f043 0208 	orr.w	r2, r3, #8
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80078a6:	2300      	movs	r3, #0
 80078a8:	60bb      	str	r3, [r7, #8]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	60bb      	str	r3, [r7, #8]
 80078b2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d04f      	beq.n	800795c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80078ca:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	f003 0302 	and.w	r3, r3, #2
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d104      	bne.n	80078e8 <HAL_SPI_IRQHandler+0x168>
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d034      	beq.n	8007952 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f022 0203 	bic.w	r2, r2, #3
 80078f6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d011      	beq.n	8007924 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007904:	4a17      	ldr	r2, [pc, #92]	; (8007964 <HAL_SPI_IRQHandler+0x1e4>)
 8007906:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800790c:	4618      	mov	r0, r3
 800790e:	f7fb ffeb 	bl	80038e8 <HAL_DMA_Abort_IT>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d005      	beq.n	8007924 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800791c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007928:	2b00      	cmp	r3, #0
 800792a:	d016      	beq.n	800795a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007930:	4a0c      	ldr	r2, [pc, #48]	; (8007964 <HAL_SPI_IRQHandler+0x1e4>)
 8007932:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007938:	4618      	mov	r0, r3
 800793a:	f7fb ffd5 	bl	80038e8 <HAL_DMA_Abort_IT>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00a      	beq.n	800795a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007948:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007950:	e003      	b.n	800795a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f812 	bl	800797c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007958:	e000      	b.n	800795c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800795a:	bf00      	nop
    return;
 800795c:	bf00      	nop
  }
}
 800795e:	3720      	adds	r7, #32
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	08007991 	.word	0x08007991

08007968 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f7ff ffe5 	bl	800797c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079b2:	bf00      	nop
 80079b4:	3710      	adds	r7, #16
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b082      	sub	sp, #8
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d923      	bls.n	8007a16 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68da      	ldr	r2, [r3, #12]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d8:	b292      	uxth	r2, r2
 80079da:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e0:	1c9a      	adds	r2, r3, #2
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	3b02      	subs	r3, #2
 80079f0:	b29a      	uxth	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d11f      	bne.n	8007a44 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a12:	605a      	str	r2, [r3, #4]
 8007a14:	e016      	b.n	8007a44 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f103 020c 	add.w	r2, r3, #12
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a22:	7812      	ldrb	r2, [r2, #0]
 8007a24:	b2d2      	uxtb	r2, r2
 8007a26:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2c:	1c5a      	adds	r2, r3, #1
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10f      	bne.n	8007a70 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a5e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d102      	bne.n	8007a70 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 fb00 	bl	8008070 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007a70:	bf00      	nop
 8007a72:	3708      	adds	r7, #8
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d912      	bls.n	8007ab0 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8e:	881a      	ldrh	r2, [r3, #0]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a9a:	1c9a      	adds	r2, r3, #2
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	3b02      	subs	r3, #2
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007aae:	e012      	b.n	8007ad6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	330c      	adds	r3, #12
 8007aba:	7812      	ldrb	r2, [r2, #0]
 8007abc:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac2:	1c5a      	adds	r2, r3, #1
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d110      	bne.n	8007b02 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685a      	ldr	r2, [r3, #4]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007aee:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d102      	bne.n	8007b02 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 fab7 	bl	8008070 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007b02:	bf00      	nop
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	68da      	ldr	r2, [r3, #12]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1c:	b292      	uxth	r2, r2
 8007b1e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b24:	1c9a      	adds	r2, r3, #2
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	3b01      	subs	r3, #1
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d10f      	bne.n	8007b68 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b56:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d102      	bne.n	8007b68 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 fa84 	bl	8008070 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007b68:	bf00      	nop
 8007b6a:	3708      	adds	r7, #8
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7c:	881a      	ldrh	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b88:	1c9a      	adds	r2, r3, #2
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d110      	bne.n	8007bc8 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bb4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d102      	bne.n	8007bc8 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 fa54 	bl	8008070 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007bc8:	bf00      	nop
 8007bca:	3708      	adds	r7, #8
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f103 020c 	add.w	r2, r3, #12
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	b2d2      	uxtb	r2, r2
 8007be8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d102      	bne.n	8007c18 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 fa6e 	bl	80080f4 <SPI_CloseRx_ISR>
  }
}
 8007c18:	bf00      	nop
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68da      	ldr	r2, [r3, #12]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c32:	b292      	uxth	r2, r2
 8007c34:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	1c9a      	adds	r2, r3, #2
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d102      	bne.n	8007c64 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 fa48 	bl	80080f4 <SPI_CloseRx_ISR>
  }
}
 8007c64:	bf00      	nop
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	330c      	adds	r3, #12
 8007c7e:	7812      	ldrb	r2, [r2, #0]
 8007c80:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d102      	bne.n	8007caa <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 fa55 	bl	8008154 <SPI_CloseTx_ISR>
  }
}
 8007caa:	bf00      	nop
 8007cac:	3708      	adds	r7, #8
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b082      	sub	sp, #8
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbe:	881a      	ldrh	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cca:	1c9a      	adds	r2, r3, #2
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d102      	bne.n	8007cee <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fa33 	bl	8008154 <SPI_CloseTx_ISR>
  }
}
 8007cee:	bf00      	nop
 8007cf0:	3708      	adds	r7, #8
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
	...

08007cf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	603b      	str	r3, [r7, #0]
 8007d04:	4613      	mov	r3, r2
 8007d06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d08:	f7fb fb30 	bl	800336c <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d10:	1a9b      	subs	r3, r3, r2
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	4413      	add	r3, r2
 8007d16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d18:	f7fb fb28 	bl	800336c <HAL_GetTick>
 8007d1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d1e:	4b39      	ldr	r3, [pc, #228]	; (8007e04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	015b      	lsls	r3, r3, #5
 8007d24:	0d1b      	lsrs	r3, r3, #20
 8007d26:	69fa      	ldr	r2, [r7, #28]
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d2e:	e054      	b.n	8007dda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d36:	d050      	beq.n	8007dda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d38:	f7fb fb18 	bl	800336c <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d902      	bls.n	8007d4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d13d      	bne.n	8007dca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d66:	d111      	bne.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d70:	d004      	beq.n	8007d7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d7a:	d107      	bne.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d94:	d10f      	bne.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007db4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2201      	movs	r2, #1
 8007dba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e017      	b.n	8007dfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689a      	ldr	r2, [r3, #8]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4013      	ands	r3, r2
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	bf0c      	ite	eq
 8007dea:	2301      	moveq	r3, #1
 8007dec:	2300      	movne	r3, #0
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	461a      	mov	r2, r3
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d19b      	bne.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3720      	adds	r7, #32
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	200000ac 	.word	0x200000ac

08007e08 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08a      	sub	sp, #40	; 0x28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007e16:	2300      	movs	r3, #0
 8007e18:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007e1a:	f7fb faa7 	bl	800336c <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e22:	1a9b      	subs	r3, r3, r2
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	4413      	add	r3, r2
 8007e28:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007e2a:	f7fb fa9f 	bl	800336c <HAL_GetTick>
 8007e2e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	330c      	adds	r3, #12
 8007e36:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007e38:	4b3d      	ldr	r3, [pc, #244]	; (8007f30 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	00da      	lsls	r2, r3, #3
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	0d1b      	lsrs	r3, r3, #20
 8007e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e4a:	fb02 f303 	mul.w	r3, r2, r3
 8007e4e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007e50:	e060      	b.n	8007f14 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007e58:	d107      	bne.n	8007e6a <SPI_WaitFifoStateUntilTimeout+0x62>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d104      	bne.n	8007e6a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e70:	d050      	beq.n	8007f14 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e72:	f7fb fa7b 	bl	800336c <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d902      	bls.n	8007e88 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d13d      	bne.n	8007f04 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685a      	ldr	r2, [r3, #4]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e96:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ea0:	d111      	bne.n	8007ec6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eaa:	d004      	beq.n	8007eb6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eb4:	d107      	bne.n	8007ec6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ec4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ece:	d10f      	bne.n	8007ef0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ede:	601a      	str	r2, [r3, #0]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007eee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e010      	b.n	8007f26 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d101      	bne.n	8007f0e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689a      	ldr	r2, [r3, #8]
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d196      	bne.n	8007e52 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3728      	adds	r7, #40	; 0x28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	200000ac 	.word	0x200000ac

08007f34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b086      	sub	sp, #24
 8007f38:	af02      	add	r7, sp, #8
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f48:	d111      	bne.n	8007f6e <SPI_EndRxTransaction+0x3a>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f52:	d004      	beq.n	8007f5e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f5c:	d107      	bne.n	8007f6e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f6c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	9300      	str	r3, [sp, #0]
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2200      	movs	r2, #0
 8007f76:	2180      	movs	r1, #128	; 0x80
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f7ff febd 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d007      	beq.n	8007f94 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f88:	f043 0220 	orr.w	r2, r3, #32
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e023      	b.n	8007fdc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f9c:	d11d      	bne.n	8007fda <SPI_EndRxTransaction+0xa6>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fa6:	d004      	beq.n	8007fb2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fb0:	d113      	bne.n	8007fda <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f7ff ff22 	bl	8007e08 <SPI_WaitFifoStateUntilTimeout>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d007      	beq.n	8007fda <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fce:	f043 0220 	orr.w	r2, r3, #32
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e000      	b.n	8007fdc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b086      	sub	sp, #24
 8007fe8:	af02      	add	r7, sp, #8
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	9300      	str	r3, [sp, #0]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f7ff ff03 	bl	8007e08 <SPI_WaitFifoStateUntilTimeout>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d007      	beq.n	8008018 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800800c:	f043 0220 	orr.w	r2, r3, #32
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e027      	b.n	8008068 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2200      	movs	r2, #0
 8008020:	2180      	movs	r1, #128	; 0x80
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f7ff fe68 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d007      	beq.n	800803e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008032:	f043 0220 	orr.w	r2, r3, #32
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800803a:	2303      	movs	r3, #3
 800803c:	e014      	b.n	8008068 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2200      	movs	r2, #0
 8008046:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f7ff fedc 	bl	8007e08 <SPI_WaitFifoStateUntilTimeout>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d007      	beq.n	8008066 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800805a:	f043 0220 	orr.w	r2, r3, #32
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e000      	b.n	8008068 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3710      	adds	r7, #16
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008078:	f7fb f978 	bl	800336c <HAL_GetTick>
 800807c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 0220 	bic.w	r2, r2, #32
 800808c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	2164      	movs	r1, #100	; 0x64
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f7ff ffa6 	bl	8007fe4 <SPI_EndRxTxTransaction>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d005      	beq.n	80080aa <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a2:	f043 0220 	orr.w	r2, r3, #32
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d115      	bne.n	80080de <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b04      	cmp	r3, #4
 80080bc:	d107      	bne.n	80080ce <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f003 fec8 	bl	800be5c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80080cc:	e00e      	b.n	80080ec <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f7ff fc46 	bl	8007968 <HAL_SPI_TxRxCpltCallback>
}
 80080dc:	e006      	b.n	80080ec <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7ff fc48 	bl	800797c <HAL_SPI_ErrorCallback>
}
 80080ec:	bf00      	nop
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	685a      	ldr	r2, [r3, #4]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800810a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800810c:	f7fb f92e 	bl	800336c <HAL_GetTick>
 8008110:	4603      	mov	r3, r0
 8008112:	461a      	mov	r2, r3
 8008114:	2164      	movs	r1, #100	; 0x64
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7ff ff0c 	bl	8007f34 <SPI_EndRxTransaction>
 800811c:	4603      	mov	r3, r0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d005      	beq.n	800812e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008126:	f043 0220 	orr.w	r2, r3, #32
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2201      	movs	r2, #1
 8008132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800813a:	2b00      	cmp	r3, #0
 800813c:	d103      	bne.n	8008146 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f003 fe8c 	bl	800be5c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008144:	e002      	b.n	800814c <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f7ff fc18 	bl	800797c <HAL_SPI_ErrorCallback>
}
 800814c:	bf00      	nop
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800815c:	f7fb f906 	bl	800336c <HAL_GetTick>
 8008160:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	685a      	ldr	r2, [r3, #4]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008170:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	2164      	movs	r1, #100	; 0x64
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7ff ff34 	bl	8007fe4 <SPI_EndRxTxTransaction>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008186:	f043 0220 	orr.w	r2, r3, #32
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10a      	bne.n	80081ac <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008196:	2300      	movs	r3, #0
 8008198:	60bb      	str	r3, [r7, #8]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	60bb      	str	r3, [r7, #8]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	60bb      	str	r3, [r7, #8]
 80081aa:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d003      	beq.n	80081c4 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f7ff fbdd 	bl	800797c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80081c2:	e002      	b.n	80081ca <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f003 fe5d 	bl	800be84 <HAL_SPI_TxCpltCallback>
}
 80081ca:	bf00      	nop
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}

080081d2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b082      	sub	sp, #8
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e040      	b.n	8008266 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d106      	bne.n	80081fa <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7fa fdc5 	bl	8002d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2224      	movs	r2, #36	; 0x24
 80081fe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 0201 	bic.w	r2, r2, #1
 800820e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008214:	2b00      	cmp	r3, #0
 8008216:	d002      	beq.n	800821e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 fec1 	bl	8008fa0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fc06 	bl	8008a30 <UART_SetConfig>
 8008224:	4603      	mov	r3, r0
 8008226:	2b01      	cmp	r3, #1
 8008228:	d101      	bne.n	800822e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e01b      	b.n	8008266 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800823c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	689a      	ldr	r2, [r3, #8]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800824c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f042 0201 	orr.w	r2, r2, #1
 800825c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 ff40 	bl	80090e4 <UART_CheckIdleState>
 8008264:	4603      	mov	r3, r0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800826e:	b580      	push	{r7, lr}
 8008270:	b08a      	sub	sp, #40	; 0x28
 8008272:	af02      	add	r7, sp, #8
 8008274:	60f8      	str	r0, [r7, #12]
 8008276:	60b9      	str	r1, [r7, #8]
 8008278:	603b      	str	r3, [r7, #0]
 800827a:	4613      	mov	r3, r2
 800827c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008282:	2b20      	cmp	r3, #32
 8008284:	d178      	bne.n	8008378 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d002      	beq.n	8008292 <HAL_UART_Transmit+0x24>
 800828c:	88fb      	ldrh	r3, [r7, #6]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d101      	bne.n	8008296 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e071      	b.n	800837a <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2200      	movs	r2, #0
 800829a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2221      	movs	r2, #33	; 0x21
 80082a2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082a4:	f7fb f862 	bl	800336c <HAL_GetTick>
 80082a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	88fa      	ldrh	r2, [r7, #6]
 80082ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	88fa      	ldrh	r2, [r7, #6]
 80082b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082c2:	d108      	bne.n	80082d6 <HAL_UART_Transmit+0x68>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d104      	bne.n	80082d6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80082cc:	2300      	movs	r3, #0
 80082ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	61bb      	str	r3, [r7, #24]
 80082d4:	e003      	b.n	80082de <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082da:	2300      	movs	r3, #0
 80082dc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80082de:	e030      	b.n	8008342 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	9300      	str	r3, [sp, #0]
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	2200      	movs	r2, #0
 80082e8:	2180      	movs	r1, #128	; 0x80
 80082ea:	68f8      	ldr	r0, [r7, #12]
 80082ec:	f000 ffa2 	bl	8009234 <UART_WaitOnFlagUntilTimeout>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d004      	beq.n	8008300 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2220      	movs	r2, #32
 80082fa:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e03c      	b.n	800837a <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10b      	bne.n	800831e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	881a      	ldrh	r2, [r3, #0]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008312:	b292      	uxth	r2, r2
 8008314:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	3302      	adds	r3, #2
 800831a:	61bb      	str	r3, [r7, #24]
 800831c:	e008      	b.n	8008330 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	781a      	ldrb	r2, [r3, #0]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	b292      	uxth	r2, r2
 8008328:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	3301      	adds	r3, #1
 800832e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008336:	b29b      	uxth	r3, r3
 8008338:	3b01      	subs	r3, #1
 800833a:	b29a      	uxth	r2, r3
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008348:	b29b      	uxth	r3, r3
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1c8      	bne.n	80082e0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	2200      	movs	r2, #0
 8008356:	2140      	movs	r1, #64	; 0x40
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f000 ff6b 	bl	8009234 <UART_WaitOnFlagUntilTimeout>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d004      	beq.n	800836e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2220      	movs	r2, #32
 8008368:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800836a:	2303      	movs	r3, #3
 800836c:	e005      	b.n	800837a <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2220      	movs	r2, #32
 8008372:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008374:	2300      	movs	r3, #0
 8008376:	e000      	b.n	800837a <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008378:	2302      	movs	r3, #2
  }
}
 800837a:	4618      	mov	r0, r3
 800837c:	3720      	adds	r7, #32
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
	...

08008384 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08a      	sub	sp, #40	; 0x28
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	60b9      	str	r1, [r7, #8]
 800838e:	4613      	mov	r3, r2
 8008390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008398:	2b20      	cmp	r3, #32
 800839a:	d137      	bne.n	800840c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d002      	beq.n	80083a8 <HAL_UART_Receive_IT+0x24>
 80083a2:	88fb      	ldrh	r3, [r7, #6]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d101      	bne.n	80083ac <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80083a8:	2301      	movs	r3, #1
 80083aa:	e030      	b.n	800840e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a18      	ldr	r2, [pc, #96]	; (8008418 <HAL_UART_Receive_IT+0x94>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d01f      	beq.n	80083fc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d018      	beq.n	80083fc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	613b      	str	r3, [r7, #16]
   return(result);
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083de:	627b      	str	r3, [r7, #36]	; 0x24
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e8:	623b      	str	r3, [r7, #32]
 80083ea:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ec:	69f9      	ldr	r1, [r7, #28]
 80083ee:	6a3a      	ldr	r2, [r7, #32]
 80083f0:	e841 2300 	strex	r3, r2, [r1]
 80083f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e6      	bne.n	80083ca <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80083fc:	88fb      	ldrh	r3, [r7, #6]
 80083fe:	461a      	mov	r2, r3
 8008400:	68b9      	ldr	r1, [r7, #8]
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 ff7e 	bl	8009304 <UART_Start_Receive_IT>
 8008408:	4603      	mov	r3, r0
 800840a:	e000      	b.n	800840e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800840c:	2302      	movs	r3, #2
  }
}
 800840e:	4618      	mov	r0, r3
 8008410:	3728      	adds	r7, #40	; 0x28
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	40008000 	.word	0x40008000

0800841c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b0ba      	sub	sp, #232	; 0xe8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	69db      	ldr	r3, [r3, #28]
 800842a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008442:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008446:	f640 030f 	movw	r3, #2063	; 0x80f
 800844a:	4013      	ands	r3, r2
 800844c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008450:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008454:	2b00      	cmp	r3, #0
 8008456:	d115      	bne.n	8008484 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800845c:	f003 0320 	and.w	r3, r3, #32
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00f      	beq.n	8008484 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008468:	f003 0320 	and.w	r3, r3, #32
 800846c:	2b00      	cmp	r3, #0
 800846e:	d009      	beq.n	8008484 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008474:	2b00      	cmp	r3, #0
 8008476:	f000 82ae 	beq.w	80089d6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
      }
      return;
 8008482:	e2a8      	b.n	80089d6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008484:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008488:	2b00      	cmp	r3, #0
 800848a:	f000 8117 	beq.w	80086bc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800848e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008492:	f003 0301 	and.w	r3, r3, #1
 8008496:	2b00      	cmp	r3, #0
 8008498:	d106      	bne.n	80084a8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800849a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800849e:	4b85      	ldr	r3, [pc, #532]	; (80086b4 <HAL_UART_IRQHandler+0x298>)
 80084a0:	4013      	ands	r3, r2
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 810a 	beq.w	80086bc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d011      	beq.n	80084d8 <HAL_UART_IRQHandler+0xbc>
 80084b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00b      	beq.n	80084d8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2201      	movs	r2, #1
 80084c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084ce:	f043 0201 	orr.w	r2, r3, #1
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084dc:	f003 0302 	and.w	r3, r3, #2
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d011      	beq.n	8008508 <HAL_UART_IRQHandler+0xec>
 80084e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084e8:	f003 0301 	and.w	r3, r3, #1
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d00b      	beq.n	8008508 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2202      	movs	r2, #2
 80084f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084fe:	f043 0204 	orr.w	r2, r3, #4
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800850c:	f003 0304 	and.w	r3, r3, #4
 8008510:	2b00      	cmp	r3, #0
 8008512:	d011      	beq.n	8008538 <HAL_UART_IRQHandler+0x11c>
 8008514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008518:	f003 0301 	and.w	r3, r3, #1
 800851c:	2b00      	cmp	r3, #0
 800851e:	d00b      	beq.n	8008538 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2204      	movs	r2, #4
 8008526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800852e:	f043 0202 	orr.w	r2, r3, #2
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800853c:	f003 0308 	and.w	r3, r3, #8
 8008540:	2b00      	cmp	r3, #0
 8008542:	d017      	beq.n	8008574 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008548:	f003 0320 	and.w	r3, r3, #32
 800854c:	2b00      	cmp	r3, #0
 800854e:	d105      	bne.n	800855c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008554:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00b      	beq.n	8008574 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2208      	movs	r2, #8
 8008562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800856a:	f043 0208 	orr.w	r2, r3, #8
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008578:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800857c:	2b00      	cmp	r3, #0
 800857e:	d012      	beq.n	80085a6 <HAL_UART_IRQHandler+0x18a>
 8008580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008584:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00c      	beq.n	80085a6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008594:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800859c:	f043 0220 	orr.w	r2, r3, #32
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f000 8214 	beq.w	80089da <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80085b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00d      	beq.n	80085da <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80085be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085c2:	f003 0320 	and.w	r3, r3, #32
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d007      	beq.n	80085da <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ee:	2b40      	cmp	r3, #64	; 0x40
 80085f0:	d005      	beq.n	80085fe <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80085f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80085f6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d04f      	beq.n	800869e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 ff46 	bl	8009490 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800860e:	2b40      	cmp	r3, #64	; 0x40
 8008610:	d141      	bne.n	8008696 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3308      	adds	r3, #8
 8008618:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008620:	e853 3f00 	ldrex	r3, [r3]
 8008624:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008628:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800862c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008630:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	3308      	adds	r3, #8
 800863a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800863e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008642:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800864a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800864e:	e841 2300 	strex	r3, r2, [r1]
 8008652:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008656:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1d9      	bne.n	8008612 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008662:	2b00      	cmp	r3, #0
 8008664:	d013      	beq.n	800868e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800866a:	4a13      	ldr	r2, [pc, #76]	; (80086b8 <HAL_UART_IRQHandler+0x29c>)
 800866c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008672:	4618      	mov	r0, r3
 8008674:	f7fb f938 	bl	80038e8 <HAL_DMA_Abort_IT>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d017      	beq.n	80086ae <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008688:	4610      	mov	r0, r2
 800868a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800868c:	e00f      	b.n	80086ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f9b8 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008694:	e00b      	b.n	80086ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f9b4 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800869c:	e007      	b.n	80086ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f9b0 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80086ac:	e195      	b.n	80089da <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ae:	bf00      	nop
    return;
 80086b0:	e193      	b.n	80089da <HAL_UART_IRQHandler+0x5be>
 80086b2:	bf00      	nop
 80086b4:	04000120 	.word	0x04000120
 80086b8:	08009559 	.word	0x08009559

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	f040 814e 	bne.w	8008962 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80086c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ca:	f003 0310 	and.w	r3, r3, #16
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 8147 	beq.w	8008962 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80086d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086d8:	f003 0310 	and.w	r3, r3, #16
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 8140 	beq.w	8008962 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2210      	movs	r2, #16
 80086e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f4:	2b40      	cmp	r3, #64	; 0x40
 80086f6:	f040 80b8 	bne.w	800886a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008706:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800870a:	2b00      	cmp	r3, #0
 800870c:	f000 8167 	beq.w	80089de <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008716:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800871a:	429a      	cmp	r2, r3
 800871c:	f080 815f 	bcs.w	80089de <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008726:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 0320 	and.w	r3, r3, #32
 8008736:	2b00      	cmp	r3, #0
 8008738:	f040 8086 	bne.w	8008848 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008744:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008748:	e853 3f00 	ldrex	r3, [r3]
 800874c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008750:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008754:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008758:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	461a      	mov	r2, r3
 8008762:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008766:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800876a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008772:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008776:	e841 2300 	strex	r3, r2, [r1]
 800877a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800877e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1da      	bne.n	800873c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3308      	adds	r3, #8
 800878c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008796:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008798:	f023 0301 	bic.w	r3, r3, #1
 800879c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3308      	adds	r3, #8
 80087a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80087aa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80087ae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80087b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80087b6:	e841 2300 	strex	r3, r2, [r1]
 80087ba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80087bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1e1      	bne.n	8008786 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	3308      	adds	r3, #8
 80087c8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80087d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3308      	adds	r3, #8
 80087e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80087e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80087e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80087ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80087f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1e3      	bne.n	80087c2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2220      	movs	r2, #32
 80087fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008810:	e853 3f00 	ldrex	r3, [r3]
 8008814:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008818:	f023 0310 	bic.w	r3, r3, #16
 800881c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	461a      	mov	r2, r3
 8008826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800882a:	65bb      	str	r3, [r7, #88]	; 0x58
 800882c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008830:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008832:	e841 2300 	strex	r3, r2, [r1]
 8008836:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008838:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1e4      	bne.n	8008808 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008842:	4618      	mov	r0, r3
 8008844:	f7fb f812 	bl	800386c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2202      	movs	r2, #2
 800884c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800885a:	b29b      	uxth	r3, r3
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	b29b      	uxth	r3, r3
 8008860:	4619      	mov	r1, r3
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f8d8 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008868:	e0b9      	b.n	80089de <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008876:	b29b      	uxth	r3, r3
 8008878:	1ad3      	subs	r3, r2, r3
 800887a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008884:	b29b      	uxth	r3, r3
 8008886:	2b00      	cmp	r3, #0
 8008888:	f000 80ab 	beq.w	80089e2 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800888c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008890:	2b00      	cmp	r3, #0
 8008892:	f000 80a6 	beq.w	80089e2 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800889e:	e853 3f00 	ldrex	r3, [r3]
 80088a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80088a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	461a      	mov	r2, r3
 80088b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80088b8:	647b      	str	r3, [r7, #68]	; 0x44
 80088ba:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e4      	bne.n	8008896 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	3308      	adds	r3, #8
 80088d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	e853 3f00 	ldrex	r3, [r3]
 80088da:	623b      	str	r3, [r7, #32]
   return(result);
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	f023 0301 	bic.w	r3, r3, #1
 80088e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3308      	adds	r3, #8
 80088ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80088f0:	633a      	str	r2, [r7, #48]	; 0x30
 80088f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088f8:	e841 2300 	strex	r3, r2, [r1]
 80088fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008900:	2b00      	cmp	r3, #0
 8008902:	d1e3      	bne.n	80088cc <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2220      	movs	r2, #32
 8008908:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	e853 3f00 	ldrex	r3, [r3]
 8008924:	60fb      	str	r3, [r7, #12]
   return(result);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f023 0310 	bic.w	r3, r3, #16
 800892c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	461a      	mov	r2, r3
 8008936:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800893a:	61fb      	str	r3, [r7, #28]
 800893c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	69b9      	ldr	r1, [r7, #24]
 8008940:	69fa      	ldr	r2, [r7, #28]
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	617b      	str	r3, [r7, #20]
   return(result);
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e4      	bne.n	8008918 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2202      	movs	r2, #2
 8008952:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008958:	4619      	mov	r1, r3
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f85c 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008960:	e03f      	b.n	80089e2 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008966:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00e      	beq.n	800898c <HAL_UART_IRQHandler+0x570>
 800896e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008976:	2b00      	cmp	r3, #0
 8008978:	d008      	beq.n	800898c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008982:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 ffe3 	bl	8009950 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800898a:	e02d      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800898c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00e      	beq.n	80089b6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800899c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d008      	beq.n	80089b6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d01c      	beq.n	80089e6 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	4798      	blx	r3
    }
    return;
 80089b4:	e017      	b.n	80089e6 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d012      	beq.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
 80089c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00c      	beq.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 fdd8 	bl	8009584 <UART_EndTransmit_IT>
    return;
 80089d4:	e008      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80089d6:	bf00      	nop
 80089d8:	e006      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80089da:	bf00      	nop
 80089dc:	e004      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80089de:	bf00      	nop
 80089e0:	e002      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80089e2:	bf00      	nop
 80089e4:	e000      	b.n	80089e8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80089e6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80089e8:	37e8      	adds	r7, #232	; 0xe8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop

080089f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	460b      	mov	r3, r1
 8008a22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a34:	b08a      	sub	sp, #40	; 0x28
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	695b      	ldr	r3, [r3, #20]
 8008a4e:	431a      	orrs	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	4ba4      	ldr	r3, [pc, #656]	; (8008cf0 <UART_SetConfig+0x2c0>)
 8008a60:	4013      	ands	r3, r2
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	6812      	ldr	r2, [r2, #0]
 8008a66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a68:	430b      	orrs	r3, r1
 8008a6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	68da      	ldr	r2, [r3, #12]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a99      	ldr	r2, [pc, #612]	; (8008cf4 <UART_SetConfig+0x2c4>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d004      	beq.n	8008a9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aac:	430a      	orrs	r2, r1
 8008aae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a90      	ldr	r2, [pc, #576]	; (8008cf8 <UART_SetConfig+0x2c8>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d126      	bne.n	8008b08 <UART_SetConfig+0xd8>
 8008aba:	4b90      	ldr	r3, [pc, #576]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac0:	f003 0303 	and.w	r3, r3, #3
 8008ac4:	2b03      	cmp	r3, #3
 8008ac6:	d81b      	bhi.n	8008b00 <UART_SetConfig+0xd0>
 8008ac8:	a201      	add	r2, pc, #4	; (adr r2, 8008ad0 <UART_SetConfig+0xa0>)
 8008aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ace:	bf00      	nop
 8008ad0:	08008ae1 	.word	0x08008ae1
 8008ad4:	08008af1 	.word	0x08008af1
 8008ad8:	08008ae9 	.word	0x08008ae9
 8008adc:	08008af9 	.word	0x08008af9
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ae6:	e116      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008ae8:	2302      	movs	r3, #2
 8008aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008aee:	e112      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008af0:	2304      	movs	r3, #4
 8008af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008af6:	e10e      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008af8:	2308      	movs	r3, #8
 8008afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008afe:	e10a      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b00:	2310      	movs	r3, #16
 8008b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b06:	e106      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a7c      	ldr	r2, [pc, #496]	; (8008d00 <UART_SetConfig+0x2d0>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d138      	bne.n	8008b84 <UART_SetConfig+0x154>
 8008b12:	4b7a      	ldr	r3, [pc, #488]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b18:	f003 030c 	and.w	r3, r3, #12
 8008b1c:	2b0c      	cmp	r3, #12
 8008b1e:	d82d      	bhi.n	8008b7c <UART_SetConfig+0x14c>
 8008b20:	a201      	add	r2, pc, #4	; (adr r2, 8008b28 <UART_SetConfig+0xf8>)
 8008b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b26:	bf00      	nop
 8008b28:	08008b5d 	.word	0x08008b5d
 8008b2c:	08008b7d 	.word	0x08008b7d
 8008b30:	08008b7d 	.word	0x08008b7d
 8008b34:	08008b7d 	.word	0x08008b7d
 8008b38:	08008b6d 	.word	0x08008b6d
 8008b3c:	08008b7d 	.word	0x08008b7d
 8008b40:	08008b7d 	.word	0x08008b7d
 8008b44:	08008b7d 	.word	0x08008b7d
 8008b48:	08008b65 	.word	0x08008b65
 8008b4c:	08008b7d 	.word	0x08008b7d
 8008b50:	08008b7d 	.word	0x08008b7d
 8008b54:	08008b7d 	.word	0x08008b7d
 8008b58:	08008b75 	.word	0x08008b75
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b62:	e0d8      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b64:	2302      	movs	r3, #2
 8008b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b6a:	e0d4      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b6c:	2304      	movs	r3, #4
 8008b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b72:	e0d0      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b74:	2308      	movs	r3, #8
 8008b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b7a:	e0cc      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b7c:	2310      	movs	r3, #16
 8008b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b82:	e0c8      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a5e      	ldr	r2, [pc, #376]	; (8008d04 <UART_SetConfig+0x2d4>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d125      	bne.n	8008bda <UART_SetConfig+0x1aa>
 8008b8e:	4b5b      	ldr	r3, [pc, #364]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b94:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b98:	2b30      	cmp	r3, #48	; 0x30
 8008b9a:	d016      	beq.n	8008bca <UART_SetConfig+0x19a>
 8008b9c:	2b30      	cmp	r3, #48	; 0x30
 8008b9e:	d818      	bhi.n	8008bd2 <UART_SetConfig+0x1a2>
 8008ba0:	2b20      	cmp	r3, #32
 8008ba2:	d00a      	beq.n	8008bba <UART_SetConfig+0x18a>
 8008ba4:	2b20      	cmp	r3, #32
 8008ba6:	d814      	bhi.n	8008bd2 <UART_SetConfig+0x1a2>
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d002      	beq.n	8008bb2 <UART_SetConfig+0x182>
 8008bac:	2b10      	cmp	r3, #16
 8008bae:	d008      	beq.n	8008bc2 <UART_SetConfig+0x192>
 8008bb0:	e00f      	b.n	8008bd2 <UART_SetConfig+0x1a2>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bb8:	e0ad      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008bba:	2302      	movs	r3, #2
 8008bbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bc0:	e0a9      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008bc2:	2304      	movs	r3, #4
 8008bc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bc8:	e0a5      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008bca:	2308      	movs	r3, #8
 8008bcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bd0:	e0a1      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008bd2:	2310      	movs	r3, #16
 8008bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bd8:	e09d      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a4a      	ldr	r2, [pc, #296]	; (8008d08 <UART_SetConfig+0x2d8>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d125      	bne.n	8008c30 <UART_SetConfig+0x200>
 8008be4:	4b45      	ldr	r3, [pc, #276]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008bee:	2bc0      	cmp	r3, #192	; 0xc0
 8008bf0:	d016      	beq.n	8008c20 <UART_SetConfig+0x1f0>
 8008bf2:	2bc0      	cmp	r3, #192	; 0xc0
 8008bf4:	d818      	bhi.n	8008c28 <UART_SetConfig+0x1f8>
 8008bf6:	2b80      	cmp	r3, #128	; 0x80
 8008bf8:	d00a      	beq.n	8008c10 <UART_SetConfig+0x1e0>
 8008bfa:	2b80      	cmp	r3, #128	; 0x80
 8008bfc:	d814      	bhi.n	8008c28 <UART_SetConfig+0x1f8>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d002      	beq.n	8008c08 <UART_SetConfig+0x1d8>
 8008c02:	2b40      	cmp	r3, #64	; 0x40
 8008c04:	d008      	beq.n	8008c18 <UART_SetConfig+0x1e8>
 8008c06:	e00f      	b.n	8008c28 <UART_SetConfig+0x1f8>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c0e:	e082      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c10:	2302      	movs	r3, #2
 8008c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c16:	e07e      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c18:	2304      	movs	r3, #4
 8008c1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c1e:	e07a      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c20:	2308      	movs	r3, #8
 8008c22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c26:	e076      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c28:	2310      	movs	r3, #16
 8008c2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c2e:	e072      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a35      	ldr	r2, [pc, #212]	; (8008d0c <UART_SetConfig+0x2dc>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d12a      	bne.n	8008c90 <UART_SetConfig+0x260>
 8008c3a:	4b30      	ldr	r3, [pc, #192]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c48:	d01a      	beq.n	8008c80 <UART_SetConfig+0x250>
 8008c4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c4e:	d81b      	bhi.n	8008c88 <UART_SetConfig+0x258>
 8008c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c54:	d00c      	beq.n	8008c70 <UART_SetConfig+0x240>
 8008c56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c5a:	d815      	bhi.n	8008c88 <UART_SetConfig+0x258>
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d003      	beq.n	8008c68 <UART_SetConfig+0x238>
 8008c60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c64:	d008      	beq.n	8008c78 <UART_SetConfig+0x248>
 8008c66:	e00f      	b.n	8008c88 <UART_SetConfig+0x258>
 8008c68:	2300      	movs	r3, #0
 8008c6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c6e:	e052      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c70:	2302      	movs	r3, #2
 8008c72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c76:	e04e      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c78:	2304      	movs	r3, #4
 8008c7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c7e:	e04a      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c80:	2308      	movs	r3, #8
 8008c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c86:	e046      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c88:	2310      	movs	r3, #16
 8008c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c8e:	e042      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a17      	ldr	r2, [pc, #92]	; (8008cf4 <UART_SetConfig+0x2c4>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d13a      	bne.n	8008d10 <UART_SetConfig+0x2e0>
 8008c9a:	4b18      	ldr	r3, [pc, #96]	; (8008cfc <UART_SetConfig+0x2cc>)
 8008c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ca0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008ca4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008ca8:	d01a      	beq.n	8008ce0 <UART_SetConfig+0x2b0>
 8008caa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cae:	d81b      	bhi.n	8008ce8 <UART_SetConfig+0x2b8>
 8008cb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cb4:	d00c      	beq.n	8008cd0 <UART_SetConfig+0x2a0>
 8008cb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cba:	d815      	bhi.n	8008ce8 <UART_SetConfig+0x2b8>
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d003      	beq.n	8008cc8 <UART_SetConfig+0x298>
 8008cc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cc4:	d008      	beq.n	8008cd8 <UART_SetConfig+0x2a8>
 8008cc6:	e00f      	b.n	8008ce8 <UART_SetConfig+0x2b8>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cce:	e022      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cd6:	e01e      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008cd8:	2304      	movs	r3, #4
 8008cda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cde:	e01a      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008ce0:	2308      	movs	r3, #8
 8008ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ce6:	e016      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008ce8:	2310      	movs	r3, #16
 8008cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cee:	e012      	b.n	8008d16 <UART_SetConfig+0x2e6>
 8008cf0:	efff69f3 	.word	0xefff69f3
 8008cf4:	40008000 	.word	0x40008000
 8008cf8:	40013800 	.word	0x40013800
 8008cfc:	40021000 	.word	0x40021000
 8008d00:	40004400 	.word	0x40004400
 8008d04:	40004800 	.word	0x40004800
 8008d08:	40004c00 	.word	0x40004c00
 8008d0c:	40005000 	.word	0x40005000
 8008d10:	2310      	movs	r3, #16
 8008d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a9f      	ldr	r2, [pc, #636]	; (8008f98 <UART_SetConfig+0x568>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d17a      	bne.n	8008e16 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d24:	2b08      	cmp	r3, #8
 8008d26:	d824      	bhi.n	8008d72 <UART_SetConfig+0x342>
 8008d28:	a201      	add	r2, pc, #4	; (adr r2, 8008d30 <UART_SetConfig+0x300>)
 8008d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2e:	bf00      	nop
 8008d30:	08008d55 	.word	0x08008d55
 8008d34:	08008d73 	.word	0x08008d73
 8008d38:	08008d5d 	.word	0x08008d5d
 8008d3c:	08008d73 	.word	0x08008d73
 8008d40:	08008d63 	.word	0x08008d63
 8008d44:	08008d73 	.word	0x08008d73
 8008d48:	08008d73 	.word	0x08008d73
 8008d4c:	08008d73 	.word	0x08008d73
 8008d50:	08008d6b 	.word	0x08008d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d54:	f7fc ff4e 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008d58:	61f8      	str	r0, [r7, #28]
        break;
 8008d5a:	e010      	b.n	8008d7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d5c:	4b8f      	ldr	r3, [pc, #572]	; (8008f9c <UART_SetConfig+0x56c>)
 8008d5e:	61fb      	str	r3, [r7, #28]
        break;
 8008d60:	e00d      	b.n	8008d7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d62:	f7fc feaf 	bl	8005ac4 <HAL_RCC_GetSysClockFreq>
 8008d66:	61f8      	str	r0, [r7, #28]
        break;
 8008d68:	e009      	b.n	8008d7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d6e:	61fb      	str	r3, [r7, #28]
        break;
 8008d70:	e005      	b.n	8008d7e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008d72:	2300      	movs	r3, #0
 8008d74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008d76:	2301      	movs	r3, #1
 8008d78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008d7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f000 80fb 	beq.w	8008f7c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	685a      	ldr	r2, [r3, #4]
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	4413      	add	r3, r2
 8008d90:	69fa      	ldr	r2, [r7, #28]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d305      	bcc.n	8008da2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d903      	bls.n	8008daa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008da8:	e0e8      	b.n	8008f7c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	2200      	movs	r2, #0
 8008dae:	461c      	mov	r4, r3
 8008db0:	4615      	mov	r5, r2
 8008db2:	f04f 0200 	mov.w	r2, #0
 8008db6:	f04f 0300 	mov.w	r3, #0
 8008dba:	022b      	lsls	r3, r5, #8
 8008dbc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008dc0:	0222      	lsls	r2, r4, #8
 8008dc2:	68f9      	ldr	r1, [r7, #12]
 8008dc4:	6849      	ldr	r1, [r1, #4]
 8008dc6:	0849      	lsrs	r1, r1, #1
 8008dc8:	2000      	movs	r0, #0
 8008dca:	4688      	mov	r8, r1
 8008dcc:	4681      	mov	r9, r0
 8008dce:	eb12 0a08 	adds.w	sl, r2, r8
 8008dd2:	eb43 0b09 	adc.w	fp, r3, r9
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	603b      	str	r3, [r7, #0]
 8008dde:	607a      	str	r2, [r7, #4]
 8008de0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de4:	4650      	mov	r0, sl
 8008de6:	4659      	mov	r1, fp
 8008de8:	f7f7 ff4e 	bl	8000c88 <__aeabi_uldivmod>
 8008dec:	4602      	mov	r2, r0
 8008dee:	460b      	mov	r3, r1
 8008df0:	4613      	mov	r3, r2
 8008df2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008dfa:	d308      	bcc.n	8008e0e <UART_SetConfig+0x3de>
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e02:	d204      	bcs.n	8008e0e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	69ba      	ldr	r2, [r7, #24]
 8008e0a:	60da      	str	r2, [r3, #12]
 8008e0c:	e0b6      	b.n	8008f7c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008e14:	e0b2      	b.n	8008f7c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e1e:	d15e      	bne.n	8008ede <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008e20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e24:	2b08      	cmp	r3, #8
 8008e26:	d828      	bhi.n	8008e7a <UART_SetConfig+0x44a>
 8008e28:	a201      	add	r2, pc, #4	; (adr r2, 8008e30 <UART_SetConfig+0x400>)
 8008e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e2e:	bf00      	nop
 8008e30:	08008e55 	.word	0x08008e55
 8008e34:	08008e5d 	.word	0x08008e5d
 8008e38:	08008e65 	.word	0x08008e65
 8008e3c:	08008e7b 	.word	0x08008e7b
 8008e40:	08008e6b 	.word	0x08008e6b
 8008e44:	08008e7b 	.word	0x08008e7b
 8008e48:	08008e7b 	.word	0x08008e7b
 8008e4c:	08008e7b 	.word	0x08008e7b
 8008e50:	08008e73 	.word	0x08008e73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e54:	f7fc fece 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008e58:	61f8      	str	r0, [r7, #28]
        break;
 8008e5a:	e014      	b.n	8008e86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e5c:	f7fc fee0 	bl	8005c20 <HAL_RCC_GetPCLK2Freq>
 8008e60:	61f8      	str	r0, [r7, #28]
        break;
 8008e62:	e010      	b.n	8008e86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e64:	4b4d      	ldr	r3, [pc, #308]	; (8008f9c <UART_SetConfig+0x56c>)
 8008e66:	61fb      	str	r3, [r7, #28]
        break;
 8008e68:	e00d      	b.n	8008e86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e6a:	f7fc fe2b 	bl	8005ac4 <HAL_RCC_GetSysClockFreq>
 8008e6e:	61f8      	str	r0, [r7, #28]
        break;
 8008e70:	e009      	b.n	8008e86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e76:	61fb      	str	r3, [r7, #28]
        break;
 8008e78:	e005      	b.n	8008e86 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008e84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d077      	beq.n	8008f7c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	005a      	lsls	r2, r3, #1
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	085b      	lsrs	r3, r3, #1
 8008e96:	441a      	add	r2, r3
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ea0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	2b0f      	cmp	r3, #15
 8008ea6:	d916      	bls.n	8008ed6 <UART_SetConfig+0x4a6>
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008eae:	d212      	bcs.n	8008ed6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	f023 030f 	bic.w	r3, r3, #15
 8008eb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	085b      	lsrs	r3, r3, #1
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	f003 0307 	and.w	r3, r3, #7
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	8afb      	ldrh	r3, [r7, #22]
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	8afa      	ldrh	r2, [r7, #22]
 8008ed2:	60da      	str	r2, [r3, #12]
 8008ed4:	e052      	b.n	8008f7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008edc:	e04e      	b.n	8008f7c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	d827      	bhi.n	8008f36 <UART_SetConfig+0x506>
 8008ee6:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <UART_SetConfig+0x4bc>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008f11 	.word	0x08008f11
 8008ef0:	08008f19 	.word	0x08008f19
 8008ef4:	08008f21 	.word	0x08008f21
 8008ef8:	08008f37 	.word	0x08008f37
 8008efc:	08008f27 	.word	0x08008f27
 8008f00:	08008f37 	.word	0x08008f37
 8008f04:	08008f37 	.word	0x08008f37
 8008f08:	08008f37 	.word	0x08008f37
 8008f0c:	08008f2f 	.word	0x08008f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f10:	f7fc fe70 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008f14:	61f8      	str	r0, [r7, #28]
        break;
 8008f16:	e014      	b.n	8008f42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f18:	f7fc fe82 	bl	8005c20 <HAL_RCC_GetPCLK2Freq>
 8008f1c:	61f8      	str	r0, [r7, #28]
        break;
 8008f1e:	e010      	b.n	8008f42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f20:	4b1e      	ldr	r3, [pc, #120]	; (8008f9c <UART_SetConfig+0x56c>)
 8008f22:	61fb      	str	r3, [r7, #28]
        break;
 8008f24:	e00d      	b.n	8008f42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f26:	f7fc fdcd 	bl	8005ac4 <HAL_RCC_GetSysClockFreq>
 8008f2a:	61f8      	str	r0, [r7, #28]
        break;
 8008f2c:	e009      	b.n	8008f42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f32:	61fb      	str	r3, [r7, #28]
        break;
 8008f34:	e005      	b.n	8008f42 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008f36:	2300      	movs	r3, #0
 8008f38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008f40:	bf00      	nop
    }

    if (pclk != 0U)
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d019      	beq.n	8008f7c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	085a      	lsrs	r2, r3, #1
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	441a      	add	r2, r3
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f5a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	2b0f      	cmp	r3, #15
 8008f60:	d909      	bls.n	8008f76 <UART_SetConfig+0x546>
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f68:	d205      	bcs.n	8008f76 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	60da      	str	r2, [r3, #12]
 8008f74:	e002      	b.n	8008f7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008f88:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3728      	adds	r7, #40	; 0x28
 8008f90:	46bd      	mov	sp, r7
 8008f92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f96:	bf00      	nop
 8008f98:	40008000 	.word	0x40008000
 8008f9c:	00f42400 	.word	0x00f42400

08008fa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fac:	f003 0308 	and.w	r3, r3, #8
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d00a      	beq.n	8008fca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	430a      	orrs	r2, r1
 8008fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00a      	beq.n	8008fec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	430a      	orrs	r2, r1
 8008fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff0:	f003 0302 	and.w	r3, r3, #2
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d00a      	beq.n	800900e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	430a      	orrs	r2, r1
 800900c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009012:	f003 0304 	and.w	r3, r3, #4
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00a      	beq.n	8009030 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	430a      	orrs	r2, r1
 800902e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009034:	f003 0310 	and.w	r3, r3, #16
 8009038:	2b00      	cmp	r3, #0
 800903a:	d00a      	beq.n	8009052 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	430a      	orrs	r2, r1
 8009050:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009056:	f003 0320 	and.w	r3, r3, #32
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00a      	beq.n	8009074 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	430a      	orrs	r2, r1
 8009072:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800907c:	2b00      	cmp	r3, #0
 800907e:	d01a      	beq.n	80090b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	430a      	orrs	r2, r1
 8009094:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800909e:	d10a      	bne.n	80090b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	430a      	orrs	r2, r1
 80090b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00a      	beq.n	80090d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	430a      	orrs	r2, r1
 80090d6:	605a      	str	r2, [r3, #4]
  }
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b098      	sub	sp, #96	; 0x60
 80090e8:	af02      	add	r7, sp, #8
 80090ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80090f4:	f7fa f93a 	bl	800336c <HAL_GetTick>
 80090f8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f003 0308 	and.w	r3, r3, #8
 8009104:	2b08      	cmp	r3, #8
 8009106:	d12e      	bne.n	8009166 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009108:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800910c:	9300      	str	r3, [sp, #0]
 800910e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009110:	2200      	movs	r2, #0
 8009112:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 f88c 	bl	8009234 <UART_WaitOnFlagUntilTimeout>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d021      	beq.n	8009166 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912a:	e853 3f00 	ldrex	r3, [r3]
 800912e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009132:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009136:	653b      	str	r3, [r7, #80]	; 0x50
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	461a      	mov	r2, r3
 800913e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009140:	647b      	str	r3, [r7, #68]	; 0x44
 8009142:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009144:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009146:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009148:	e841 2300 	strex	r3, r2, [r1]
 800914c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800914e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e6      	bne.n	8009122 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2220      	movs	r2, #32
 8009158:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e062      	b.n	800922c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0304 	and.w	r3, r3, #4
 8009170:	2b04      	cmp	r3, #4
 8009172:	d149      	bne.n	8009208 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009174:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800917c:	2200      	movs	r2, #0
 800917e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 f856 	bl	8009234 <UART_WaitOnFlagUntilTimeout>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d03c      	beq.n	8009208 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009196:	e853 3f00 	ldrex	r3, [r3]
 800919a:	623b      	str	r3, [r7, #32]
   return(result);
 800919c:	6a3b      	ldr	r3, [r7, #32]
 800919e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80091a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	461a      	mov	r2, r3
 80091aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ac:	633b      	str	r3, [r7, #48]	; 0x30
 80091ae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091b4:	e841 2300 	strex	r3, r2, [r1]
 80091b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1e6      	bne.n	800918e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	3308      	adds	r3, #8
 80091c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	e853 3f00 	ldrex	r3, [r3]
 80091ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f023 0301 	bic.w	r3, r3, #1
 80091d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	3308      	adds	r3, #8
 80091de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091e0:	61fa      	str	r2, [r7, #28]
 80091e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	69b9      	ldr	r1, [r7, #24]
 80091e6:	69fa      	ldr	r2, [r7, #28]
 80091e8:	e841 2300 	strex	r3, r2, [r1]
 80091ec:	617b      	str	r3, [r7, #20]
   return(result);
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e5      	bne.n	80091c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e011      	b.n	800922c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2220      	movs	r2, #32
 800920c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2220      	movs	r2, #32
 8009212:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3758      	adds	r7, #88	; 0x58
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	603b      	str	r3, [r7, #0]
 8009240:	4613      	mov	r3, r2
 8009242:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009244:	e049      	b.n	80092da <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924c:	d045      	beq.n	80092da <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800924e:	f7fa f88d 	bl	800336c <HAL_GetTick>
 8009252:	4602      	mov	r2, r0
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	1ad3      	subs	r3, r2, r3
 8009258:	69ba      	ldr	r2, [r7, #24]
 800925a:	429a      	cmp	r2, r3
 800925c:	d302      	bcc.n	8009264 <UART_WaitOnFlagUntilTimeout+0x30>
 800925e:	69bb      	ldr	r3, [r7, #24]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d101      	bne.n	8009268 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	e048      	b.n	80092fa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 0304 	and.w	r3, r3, #4
 8009272:	2b00      	cmp	r3, #0
 8009274:	d031      	beq.n	80092da <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	69db      	ldr	r3, [r3, #28]
 800927c:	f003 0308 	and.w	r3, r3, #8
 8009280:	2b08      	cmp	r3, #8
 8009282:	d110      	bne.n	80092a6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2208      	movs	r2, #8
 800928a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f000 f8ff 	bl	8009490 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2208      	movs	r2, #8
 8009296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e029      	b.n	80092fa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	69db      	ldr	r3, [r3, #28]
 80092ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092b4:	d111      	bne.n	80092da <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f000 f8e5 	bl	8009490 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2220      	movs	r2, #32
 80092ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80092d6:	2303      	movs	r3, #3
 80092d8:	e00f      	b.n	80092fa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	69da      	ldr	r2, [r3, #28]
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	4013      	ands	r3, r2
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	bf0c      	ite	eq
 80092ea:	2301      	moveq	r3, #1
 80092ec:	2300      	movne	r3, #0
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	461a      	mov	r2, r3
 80092f2:	79fb      	ldrb	r3, [r7, #7]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d0a6      	beq.n	8009246 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
	...

08009304 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009304:	b480      	push	{r7}
 8009306:	b097      	sub	sp, #92	; 0x5c
 8009308:	af00      	add	r7, sp, #0
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	4613      	mov	r3, r2
 8009310:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	88fa      	ldrh	r2, [r7, #6]
 800931c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	88fa      	ldrh	r2, [r7, #6]
 8009324:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009336:	d10e      	bne.n	8009356 <UART_Start_Receive_IT+0x52>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d105      	bne.n	800934c <UART_Start_Receive_IT+0x48>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009346:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800934a:	e02d      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	22ff      	movs	r2, #255	; 0xff
 8009350:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009354:	e028      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10d      	bne.n	800937a <UART_Start_Receive_IT+0x76>
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	691b      	ldr	r3, [r3, #16]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d104      	bne.n	8009370 <UART_Start_Receive_IT+0x6c>
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	22ff      	movs	r2, #255	; 0xff
 800936a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800936e:	e01b      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	227f      	movs	r2, #127	; 0x7f
 8009374:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009378:	e016      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009382:	d10d      	bne.n	80093a0 <UART_Start_Receive_IT+0x9c>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d104      	bne.n	8009396 <UART_Start_Receive_IT+0x92>
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	227f      	movs	r2, #127	; 0x7f
 8009390:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009394:	e008      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	223f      	movs	r2, #63	; 0x3f
 800939a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800939e:	e003      	b.n	80093a8 <UART_Start_Receive_IT+0xa4>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2222      	movs	r2, #34	; 0x22
 80093b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	3308      	adds	r3, #8
 80093be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093c2:	e853 3f00 	ldrex	r3, [r3]
 80093c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ca:	f043 0301 	orr.w	r3, r3, #1
 80093ce:	657b      	str	r3, [r7, #84]	; 0x54
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	3308      	adds	r3, #8
 80093d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80093d8:	64ba      	str	r2, [r7, #72]	; 0x48
 80093da:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80093de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093e0:	e841 2300 	strex	r3, r2, [r1]
 80093e4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80093e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d1e5      	bne.n	80093b8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093f4:	d107      	bne.n	8009406 <UART_Start_Receive_IT+0x102>
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d103      	bne.n	8009406 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	4a21      	ldr	r2, [pc, #132]	; (8009488 <UART_Start_Receive_IT+0x184>)
 8009402:	669a      	str	r2, [r3, #104]	; 0x68
 8009404:	e002      	b.n	800940c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	4a20      	ldr	r2, [pc, #128]	; (800948c <UART_Start_Receive_IT+0x188>)
 800940a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	691b      	ldr	r3, [r3, #16]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d019      	beq.n	8009448 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941c:	e853 3f00 	ldrex	r3, [r3]
 8009420:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009424:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8009428:	64fb      	str	r3, [r7, #76]	; 0x4c
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	461a      	mov	r2, r3
 8009430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009432:	637b      	str	r3, [r7, #52]	; 0x34
 8009434:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009436:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009438:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800943a:	e841 2300 	strex	r3, r2, [r1]
 800943e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1e6      	bne.n	8009414 <UART_Start_Receive_IT+0x110>
 8009446:	e018      	b.n	800947a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	e853 3f00 	ldrex	r3, [r3]
 8009454:	613b      	str	r3, [r7, #16]
   return(result);
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	f043 0320 	orr.w	r3, r3, #32
 800945c:	653b      	str	r3, [r7, #80]	; 0x50
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	461a      	mov	r2, r3
 8009464:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009466:	623b      	str	r3, [r7, #32]
 8009468:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946a:	69f9      	ldr	r1, [r7, #28]
 800946c:	6a3a      	ldr	r2, [r7, #32]
 800946e:	e841 2300 	strex	r3, r2, [r1]
 8009472:	61bb      	str	r3, [r7, #24]
   return(result);
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1e6      	bne.n	8009448 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	375c      	adds	r7, #92	; 0x5c
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	08009795 	.word	0x08009795
 800948c:	080095d9 	.word	0x080095d9

08009490 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009490:	b480      	push	{r7}
 8009492:	b095      	sub	sp, #84	; 0x54
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094a0:	e853 3f00 	ldrex	r3, [r3]
 80094a4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80094ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094b6:	643b      	str	r3, [r7, #64]	; 0x40
 80094b8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094be:	e841 2300 	strex	r3, r2, [r1]
 80094c2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1e6      	bne.n	8009498 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	3308      	adds	r3, #8
 80094d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d2:	6a3b      	ldr	r3, [r7, #32]
 80094d4:	e853 3f00 	ldrex	r3, [r3]
 80094d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	f023 0301 	bic.w	r3, r3, #1
 80094e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3308      	adds	r3, #8
 80094e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094ec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e5      	bne.n	80094ca <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009502:	2b01      	cmp	r3, #1
 8009504:	d118      	bne.n	8009538 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	e853 3f00 	ldrex	r3, [r3]
 8009512:	60bb      	str	r3, [r7, #8]
   return(result);
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f023 0310 	bic.w	r3, r3, #16
 800951a:	647b      	str	r3, [r7, #68]	; 0x44
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	461a      	mov	r2, r3
 8009522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009524:	61bb      	str	r3, [r7, #24]
 8009526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009528:	6979      	ldr	r1, [r7, #20]
 800952a:	69ba      	ldr	r2, [r7, #24]
 800952c:	e841 2300 	strex	r3, r2, [r1]
 8009530:	613b      	str	r3, [r7, #16]
   return(result);
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1e6      	bne.n	8009506 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2220      	movs	r2, #32
 800953c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800954c:	bf00      	nop
 800954e:	3754      	adds	r7, #84	; 0x54
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009564:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009576:	68f8      	ldr	r0, [r7, #12]
 8009578:	f7ff fa44 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800957c:	bf00      	nop
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b088      	sub	sp, #32
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	e853 3f00 	ldrex	r3, [r3]
 8009598:	60bb      	str	r3, [r7, #8]
   return(result);
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095a0:	61fb      	str	r3, [r7, #28]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	61bb      	str	r3, [r7, #24]
 80095ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ae:	6979      	ldr	r1, [r7, #20]
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	e841 2300 	strex	r3, r2, [r1]
 80095b6:	613b      	str	r3, [r7, #16]
   return(result);
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d1e6      	bne.n	800958c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2220      	movs	r2, #32
 80095c2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7ff fa10 	bl	80089f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095d0:	bf00      	nop
 80095d2:	3720      	adds	r7, #32
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b09c      	sub	sp, #112	; 0x70
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095e6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095f0:	2b22      	cmp	r3, #34	; 0x22
 80095f2:	f040 80be 	bne.w	8009772 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80095fc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009600:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009604:	b2d9      	uxtb	r1, r3
 8009606:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800960a:	b2da      	uxtb	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009610:	400a      	ands	r2, r1
 8009612:	b2d2      	uxtb	r2, r2
 8009614:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800961a:	1c5a      	adds	r2, r3, #1
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009626:	b29b      	uxth	r3, r3
 8009628:	3b01      	subs	r3, #1
 800962a:	b29a      	uxth	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009638:	b29b      	uxth	r3, r3
 800963a:	2b00      	cmp	r3, #0
 800963c:	f040 80a3 	bne.w	8009786 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009648:	e853 3f00 	ldrex	r3, [r3]
 800964c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800964e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009650:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009654:	66bb      	str	r3, [r7, #104]	; 0x68
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	461a      	mov	r2, r3
 800965c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800965e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009660:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009662:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009664:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009666:	e841 2300 	strex	r3, r2, [r1]
 800966a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800966c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1e6      	bne.n	8009640 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	3308      	adds	r3, #8
 8009678:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967c:	e853 3f00 	ldrex	r3, [r3]
 8009680:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009684:	f023 0301 	bic.w	r3, r3, #1
 8009688:	667b      	str	r3, [r7, #100]	; 0x64
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	3308      	adds	r3, #8
 8009690:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009692:	647a      	str	r2, [r7, #68]	; 0x44
 8009694:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009696:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009698:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800969a:	e841 2300 	strex	r3, r2, [r1]
 800969e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1e5      	bne.n	8009672 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2220      	movs	r2, #32
 80096aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a34      	ldr	r2, [pc, #208]	; (8009790 <UART_RxISR_8BIT+0x1b8>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d01f      	beq.n	8009704 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d018      	beq.n	8009704 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096da:	e853 3f00 	ldrex	r3, [r3]
 80096de:	623b      	str	r3, [r7, #32]
   return(result);
 80096e0:	6a3b      	ldr	r3, [r7, #32]
 80096e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80096e6:	663b      	str	r3, [r7, #96]	; 0x60
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	461a      	mov	r2, r3
 80096ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096f0:	633b      	str	r3, [r7, #48]	; 0x30
 80096f2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e6      	bne.n	80096d2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009708:	2b01      	cmp	r3, #1
 800970a:	d12e      	bne.n	800976a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	e853 3f00 	ldrex	r3, [r3]
 800971e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f023 0310 	bic.w	r3, r3, #16
 8009726:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	461a      	mov	r2, r3
 800972e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009730:	61fb      	str	r3, [r7, #28]
 8009732:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009734:	69b9      	ldr	r1, [r7, #24]
 8009736:	69fa      	ldr	r2, [r7, #28]
 8009738:	e841 2300 	strex	r3, r2, [r1]
 800973c:	617b      	str	r3, [r7, #20]
   return(result);
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1e6      	bne.n	8009712 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	69db      	ldr	r3, [r3, #28]
 800974a:	f003 0310 	and.w	r3, r3, #16
 800974e:	2b10      	cmp	r3, #16
 8009750:	d103      	bne.n	800975a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2210      	movs	r2, #16
 8009758:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009760:	4619      	mov	r1, r3
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f7ff f958 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009768:	e00d      	b.n	8009786 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f7f8 fa5c 	bl	8001c28 <HAL_UART_RxCpltCallback>
}
 8009770:	e009      	b.n	8009786 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	8b1b      	ldrh	r3, [r3, #24]
 8009778:	b29a      	uxth	r2, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f042 0208 	orr.w	r2, r2, #8
 8009782:	b292      	uxth	r2, r2
 8009784:	831a      	strh	r2, [r3, #24]
}
 8009786:	bf00      	nop
 8009788:	3770      	adds	r7, #112	; 0x70
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	40008000 	.word	0x40008000

08009794 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b09c      	sub	sp, #112	; 0x70
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097a2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80097ac:	2b22      	cmp	r3, #34	; 0x22
 80097ae:	f040 80be 	bne.w	800992e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80097b8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097c0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80097c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80097c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80097ca:	4013      	ands	r3, r2
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80097d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d6:	1c9a      	adds	r2, r3, #2
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	3b01      	subs	r3, #1
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	f040 80a3 	bne.w	8009942 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800980a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800980c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009810:	667b      	str	r3, [r7, #100]	; 0x64
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	461a      	mov	r2, r3
 8009818:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800981a:	657b      	str	r3, [r7, #84]	; 0x54
 800981c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009820:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e6      	bne.n	80097fc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3308      	adds	r3, #8
 8009834:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009838:	e853 3f00 	ldrex	r3, [r3]
 800983c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800983e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009840:	f023 0301 	bic.w	r3, r3, #1
 8009844:	663b      	str	r3, [r7, #96]	; 0x60
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	3308      	adds	r3, #8
 800984c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800984e:	643a      	str	r2, [r7, #64]	; 0x40
 8009850:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009852:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009854:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009856:	e841 2300 	strex	r3, r2, [r1]
 800985a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800985c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1e5      	bne.n	800982e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2220      	movs	r2, #32
 8009866:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a34      	ldr	r2, [pc, #208]	; (800994c <UART_RxISR_16BIT+0x1b8>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d01f      	beq.n	80098c0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800988a:	2b00      	cmp	r3, #0
 800988c:	d018      	beq.n	80098c0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009894:	6a3b      	ldr	r3, [r7, #32]
 8009896:	e853 3f00 	ldrex	r3, [r3]
 800989a:	61fb      	str	r3, [r7, #28]
   return(result);
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80098a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	461a      	mov	r2, r3
 80098aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80098ae:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098b4:	e841 2300 	strex	r3, r2, [r1]
 80098b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e6      	bne.n	800988e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d12e      	bne.n	8009926 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2200      	movs	r2, #0
 80098cc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	e853 3f00 	ldrex	r3, [r3]
 80098da:	60bb      	str	r3, [r7, #8]
   return(result);
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	f023 0310 	bic.w	r3, r3, #16
 80098e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	461a      	mov	r2, r3
 80098ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80098ec:	61bb      	str	r3, [r7, #24]
 80098ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f0:	6979      	ldr	r1, [r7, #20]
 80098f2:	69ba      	ldr	r2, [r7, #24]
 80098f4:	e841 2300 	strex	r3, r2, [r1]
 80098f8:	613b      	str	r3, [r7, #16]
   return(result);
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1e6      	bne.n	80098ce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	69db      	ldr	r3, [r3, #28]
 8009906:	f003 0310 	and.w	r3, r3, #16
 800990a:	2b10      	cmp	r3, #16
 800990c:	d103      	bne.n	8009916 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2210      	movs	r2, #16
 8009914:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800991c:	4619      	mov	r1, r3
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f7ff f87a 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009924:	e00d      	b.n	8009942 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7f8 f97e 	bl	8001c28 <HAL_UART_RxCpltCallback>
}
 800992c:	e009      	b.n	8009942 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	8b1b      	ldrh	r3, [r3, #24]
 8009934:	b29a      	uxth	r2, r3
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f042 0208 	orr.w	r2, r2, #8
 800993e:	b292      	uxth	r2, r2
 8009940:	831a      	strh	r2, [r3, #24]
}
 8009942:	bf00      	nop
 8009944:	3770      	adds	r7, #112	; 0x70
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	40008000 	.word	0x40008000

08009950 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009964:	b084      	sub	sp, #16
 8009966:	b580      	push	{r7, lr}
 8009968:	b084      	sub	sp, #16
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
 800996e:	f107 001c 	add.w	r0, r7, #28
 8009972:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 fa66 	bl	8009e54 <USB_CoreReset>
 8009988:	4603      	mov	r3, r0
 800998a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800998c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800998e:	2b00      	cmp	r3, #0
 8009990:	d106      	bne.n	80099a0 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009996:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	639a      	str	r2, [r3, #56]	; 0x38
 800999e:	e005      	b.n	80099ac <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80099ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3710      	adds	r7, #16
 80099b2:	46bd      	mov	sp, r7
 80099b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80099b8:	b004      	add	sp, #16
 80099ba:	4770      	bx	lr

080099bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	f023 0201 	bic.w	r2, r3, #1
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	370c      	adds	r7, #12
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr

080099de <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80099de:	b580      	push	{r7, lr}
 80099e0:	b084      	sub	sp, #16
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
 80099e6:	460b      	mov	r3, r1
 80099e8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80099ea:	2300      	movs	r3, #0
 80099ec:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	68db      	ldr	r3, [r3, #12]
 80099f2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80099fa:	78fb      	ldrb	r3, [r7, #3]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d115      	bne.n	8009a2c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	68db      	ldr	r3, [r3, #12]
 8009a04:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009a0c:	2001      	movs	r0, #1
 8009a0e:	f7f9 fcb9 	bl	8003384 <HAL_Delay>
      ms++;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	3301      	adds	r3, #1
 8009a16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 fa0d 	bl	8009e38 <USB_GetMode>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d01e      	beq.n	8009a62 <USB_SetCurrentMode+0x84>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2b31      	cmp	r3, #49	; 0x31
 8009a28:	d9f0      	bls.n	8009a0c <USB_SetCurrentMode+0x2e>
 8009a2a:	e01a      	b.n	8009a62 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d115      	bne.n	8009a5e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009a3e:	2001      	movs	r0, #1
 8009a40:	f7f9 fca0 	bl	8003384 <HAL_Delay>
      ms++;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	3301      	adds	r3, #1
 8009a48:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f9f4 	bl	8009e38 <USB_GetMode>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d005      	beq.n	8009a62 <USB_SetCurrentMode+0x84>
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2b31      	cmp	r3, #49	; 0x31
 8009a5a:	d9f0      	bls.n	8009a3e <USB_SetCurrentMode+0x60>
 8009a5c:	e001      	b.n	8009a62 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e005      	b.n	8009a6e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2b32      	cmp	r3, #50	; 0x32
 8009a66:	d101      	bne.n	8009a6c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e000      	b.n	8009a6e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
	...

08009a78 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a78:	b084      	sub	sp, #16
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b086      	sub	sp, #24
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009a86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009a92:	2300      	movs	r3, #0
 8009a94:	613b      	str	r3, [r7, #16]
 8009a96:	e009      	b.n	8009aac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	3340      	adds	r3, #64	; 0x40
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	613b      	str	r3, [r7, #16]
 8009aac:	693b      	ldr	r3, [r7, #16]
 8009aae:	2b0e      	cmp	r3, #14
 8009ab0:	d9f2      	bls.n	8009a98 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d11c      	bne.n	8009af2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ac6:	f043 0302 	orr.w	r3, r3, #2
 8009aca:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	601a      	str	r2, [r3, #0]
 8009af0:	e005      	b.n	8009afe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009af6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009b04:	461a      	mov	r2, r3
 8009b06:	2300      	movs	r3, #0
 8009b08:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009b0a:	2103      	movs	r1, #3
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 f959 	bl	8009dc4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009b12:	2110      	movs	r1, #16
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 f8f1 	bl	8009cfc <USB_FlushTxFifo>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d001      	beq.n	8009b24 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 f91d 	bl	8009d64 <USB_FlushRxFifo>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d001      	beq.n	8009b34 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b46:	461a      	mov	r2, r3
 8009b48:	2300      	movs	r3, #0
 8009b4a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b52:	461a      	mov	r2, r3
 8009b54:	2300      	movs	r3, #0
 8009b56:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b58:	2300      	movs	r3, #0
 8009b5a:	613b      	str	r3, [r7, #16]
 8009b5c:	e043      	b.n	8009be6 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	015a      	lsls	r2, r3, #5
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	4413      	add	r3, r2
 8009b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b74:	d118      	bne.n	8009ba8 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d10a      	bne.n	8009b92 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	015a      	lsls	r2, r3, #5
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	4413      	add	r3, r2
 8009b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b88:	461a      	mov	r2, r3
 8009b8a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b8e:	6013      	str	r3, [r2, #0]
 8009b90:	e013      	b.n	8009bba <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	015a      	lsls	r2, r3, #5
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	4413      	add	r3, r2
 8009b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009ba4:	6013      	str	r3, [r2, #0]
 8009ba6:	e008      	b.n	8009bba <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	2300      	movs	r3, #0
 8009bca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	015a      	lsls	r2, r3, #5
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bd8:	461a      	mov	r2, r3
 8009bda:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009bde:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	3301      	adds	r3, #1
 8009be4:	613b      	str	r3, [r7, #16]
 8009be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be8:	693a      	ldr	r2, [r7, #16]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d3b7      	bcc.n	8009b5e <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009bee:	2300      	movs	r3, #0
 8009bf0:	613b      	str	r3, [r7, #16]
 8009bf2:	e043      	b.n	8009c7c <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	015a      	lsls	r2, r3, #5
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	4413      	add	r3, r2
 8009bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c0a:	d118      	bne.n	8009c3e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d10a      	bne.n	8009c28 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	015a      	lsls	r2, r3, #5
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	4413      	add	r3, r2
 8009c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c1e:	461a      	mov	r2, r3
 8009c20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009c24:	6013      	str	r3, [r2, #0]
 8009c26:	e013      	b.n	8009c50 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	015a      	lsls	r2, r3, #5
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	4413      	add	r3, r2
 8009c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c34:	461a      	mov	r2, r3
 8009c36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c3a:	6013      	str	r3, [r2, #0]
 8009c3c:	e008      	b.n	8009c50 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	015a      	lsls	r2, r3, #5
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	4413      	add	r3, r2
 8009c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	015a      	lsls	r2, r3, #5
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	4413      	add	r3, r2
 8009c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	2300      	movs	r3, #0
 8009c60:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	015a      	lsls	r2, r3, #5
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	4413      	add	r3, r2
 8009c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c6e:	461a      	mov	r2, r3
 8009c70:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009c74:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	613b      	str	r3, [r7, #16]
 8009c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7e:	693a      	ldr	r2, [r7, #16]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d3b7      	bcc.n	8009bf4 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c8a:	691b      	ldr	r3, [r3, #16]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c96:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009ca4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	f043 0210 	orr.w	r2, r3, #16
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	699a      	ldr	r2, [r3, #24]
 8009cb6:	4b10      	ldr	r3, [pc, #64]	; (8009cf8 <USB_DevInit+0x280>)
 8009cb8:	4313      	orrs	r3, r2
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d005      	beq.n	8009cd0 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	699b      	ldr	r3, [r3, #24]
 8009cc8:	f043 0208 	orr.w	r2, r3, #8
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d107      	bne.n	8009ce6 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	699b      	ldr	r3, [r3, #24]
 8009cda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cde:	f043 0304 	orr.w	r3, r3, #4
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3718      	adds	r7, #24
 8009cec:	46bd      	mov	sp, r7
 8009cee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009cf2:	b004      	add	sp, #16
 8009cf4:	4770      	bx	lr
 8009cf6:	bf00      	nop
 8009cf8:	803c3800 	.word	0x803c3800

08009cfc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	4a13      	ldr	r2, [pc, #76]	; (8009d60 <USB_FlushTxFifo+0x64>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d901      	bls.n	8009d1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d18:	2303      	movs	r3, #3
 8009d1a:	e01b      	b.n	8009d54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	daf2      	bge.n	8009d0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009d24:	2300      	movs	r3, #0
 8009d26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	019b      	lsls	r3, r3, #6
 8009d2c:	f043 0220 	orr.w	r2, r3, #32
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	3301      	adds	r3, #1
 8009d38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	4a08      	ldr	r2, [pc, #32]	; (8009d60 <USB_FlushTxFifo+0x64>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d901      	bls.n	8009d46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009d42:	2303      	movs	r3, #3
 8009d44:	e006      	b.n	8009d54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	691b      	ldr	r3, [r3, #16]
 8009d4a:	f003 0320 	and.w	r3, r3, #32
 8009d4e:	2b20      	cmp	r3, #32
 8009d50:	d0f0      	beq.n	8009d34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr
 8009d60:	00030d40 	.word	0x00030d40

08009d64 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b085      	sub	sp, #20
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	3301      	adds	r3, #1
 8009d74:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	4a11      	ldr	r2, [pc, #68]	; (8009dc0 <USB_FlushRxFifo+0x5c>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d901      	bls.n	8009d82 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e018      	b.n	8009db4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	daf2      	bge.n	8009d70 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2210      	movs	r2, #16
 8009d92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	3301      	adds	r3, #1
 8009d98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	4a08      	ldr	r2, [pc, #32]	; (8009dc0 <USB_FlushRxFifo+0x5c>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d901      	bls.n	8009da6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009da2:	2303      	movs	r3, #3
 8009da4:	e006      	b.n	8009db4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	f003 0310 	and.w	r3, r3, #16
 8009dae:	2b10      	cmp	r3, #16
 8009db0:	d0f0      	beq.n	8009d94 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3714      	adds	r7, #20
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr
 8009dc0:	00030d40 	.word	0x00030d40

08009dc4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	460b      	mov	r3, r1
 8009dce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	78fb      	ldrb	r3, [r7, #3]
 8009dde:	68f9      	ldr	r1, [r7, #12]
 8009de0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009de4:	4313      	orrs	r3, r2
 8009de6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009de8:	2300      	movs	r3, #0
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3714      	adds	r7, #20
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68fa      	ldr	r2, [r7, #12]
 8009e0c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009e10:	f023 0303 	bic.w	r3, r3, #3
 8009e14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	68fa      	ldr	r2, [r7, #12]
 8009e20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e24:	f043 0302 	orr.w	r3, r3, #2
 8009e28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	695b      	ldr	r3, [r3, #20]
 8009e44:	f003 0301 	and.w	r3, r3, #1
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	3301      	adds	r3, #1
 8009e64:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	4a13      	ldr	r2, [pc, #76]	; (8009eb8 <USB_CoreReset+0x64>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d901      	bls.n	8009e72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	e01b      	b.n	8009eaa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	daf2      	bge.n	8009e60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	f043 0201 	orr.w	r2, r3, #1
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	4a09      	ldr	r2, [pc, #36]	; (8009eb8 <USB_CoreReset+0x64>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d901      	bls.n	8009e9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009e98:	2303      	movs	r3, #3
 8009e9a:	e006      	b.n	8009eaa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	f003 0301 	and.w	r3, r3, #1
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d0f0      	beq.n	8009e8a <USB_CoreReset+0x36>

  return HAL_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3714      	adds	r7, #20
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr
 8009eb6:	bf00      	nop
 8009eb8:	00030d40 	.word	0x00030d40

08009ebc <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b08a      	sub	sp, #40	; 0x28
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	6039      	str	r1, [r7, #0]
 8009ec6:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8009ec8:	79fb      	ldrb	r3, [r7, #7]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d10b      	bne.n	8009ee6 <BSP_COM_Init+0x2a>
 8009ece:	4b2d      	ldr	r3, [pc, #180]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ed2:	4a2c      	ldr	r2, [pc, #176]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009ed4:	f043 0302 	orr.w	r3, r3, #2
 8009ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009eda:	4b2a      	ldr	r3, [pc, #168]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ede:	f003 0302 	and.w	r3, r3, #2
 8009ee2:	613b      	str	r3, [r7, #16]
 8009ee4:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8009ee6:	79fb      	ldrb	r3, [r7, #7]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d10b      	bne.n	8009f04 <BSP_COM_Init+0x48>
 8009eec:	4b25      	ldr	r3, [pc, #148]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ef0:	4a24      	ldr	r2, [pc, #144]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009ef2:	f043 0302 	orr.w	r3, r3, #2
 8009ef6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ef8:	4b22      	ldr	r3, [pc, #136]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009efc:	f003 0302 	and.w	r3, r3, #2
 8009f00:	60fb      	str	r3, [r7, #12]
 8009f02:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8009f04:	79fb      	ldrb	r3, [r7, #7]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d10b      	bne.n	8009f22 <BSP_COM_Init+0x66>
 8009f0a:	4b1e      	ldr	r3, [pc, #120]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f0e:	4a1d      	ldr	r2, [pc, #116]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f14:	6613      	str	r3, [r2, #96]	; 0x60
 8009f16:	4b1b      	ldr	r3, [pc, #108]	; (8009f84 <BSP_COM_Init+0xc8>)
 8009f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f1e:	60bb      	str	r3, [r7, #8]
 8009f20:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 8009f22:	2340      	movs	r3, #64	; 0x40
 8009f24:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8009f26:	2302      	movs	r3, #2
 8009f28:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8009f2a:	2302      	movs	r3, #2
 8009f2c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8009f32:	2307      	movs	r3, #7
 8009f34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8009f36:	79fb      	ldrb	r3, [r7, #7]
 8009f38:	4a13      	ldr	r2, [pc, #76]	; (8009f88 <BSP_COM_Init+0xcc>)
 8009f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f3e:	f107 0214 	add.w	r2, r7, #20
 8009f42:	4611      	mov	r1, r2
 8009f44:	4618      	mov	r0, r3
 8009f46:	f7f9 fd11 	bl	800396c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8009f4a:	2380      	movs	r3, #128	; 0x80
 8009f4c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8009f4e:	2302      	movs	r3, #2
 8009f50:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 8009f52:	2307      	movs	r3, #7
 8009f54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8009f56:	79fb      	ldrb	r3, [r7, #7]
 8009f58:	4a0c      	ldr	r2, [pc, #48]	; (8009f8c <BSP_COM_Init+0xd0>)
 8009f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f5e:	f107 0214 	add.w	r2, r7, #20
 8009f62:	4611      	mov	r1, r2
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7f9 fd01 	bl	800396c <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8009f6a:	79fb      	ldrb	r3, [r7, #7]
 8009f6c:	4a08      	ldr	r2, [pc, #32]	; (8009f90 <BSP_COM_Init+0xd4>)
 8009f6e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 8009f76:	6838      	ldr	r0, [r7, #0]
 8009f78:	f7fe f92b 	bl	80081d2 <HAL_UART_Init>
}
 8009f7c:	bf00      	nop
 8009f7e:	3728      	adds	r7, #40	; 0x28
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}
 8009f84:	40021000 	.word	0x40021000
 8009f88:	200000bc 	.word	0x200000bc
 8009f8c:	200000c0 	.word	0x200000c0
 8009f90:	200000b8 	.word	0x200000b8

08009f94 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b08a      	sub	sp, #40	; 0x28
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8009f9c:	4b27      	ldr	r3, [pc, #156]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fa0:	4a26      	ldr	r2, [pc, #152]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009fa2:	f043 0302 	orr.w	r3, r3, #2
 8009fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009fa8:	4b24      	ldr	r3, [pc, #144]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fac:	f003 0302 	and.w	r3, r3, #2
 8009fb0:	613b      	str	r3, [r7, #16]
 8009fb2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8009fb4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009fb8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8009fba:	2312      	movs	r3, #18
 8009fbc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8009fc6:	2304      	movs	r3, #4
 8009fc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8009fca:	f107 0314 	add.w	r3, r7, #20
 8009fce:	4619      	mov	r1, r3
 8009fd0:	481b      	ldr	r0, [pc, #108]	; (800a040 <I2Cx_MspInit+0xac>)
 8009fd2:	f7f9 fccb 	bl	800396c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8009fd6:	f107 0314 	add.w	r3, r7, #20
 8009fda:	4619      	mov	r1, r3
 8009fdc:	4818      	ldr	r0, [pc, #96]	; (800a040 <I2Cx_MspInit+0xac>)
 8009fde:	f7f9 fcc5 	bl	800396c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8009fe2:	4b16      	ldr	r3, [pc, #88]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fe6:	4a15      	ldr	r2, [pc, #84]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009fe8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009fec:	6593      	str	r3, [r2, #88]	; 0x58
 8009fee:	4b13      	ldr	r3, [pc, #76]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ff6:	60fb      	str	r3, [r7, #12]
 8009ff8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8009ffa:	4b10      	ldr	r3, [pc, #64]	; (800a03c <I2Cx_MspInit+0xa8>)
 8009ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffe:	4a0f      	ldr	r2, [pc, #60]	; (800a03c <I2Cx_MspInit+0xa8>)
 800a000:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a004:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800a006:	4b0d      	ldr	r3, [pc, #52]	; (800a03c <I2Cx_MspInit+0xa8>)
 800a008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00a:	4a0c      	ldr	r2, [pc, #48]	; (800a03c <I2Cx_MspInit+0xa8>)
 800a00c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800a010:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800a012:	2200      	movs	r2, #0
 800a014:	210f      	movs	r1, #15
 800a016:	2021      	movs	r0, #33	; 0x21
 800a018:	f7f9 fad7 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800a01c:	2021      	movs	r0, #33	; 0x21
 800a01e:	f7f9 faf0 	bl	8003602 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800a022:	2200      	movs	r2, #0
 800a024:	210f      	movs	r1, #15
 800a026:	2022      	movs	r0, #34	; 0x22
 800a028:	f7f9 facf 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800a02c:	2022      	movs	r0, #34	; 0x22
 800a02e:	f7f9 fae8 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 800a032:	bf00      	nop
 800a034:	3728      	adds	r7, #40	; 0x28
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	40021000 	.word	0x40021000
 800a040:	48000400 	.word	0x48000400

0800a044 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a12      	ldr	r2, [pc, #72]	; (800a098 <I2Cx_Init+0x54>)
 800a050:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a11      	ldr	r2, [pc, #68]	; (800a09c <I2Cx_Init+0x58>)
 800a056:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2201      	movs	r2, #1
 800a062:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f7ff ff89 	bl	8009f94 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f7f9 ff72 	bl	8003f6c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800a088:	2100      	movs	r1, #0
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f7fa fd1e 	bl	8004acc <HAL_I2CEx_ConfigAnalogFilter>
}
 800a090:	bf00      	nop
 800a092:	3708      	adds	r7, #8
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}
 800a098:	40005800 	.word	0x40005800
 800a09c:	00702681 	.word	0x00702681

0800a0a0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08a      	sub	sp, #40	; 0x28
 800a0a4:	af04      	add	r7, sp, #16
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	4608      	mov	r0, r1
 800a0aa:	4611      	mov	r1, r2
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	72fb      	strb	r3, [r7, #11]
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	813b      	strh	r3, [r7, #8]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800a0be:	7afb      	ldrb	r3, [r7, #11]
 800a0c0:	b299      	uxth	r1, r3
 800a0c2:	88f8      	ldrh	r0, [r7, #6]
 800a0c4:	893a      	ldrh	r2, [r7, #8]
 800a0c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a0ca:	9302      	str	r3, [sp, #8]
 800a0cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0ce:	9301      	str	r3, [sp, #4]
 800a0d0:	6a3b      	ldr	r3, [r7, #32]
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f7fa f926 	bl	8004328 <HAL_I2C_Mem_Read>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800a0e0:	7dfb      	ldrb	r3, [r7, #23]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d004      	beq.n	800a0f0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800a0e6:	7afb      	ldrb	r3, [r7, #11]
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	68f8      	ldr	r0, [r7, #12]
 800a0ec:	f000 f832 	bl	800a154 <I2Cx_Error>
  }
  return status;
 800a0f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3718      	adds	r7, #24
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b08a      	sub	sp, #40	; 0x28
 800a0fe:	af04      	add	r7, sp, #16
 800a100:	60f8      	str	r0, [r7, #12]
 800a102:	4608      	mov	r0, r1
 800a104:	4611      	mov	r1, r2
 800a106:	461a      	mov	r2, r3
 800a108:	4603      	mov	r3, r0
 800a10a:	72fb      	strb	r3, [r7, #11]
 800a10c:	460b      	mov	r3, r1
 800a10e:	813b      	strh	r3, [r7, #8]
 800a110:	4613      	mov	r3, r2
 800a112:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800a114:	2300      	movs	r3, #0
 800a116:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800a118:	7afb      	ldrb	r3, [r7, #11]
 800a11a:	b299      	uxth	r1, r3
 800a11c:	88f8      	ldrh	r0, [r7, #6]
 800a11e:	893a      	ldrh	r2, [r7, #8]
 800a120:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a124:	9302      	str	r3, [sp, #8]
 800a126:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a128:	9301      	str	r3, [sp, #4]
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	4603      	mov	r3, r0
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f7f9 ffe5 	bl	8004100 <HAL_I2C_Mem_Write>
 800a136:	4603      	mov	r3, r0
 800a138:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800a13a:	7dfb      	ldrb	r3, [r7, #23]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d004      	beq.n	800a14a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800a140:	7afb      	ldrb	r3, [r7, #11]
 800a142:	4619      	mov	r1, r3
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f805 	bl	800a154 <I2Cx_Error>
  }
  return status;
 800a14a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3718      	adds	r7, #24
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b082      	sub	sp, #8
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	460b      	mov	r3, r1
 800a15e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f7f9 ff9e 	bl	80040a2 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f7ff ff6c 	bl	800a044 <I2Cx_Init>
}
 800a16c:	bf00      	nop
 800a16e:	3708      	adds	r7, #8
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 800a178:	4802      	ldr	r0, [pc, #8]	; (800a184 <SENSOR_IO_Init+0x10>)
 800a17a:	f7ff ff63 	bl	800a044 <I2Cx_Init>
}
 800a17e:	bf00      	nop
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	20000f04 	.word	0x20000f04

0800a188 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af02      	add	r7, sp, #8
 800a18e:	4603      	mov	r3, r0
 800a190:	71fb      	strb	r3, [r7, #7]
 800a192:	460b      	mov	r3, r1
 800a194:	71bb      	strb	r3, [r7, #6]
 800a196:	4613      	mov	r3, r2
 800a198:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800a19a:	79bb      	ldrb	r3, [r7, #6]
 800a19c:	b29a      	uxth	r2, r3
 800a19e:	79f9      	ldrb	r1, [r7, #7]
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	9301      	str	r3, [sp, #4]
 800a1a4:	1d7b      	adds	r3, r7, #5
 800a1a6:	9300      	str	r3, [sp, #0]
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	4803      	ldr	r0, [pc, #12]	; (800a1b8 <SENSOR_IO_Write+0x30>)
 800a1ac:	f7ff ffa5 	bl	800a0fa <I2Cx_WriteMultiple>
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	20000f04 	.word	0x20000f04

0800a1bc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b086      	sub	sp, #24
 800a1c0:	af02      	add	r7, sp, #8
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	460a      	mov	r2, r1
 800a1c6:	71fb      	strb	r3, [r7, #7]
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800a1d0:	79bb      	ldrb	r3, [r7, #6]
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	79f9      	ldrb	r1, [r7, #7]
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	f107 030f 	add.w	r3, r7, #15
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	4804      	ldr	r0, [pc, #16]	; (800a1f4 <SENSOR_IO_Read+0x38>)
 800a1e4:	f7ff ff5c 	bl	800a0a0 <I2Cx_ReadMultiple>

  return read_value;
 800a1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000f04 	.word	0x20000f04

0800a1f8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af02      	add	r7, sp, #8
 800a1fe:	603a      	str	r2, [r7, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	4603      	mov	r3, r0
 800a204:	71fb      	strb	r3, [r7, #7]
 800a206:	460b      	mov	r3, r1
 800a208:	71bb      	strb	r3, [r7, #6]
 800a20a:	4613      	mov	r3, r2
 800a20c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800a20e:	79bb      	ldrb	r3, [r7, #6]
 800a210:	b29a      	uxth	r2, r3
 800a212:	79f9      	ldrb	r1, [r7, #7]
 800a214:	88bb      	ldrh	r3, [r7, #4]
 800a216:	9301      	str	r3, [sp, #4]
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	9300      	str	r3, [sp, #0]
 800a21c:	2301      	movs	r3, #1
 800a21e:	4804      	ldr	r0, [pc, #16]	; (800a230 <SENSOR_IO_ReadMultiple+0x38>)
 800a220:	f7ff ff3e 	bl	800a0a0 <I2Cx_ReadMultiple>
 800a224:	4603      	mov	r3, r0
 800a226:	b29b      	uxth	r3, r3
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3708      	adds	r7, #8
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	20000f04 	.word	0x20000f04

0800a234 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800a23e:	2300      	movs	r3, #0
 800a240:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800a242:	4b19      	ldr	r3, [pc, #100]	; (800a2a8 <BSP_ACCELERO_Init+0x74>)
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	4798      	blx	r3
 800a248:	4603      	mov	r3, r0
 800a24a:	2b6a      	cmp	r3, #106	; 0x6a
 800a24c:	d002      	beq.n	800a254 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	73fb      	strb	r3, [r7, #15]
 800a252:	e024      	b.n	800a29e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800a254:	4b15      	ldr	r3, [pc, #84]	; (800a2ac <BSP_ACCELERO_Init+0x78>)
 800a256:	4a14      	ldr	r2, [pc, #80]	; (800a2a8 <BSP_ACCELERO_Init+0x74>)
 800a258:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800a25a:	2330      	movs	r3, #48	; 0x30
 800a25c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800a25e:	2300      	movs	r3, #0
 800a260:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800a262:	2300      	movs	r3, #0
 800a264:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800a266:	2340      	movs	r3, #64	; 0x40
 800a268:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800a26a:	2300      	movs	r3, #0
 800a26c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800a26e:	2300      	movs	r3, #0
 800a270:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800a272:	797a      	ldrb	r2, [r7, #5]
 800a274:	7abb      	ldrb	r3, [r7, #10]
 800a276:	4313      	orrs	r3, r2
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800a27c:	7a3b      	ldrb	r3, [r7, #8]
 800a27e:	f043 0304 	orr.w	r3, r3, #4
 800a282:	b2db      	uxtb	r3, r3
 800a284:	021b      	lsls	r3, r3, #8
 800a286:	b21a      	sxth	r2, r3
 800a288:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	b21b      	sxth	r3, r3
 800a290:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800a292:	4b06      	ldr	r3, [pc, #24]	; (800a2ac <BSP_ACCELERO_Init+0x78>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	89ba      	ldrh	r2, [r7, #12]
 800a29a:	4610      	mov	r0, r2
 800a29c:	4798      	blx	r3
  }  

  return ret;
 800a29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	200000e0 	.word	0x200000e0
 800a2ac:	20000fe0 	.word	0x20000fe0

0800a2b0 <BSP_ACCELERO_LowPower>:
  * @brief  Set/Unset the ACCELERO in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  * @retval None
  */
void BSP_ACCELERO_LowPower(uint16_t status)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	80fb      	strh	r3, [r7, #6]
  /* Set/Unset the ACCELERO in low power mode */
  if(AccelerometerDrv != NULL)
 800a2ba:	4b09      	ldr	r3, [pc, #36]	; (800a2e0 <BSP_ACCELERO_LowPower+0x30>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00a      	beq.n	800a2d8 <BSP_ACCELERO_LowPower+0x28>
  {
    if(AccelerometerDrv->LowPower != NULL)
 800a2c2:	4b07      	ldr	r3, [pc, #28]	; (800a2e0 <BSP_ACCELERO_LowPower+0x30>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	691b      	ldr	r3, [r3, #16]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d005      	beq.n	800a2d8 <BSP_ACCELERO_LowPower+0x28>
    {
      AccelerometerDrv->LowPower(status);
 800a2cc:	4b04      	ldr	r3, [pc, #16]	; (800a2e0 <BSP_ACCELERO_LowPower+0x30>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	88fa      	ldrh	r2, [r7, #6]
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	4798      	blx	r3
    }
  }
}
 800a2d8:	bf00      	nop
 800a2da:	3708      	adds	r7, #8
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	20000fe0 	.word	0x20000fe0

0800a2e4 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b082      	sub	sp, #8
 800a2e8:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800a2ea:	4b0c      	ldr	r3, [pc, #48]	; (800a31c <BSP_HSENSOR_Init+0x38>)
 800a2ec:	685b      	ldr	r3, [r3, #4]
 800a2ee:	20be      	movs	r0, #190	; 0xbe
 800a2f0:	4798      	blx	r3
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2bbc      	cmp	r3, #188	; 0xbc
 800a2f6:	d002      	beq.n	800a2fe <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	607b      	str	r3, [r7, #4]
 800a2fc:	e009      	b.n	800a312 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800a2fe:	4b08      	ldr	r3, [pc, #32]	; (800a320 <BSP_HSENSOR_Init+0x3c>)
 800a300:	4a06      	ldr	r2, [pc, #24]	; (800a31c <BSP_HSENSOR_Init+0x38>)
 800a302:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 800a304:	4b06      	ldr	r3, [pc, #24]	; (800a320 <BSP_HSENSOR_Init+0x3c>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	20be      	movs	r0, #190	; 0xbe
 800a30c:	4798      	blx	r3
    ret = HSENSOR_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800a312:	687b      	ldr	r3, [r7, #4]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	200000c4 	.word	0x200000c4
 800a320:	20000fe4 	.word	0x20000fe4

0800a324 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800a32e:	4b09      	ldr	r3, [pc, #36]	; (800a354 <BSP_TSENSOR_Init+0x30>)
 800a330:	4a09      	ldr	r2, [pc, #36]	; (800a358 <BSP_TSENSOR_Init+0x34>)
 800a332:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800a334:	f7ff ff1e 	bl	800a174 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 800a338:	4b06      	ldr	r3, [pc, #24]	; (800a354 <BSP_TSENSOR_Init+0x30>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2100      	movs	r1, #0
 800a340:	20be      	movs	r0, #190	; 0xbe
 800a342:	4798      	blx	r3

  ret = TSENSOR_OK;
 800a344:	2300      	movs	r3, #0
 800a346:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 800a348:	79fb      	ldrb	r3, [r7, #7]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	20000fe8 	.word	0x20000fe8
 800a358:	200000d0 	.word	0x200000d0

0800a35c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	4603      	mov	r3, r0
 800a364:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800a366:	88fb      	ldrh	r3, [r7, #6]
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2120      	movs	r1, #32
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7ff ff25 	bl	800a1bc <SENSOR_IO_Read>
 800a372:	4603      	mov	r3, r0
 800a374:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800a376:	7bfb      	ldrb	r3, [r7, #15]
 800a378:	f023 0304 	bic.w	r3, r3, #4
 800a37c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800a37e:	7bfb      	ldrb	r3, [r7, #15]
 800a380:	f043 0304 	orr.w	r3, r3, #4
 800a384:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800a386:	7bfb      	ldrb	r3, [r7, #15]
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800a38e:	7bfb      	ldrb	r3, [r7, #15]
 800a390:	f043 0301 	orr.w	r3, r3, #1
 800a394:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a39c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800a39e:	88fb      	ldrh	r3, [r7, #6]
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	7bfa      	ldrb	r2, [r7, #15]
 800a3a4:	2120      	movs	r1, #32
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f7ff feee 	bl	800a188 <SENSOR_IO_Write>
}
 800a3ac:	bf00      	nop
 800a3ae:	3710      	adds	r7, #16
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800a3c2:	f7ff fed7 	bl	800a174 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800a3c6:	88fb      	ldrh	r3, [r7, #6]
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	210f      	movs	r1, #15
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7ff fef5 	bl	800a1bc <SENSOR_IO_Read>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b088      	sub	sp, #32
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800a3ea:	88fb      	ldrh	r3, [r7, #6]
 800a3ec:	b2d8      	uxtb	r0, r3
 800a3ee:	f107 020c 	add.w	r2, r7, #12
 800a3f2:	2302      	movs	r3, #2
 800a3f4:	21b0      	movs	r1, #176	; 0xb0
 800a3f6:	f7ff feff 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800a3fa:	7b3b      	ldrb	r3, [r7, #12]
 800a3fc:	085b      	lsrs	r3, r3, #1
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800a402:	7b7b      	ldrb	r3, [r7, #13]
 800a404:	085b      	lsrs	r3, r3, #1
 800a406:	b2db      	uxtb	r3, r3
 800a408:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800a40a:	88fb      	ldrh	r3, [r7, #6]
 800a40c:	b2d8      	uxtb	r0, r3
 800a40e:	f107 020c 	add.w	r2, r7, #12
 800a412:	2302      	movs	r3, #2
 800a414:	21b6      	movs	r1, #182	; 0xb6
 800a416:	f7ff feef 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800a41a:	7b7b      	ldrb	r3, [r7, #13]
 800a41c:	021b      	lsls	r3, r3, #8
 800a41e:	b21a      	sxth	r2, r3
 800a420:	7b3b      	ldrb	r3, [r7, #12]
 800a422:	b21b      	sxth	r3, r3
 800a424:	4313      	orrs	r3, r2
 800a426:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800a428:	88fb      	ldrh	r3, [r7, #6]
 800a42a:	b2d8      	uxtb	r0, r3
 800a42c:	f107 020c 	add.w	r2, r7, #12
 800a430:	2302      	movs	r3, #2
 800a432:	21ba      	movs	r1, #186	; 0xba
 800a434:	f7ff fee0 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800a438:	7b7b      	ldrb	r3, [r7, #13]
 800a43a:	021b      	lsls	r3, r3, #8
 800a43c:	b21a      	sxth	r2, r3
 800a43e:	7b3b      	ldrb	r3, [r7, #12]
 800a440:	b21b      	sxth	r3, r3
 800a442:	4313      	orrs	r3, r2
 800a444:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 800a446:	88fb      	ldrh	r3, [r7, #6]
 800a448:	b2d8      	uxtb	r0, r3
 800a44a:	f107 020c 	add.w	r2, r7, #12
 800a44e:	2302      	movs	r3, #2
 800a450:	21a8      	movs	r1, #168	; 0xa8
 800a452:	f7ff fed1 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800a456:	7b7b      	ldrb	r3, [r7, #13]
 800a458:	021b      	lsls	r3, r3, #8
 800a45a:	b21a      	sxth	r2, r3
 800a45c:	7b3b      	ldrb	r3, [r7, #12]
 800a45e:	b21b      	sxth	r3, r3
 800a460:	4313      	orrs	r3, r2
 800a462:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800a464:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a468:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	ee07 3a90 	vmov	s15, r3
 800a472:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a476:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800a47a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a47e:	1ad3      	subs	r3, r2, r3
 800a480:	ee07 3a90 	vmov	s15, r3
 800a484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a488:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a48c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800a490:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a494:	1ad3      	subs	r3, r2, r3
 800a496:	ee07 3a90 	vmov	s15, r3
 800a49a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a49e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a4a6:	ee07 3a90 	vmov	s15, r3
 800a4aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4b2:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800a4b6:	edd7 7a04 	vldr	s15, [r7, #16]
 800a4ba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a4be:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a4c2:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800a4c6:	edd7 7a04 	vldr	s15, [r7, #16]
 800a4ca:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800a510 <HTS221_H_ReadHumidity+0x130>
 800a4ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a4d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4d6:	dd01      	ble.n	800a4dc <HTS221_H_ReadHumidity+0xfc>
 800a4d8:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <HTS221_H_ReadHumidity+0x134>)
 800a4da:	e00a      	b.n	800a4f2 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 800a4dc:	edd7 7a04 	vldr	s15, [r7, #16]
 800a4e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e8:	d502      	bpl.n	800a4f0 <HTS221_H_ReadHumidity+0x110>
 800a4ea:	f04f 0300 	mov.w	r3, #0
 800a4ee:	e000      	b.n	800a4f2 <HTS221_H_ReadHumidity+0x112>
 800a4f0:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800a4f2:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800a4f4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a4f8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a4fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a500:	eef0 7a66 	vmov.f32	s15, s13
}
 800a504:	eeb0 0a67 	vmov.f32	s0, s15
 800a508:	3720      	adds	r7, #32
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop
 800a510:	447a0000 	.word	0x447a0000
 800a514:	447a0000 	.word	0x447a0000

0800a518 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	4603      	mov	r3, r0
 800a520:	6039      	str	r1, [r7, #0]
 800a522:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800a524:	88fb      	ldrh	r3, [r7, #6]
 800a526:	b2db      	uxtb	r3, r3
 800a528:	2120      	movs	r1, #32
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7ff fe46 	bl	800a1bc <SENSOR_IO_Read>
 800a530:	4603      	mov	r3, r0
 800a532:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800a534:	7bfb      	ldrb	r3, [r7, #15]
 800a536:	f023 0304 	bic.w	r3, r3, #4
 800a53a:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800a53c:	7bfb      	ldrb	r3, [r7, #15]
 800a53e:	f043 0304 	orr.w	r3, r3, #4
 800a542:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800a544:	7bfb      	ldrb	r3, [r7, #15]
 800a546:	f023 0303 	bic.w	r3, r3, #3
 800a54a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	f043 0301 	orr.w	r3, r3, #1
 800a552:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800a554:	7bfb      	ldrb	r3, [r7, #15]
 800a556:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a55a:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800a55c:	88fb      	ldrh	r3, [r7, #6]
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	7bfa      	ldrb	r2, [r7, #15]
 800a562:	2120      	movs	r1, #32
 800a564:	4618      	mov	r0, r3
 800a566:	f7ff fe0f 	bl	800a188 <SENSOR_IO_Write>
}
 800a56a:	bf00      	nop
 800a56c:	3710      	adds	r7, #16
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b088      	sub	sp, #32
 800a576:	af00      	add	r7, sp, #0
 800a578:	4603      	mov	r3, r0
 800a57a:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800a57c:	88fb      	ldrh	r3, [r7, #6]
 800a57e:	b2d8      	uxtb	r0, r3
 800a580:	f107 0208 	add.w	r2, r7, #8
 800a584:	2302      	movs	r3, #2
 800a586:	21b2      	movs	r1, #178	; 0xb2
 800a588:	f7ff fe36 	bl	800a1f8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800a58c:	88fb      	ldrh	r3, [r7, #6]
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	2135      	movs	r1, #53	; 0x35
 800a592:	4618      	mov	r0, r3
 800a594:	f7ff fe12 	bl	800a1bc <SENSOR_IO_Read>
 800a598:	4603      	mov	r3, r0
 800a59a:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800a59c:	7ffb      	ldrb	r3, [r7, #31]
 800a59e:	021b      	lsls	r3, r3, #8
 800a5a0:	b21b      	sxth	r3, r3
 800a5a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5a6:	b21a      	sxth	r2, r3
 800a5a8:	7a3b      	ldrb	r3, [r7, #8]
 800a5aa:	b21b      	sxth	r3, r3
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 800a5b0:	7ffb      	ldrb	r3, [r7, #31]
 800a5b2:	019b      	lsls	r3, r3, #6
 800a5b4:	b21b      	sxth	r3, r3
 800a5b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5ba:	b21a      	sxth	r2, r3
 800a5bc:	7a7b      	ldrb	r3, [r7, #9]
 800a5be:	b21b      	sxth	r3, r3
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800a5c4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800a5c8:	10db      	asrs	r3, r3, #3
 800a5ca:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 800a5cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a5d0:	10db      	asrs	r3, r3, #3
 800a5d2:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800a5d4:	88fb      	ldrh	r3, [r7, #6]
 800a5d6:	b2d8      	uxtb	r0, r3
 800a5d8:	f107 0208 	add.w	r2, r7, #8
 800a5dc:	2304      	movs	r3, #4
 800a5de:	21bc      	movs	r1, #188	; 0xbc
 800a5e0:	f7ff fe0a 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800a5e4:	7a7b      	ldrb	r3, [r7, #9]
 800a5e6:	021b      	lsls	r3, r3, #8
 800a5e8:	b21a      	sxth	r2, r3
 800a5ea:	7a3b      	ldrb	r3, [r7, #8]
 800a5ec:	b21b      	sxth	r3, r3
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800a5f2:	7afb      	ldrb	r3, [r7, #11]
 800a5f4:	021b      	lsls	r3, r3, #8
 800a5f6:	b21a      	sxth	r2, r3
 800a5f8:	7abb      	ldrb	r3, [r7, #10]
 800a5fa:	b21b      	sxth	r3, r3
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800a600:	88fb      	ldrh	r3, [r7, #6]
 800a602:	b2d8      	uxtb	r0, r3
 800a604:	f107 0208 	add.w	r2, r7, #8
 800a608:	2302      	movs	r3, #2
 800a60a:	21aa      	movs	r1, #170	; 0xaa
 800a60c:	f7ff fdf4 	bl	800a1f8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800a610:	7a7b      	ldrb	r3, [r7, #9]
 800a612:	021b      	lsls	r3, r3, #8
 800a614:	b21a      	sxth	r2, r3
 800a616:	7a3b      	ldrb	r3, [r7, #8]
 800a618:	b21b      	sxth	r3, r3
 800a61a:	4313      	orrs	r3, r2
 800a61c:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800a61e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800a622:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a626:	1ad3      	subs	r3, r2, r3
 800a628:	ee07 3a90 	vmov	s15, r3
 800a62c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a630:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a634:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	ee07 3a90 	vmov	s15, r3
 800a63e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a642:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a646:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800a64a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a64e:	1ad3      	subs	r3, r2, r3
 800a650:	ee07 3a90 	vmov	s15, r3
 800a654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a658:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a65c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800a660:	ee07 3a90 	vmov	s15, r3
 800a664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a66c:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	ee07 3a90 	vmov	s15, r3
}
 800a676:	eeb0 0a67 	vmov.f32	s0, s15
 800a67a:	3720      	adds	r7, #32
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	4603      	mov	r3, r0
 800a688:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800a68a:	2300      	movs	r3, #0
 800a68c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800a68e:	2110      	movs	r1, #16
 800a690:	20d4      	movs	r0, #212	; 0xd4
 800a692:	f7ff fd93 	bl	800a1bc <SENSOR_IO_Read>
 800a696:	4603      	mov	r3, r0
 800a698:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800a69a:	88fb      	ldrh	r3, [r7, #6]
 800a69c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800a69e:	7bbb      	ldrb	r3, [r7, #14]
 800a6a0:	f003 0303 	and.w	r3, r3, #3
 800a6a4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800a6a6:	7bba      	ldrb	r2, [r7, #14]
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800a6ae:	7bbb      	ldrb	r3, [r7, #14]
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	2110      	movs	r1, #16
 800a6b4:	20d4      	movs	r0, #212	; 0xd4
 800a6b6:	f7ff fd67 	bl	800a188 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800a6ba:	2112      	movs	r1, #18
 800a6bc:	20d4      	movs	r0, #212	; 0xd4
 800a6be:	f7ff fd7d 	bl	800a1bc <SENSOR_IO_Read>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800a6c6:	88fb      	ldrh	r3, [r7, #6]
 800a6c8:	0a1b      	lsrs	r3, r3, #8
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800a6ce:	7bbb      	ldrb	r3, [r7, #14]
 800a6d0:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800a6d4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800a6d6:	7bba      	ldrb	r2, [r7, #14]
 800a6d8:	7bfb      	ldrb	r3, [r7, #15]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800a6de:	7bbb      	ldrb	r3, [r7, #14]
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	2112      	movs	r1, #18
 800a6e4:	20d4      	movs	r0, #212	; 0xd4
 800a6e6:	f7ff fd4f 	bl	800a188 <SENSOR_IO_Write>
}
 800a6ea:	bf00      	nop
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	b082      	sub	sp, #8
 800a6f6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800a6fc:	2110      	movs	r1, #16
 800a6fe:	20d4      	movs	r0, #212	; 0xd4
 800a700:	f7ff fd5c 	bl	800a1bc <SENSOR_IO_Read>
 800a704:	4603      	mov	r3, r0
 800a706:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800a708:	79fb      	ldrb	r3, [r7, #7]
 800a70a:	f003 030f 	and.w	r3, r3, #15
 800a70e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 800a710:	79fb      	ldrb	r3, [r7, #7]
 800a712:	461a      	mov	r2, r3
 800a714:	2110      	movs	r1, #16
 800a716:	20d4      	movs	r0, #212	; 0xd4
 800a718:	f7ff fd36 	bl	800a188 <SENSOR_IO_Write>
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 800a724:	b580      	push	{r7, lr}
 800a726:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800a728:	f7ff fd24 	bl	800a174 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800a72c:	210f      	movs	r1, #15
 800a72e:	20d4      	movs	r0, #212	; 0xd4
 800a730:	f7ff fd44 	bl	800a1bc <SENSOR_IO_Read>
 800a734:	4603      	mov	r3, r0
}
 800a736:	4618      	mov	r0, r3
 800a738:	bd80      	pop	{r7, pc}

0800a73a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800a73a:	b580      	push	{r7, lr}
 800a73c:	b084      	sub	sp, #16
 800a73e:	af00      	add	r7, sp, #0
 800a740:	4603      	mov	r3, r0
 800a742:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800a744:	2300      	movs	r3, #0
 800a746:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800a748:	2115      	movs	r1, #21
 800a74a:	20d4      	movs	r0, #212	; 0xd4
 800a74c:	f7ff fd36 	bl	800a1bc <SENSOR_IO_Read>
 800a750:	4603      	mov	r3, r0
 800a752:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800a754:	7bfb      	ldrb	r3, [r7, #15]
 800a756:	f023 0310 	bic.w	r3, r3, #16
 800a75a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800a75c:	88fb      	ldrh	r3, [r7, #6]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d003      	beq.n	800a76a <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800a762:	7bfb      	ldrb	r3, [r7, #15]
 800a764:	f043 0310 	orr.w	r3, r3, #16
 800a768:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800a76a:	7bfb      	ldrb	r3, [r7, #15]
 800a76c:	461a      	mov	r2, r3
 800a76e:	2115      	movs	r1, #21
 800a770:	20d4      	movs	r0, #212	; 0xd4
 800a772:	f7ff fd09 	bl	800a188 <SENSOR_IO_Write>
}
 800a776:	bf00      	nop
 800a778:	3710      	adds	r7, #16
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
	...

0800a780 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b088      	sub	sp, #32
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 800a788:	2300      	movs	r3, #0
 800a78a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800a790:	f04f 0300 	mov.w	r3, #0
 800a794:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800a796:	2110      	movs	r1, #16
 800a798:	20d4      	movs	r0, #212	; 0xd4
 800a79a:	f7ff fd0f 	bl	800a1bc <SENSOR_IO_Read>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800a7a2:	f107 0208 	add.w	r2, r7, #8
 800a7a6:	2306      	movs	r3, #6
 800a7a8:	2128      	movs	r1, #40	; 0x28
 800a7aa:	20d4      	movs	r0, #212	; 0xd4
 800a7ac:	f7ff fd24 	bl	800a1f8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	77fb      	strb	r3, [r7, #31]
 800a7b4:	e01c      	b.n	800a7f0 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800a7b6:	7ffb      	ldrb	r3, [r7, #31]
 800a7b8:	005b      	lsls	r3, r3, #1
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	3320      	adds	r3, #32
 800a7be:	443b      	add	r3, r7
 800a7c0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800a7c4:	b29b      	uxth	r3, r3
 800a7c6:	021b      	lsls	r3, r3, #8
 800a7c8:	b29a      	uxth	r2, r3
 800a7ca:	7ffb      	ldrb	r3, [r7, #31]
 800a7cc:	005b      	lsls	r3, r3, #1
 800a7ce:	3320      	adds	r3, #32
 800a7d0:	443b      	add	r3, r7
 800a7d2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	4413      	add	r3, r2
 800a7da:	b29a      	uxth	r2, r3
 800a7dc:	7ffb      	ldrb	r3, [r7, #31]
 800a7de:	b212      	sxth	r2, r2
 800a7e0:	005b      	lsls	r3, r3, #1
 800a7e2:	3320      	adds	r3, #32
 800a7e4:	443b      	add	r3, r7
 800a7e6:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800a7ea:	7ffb      	ldrb	r3, [r7, #31]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	77fb      	strb	r3, [r7, #31]
 800a7f0:	7ffb      	ldrb	r3, [r7, #31]
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d9df      	bls.n	800a7b6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 800a7f6:	7dfb      	ldrb	r3, [r7, #23]
 800a7f8:	f003 030c 	and.w	r3, r3, #12
 800a7fc:	2b0c      	cmp	r3, #12
 800a7fe:	d829      	bhi.n	800a854 <LSM6DSL_AccReadXYZ+0xd4>
 800a800:	a201      	add	r2, pc, #4	; (adr r2, 800a808 <LSM6DSL_AccReadXYZ+0x88>)
 800a802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a806:	bf00      	nop
 800a808:	0800a83d 	.word	0x0800a83d
 800a80c:	0800a855 	.word	0x0800a855
 800a810:	0800a855 	.word	0x0800a855
 800a814:	0800a855 	.word	0x0800a855
 800a818:	0800a84f 	.word	0x0800a84f
 800a81c:	0800a855 	.word	0x0800a855
 800a820:	0800a855 	.word	0x0800a855
 800a824:	0800a855 	.word	0x0800a855
 800a828:	0800a843 	.word	0x0800a843
 800a82c:	0800a855 	.word	0x0800a855
 800a830:	0800a855 	.word	0x0800a855
 800a834:	0800a855 	.word	0x0800a855
 800a838:	0800a849 	.word	0x0800a849
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 800a83c:	4b18      	ldr	r3, [pc, #96]	; (800a8a0 <LSM6DSL_AccReadXYZ+0x120>)
 800a83e:	61bb      	str	r3, [r7, #24]
    break;
 800a840:	e008      	b.n	800a854 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800a842:	4b18      	ldr	r3, [pc, #96]	; (800a8a4 <LSM6DSL_AccReadXYZ+0x124>)
 800a844:	61bb      	str	r3, [r7, #24]
    break;
 800a846:	e005      	b.n	800a854 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800a848:	4b17      	ldr	r3, [pc, #92]	; (800a8a8 <LSM6DSL_AccReadXYZ+0x128>)
 800a84a:	61bb      	str	r3, [r7, #24]
    break;
 800a84c:	e002      	b.n	800a854 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800a84e:	4b17      	ldr	r3, [pc, #92]	; (800a8ac <LSM6DSL_AccReadXYZ+0x12c>)
 800a850:	61bb      	str	r3, [r7, #24]
    break;    
 800a852:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800a854:	2300      	movs	r3, #0
 800a856:	77fb      	strb	r3, [r7, #31]
 800a858:	e01a      	b.n	800a890 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800a85a:	7ffb      	ldrb	r3, [r7, #31]
 800a85c:	005b      	lsls	r3, r3, #1
 800a85e:	3320      	adds	r3, #32
 800a860:	443b      	add	r3, r7
 800a862:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800a866:	ee07 3a90 	vmov	s15, r3
 800a86a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a86e:	edd7 7a06 	vldr	s15, [r7, #24]
 800a872:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a876:	7ffb      	ldrb	r3, [r7, #31]
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	4413      	add	r3, r2
 800a87e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a882:	ee17 2a90 	vmov	r2, s15
 800a886:	b212      	sxth	r2, r2
 800a888:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800a88a:	7ffb      	ldrb	r3, [r7, #31]
 800a88c:	3301      	adds	r3, #1
 800a88e:	77fb      	strb	r3, [r7, #31]
 800a890:	7ffb      	ldrb	r3, [r7, #31]
 800a892:	2b02      	cmp	r3, #2
 800a894:	d9e1      	bls.n	800a85a <LSM6DSL_AccReadXYZ+0xda>
  }
}
 800a896:	bf00      	nop
 800a898:	bf00      	nop
 800a89a:	3720      	adds	r7, #32
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	3d79db23 	.word	0x3d79db23
 800a8a4:	3df9db23 	.word	0x3df9db23
 800a8a8:	3e79db23 	.word	0x3e79db23
 800a8ac:	3ef9db23 	.word	0x3ef9db23

0800a8b0 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 800a8ba:	79fb      	ldrb	r3, [r7, #7]
 800a8bc:	2b2f      	cmp	r3, #47	; 0x2f
 800a8be:	d906      	bls.n	800a8ce <Hex2Num+0x1e>
 800a8c0:	79fb      	ldrb	r3, [r7, #7]
 800a8c2:	2b39      	cmp	r3, #57	; 0x39
 800a8c4:	d803      	bhi.n	800a8ce <Hex2Num+0x1e>
        return a - '0';
 800a8c6:	79fb      	ldrb	r3, [r7, #7]
 800a8c8:	3b30      	subs	r3, #48	; 0x30
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	e014      	b.n	800a8f8 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 800a8ce:	79fb      	ldrb	r3, [r7, #7]
 800a8d0:	2b60      	cmp	r3, #96	; 0x60
 800a8d2:	d906      	bls.n	800a8e2 <Hex2Num+0x32>
 800a8d4:	79fb      	ldrb	r3, [r7, #7]
 800a8d6:	2b66      	cmp	r3, #102	; 0x66
 800a8d8:	d803      	bhi.n	800a8e2 <Hex2Num+0x32>
        return (a - 'a') + 10;
 800a8da:	79fb      	ldrb	r3, [r7, #7]
 800a8dc:	3b57      	subs	r3, #87	; 0x57
 800a8de:	b2db      	uxtb	r3, r3
 800a8e0:	e00a      	b.n	800a8f8 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 800a8e2:	79fb      	ldrb	r3, [r7, #7]
 800a8e4:	2b40      	cmp	r3, #64	; 0x40
 800a8e6:	d906      	bls.n	800a8f6 <Hex2Num+0x46>
 800a8e8:	79fb      	ldrb	r3, [r7, #7]
 800a8ea:	2b46      	cmp	r3, #70	; 0x46
 800a8ec:	d803      	bhi.n	800a8f6 <Hex2Num+0x46>
        return (a - 'A') + 10;
 800a8ee:	79fb      	ldrb	r3, [r7, #7]
 800a8f0:	3b37      	subs	r3, #55	; 0x37
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	e000      	b.n	800a8f8 <Hex2Num+0x48>
    }

    return 0;
 800a8f6:	2300      	movs	r3, #0
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	370c      	adds	r7, #12
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a902:	4770      	bx	lr

0800a904 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 800a90e:	2300      	movs	r3, #0
 800a910:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800a916:	e012      	b.n	800a93e <ParseHexNumber+0x3a>
        sum <<= 4;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	011b      	lsls	r3, r3, #4
 800a91c:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	4618      	mov	r0, r3
 800a924:	f7ff ffc4 	bl	800a8b0 <Hex2Num>
 800a928:	4603      	mov	r3, r0
 800a92a:	461a      	mov	r2, r3
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	4413      	add	r3, r2
 800a930:	60fb      	str	r3, [r7, #12]
        ptr++;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	3301      	adds	r3, #1
 800a936:	607b      	str	r3, [r7, #4]
        i++;
 800a938:	7afb      	ldrb	r3, [r7, #11]
 800a93a:	3301      	adds	r3, #1
 800a93c:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	2b2f      	cmp	r3, #47	; 0x2f
 800a944:	d903      	bls.n	800a94e <ParseHexNumber+0x4a>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	2b39      	cmp	r3, #57	; 0x39
 800a94c:	d9e4      	bls.n	800a918 <ParseHexNumber+0x14>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	2b60      	cmp	r3, #96	; 0x60
 800a954:	d903      	bls.n	800a95e <ParseHexNumber+0x5a>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	2b66      	cmp	r3, #102	; 0x66
 800a95c:	d9dc      	bls.n	800a918 <ParseHexNumber+0x14>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	2b40      	cmp	r3, #64	; 0x40
 800a964:	d903      	bls.n	800a96e <ParseHexNumber+0x6a>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	2b46      	cmp	r3, #70	; 0x46
 800a96c:	d9d4      	bls.n	800a918 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d002      	beq.n	800a97a <ParseHexNumber+0x76>
        *cnt = i;
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	7afa      	ldrb	r2, [r7, #11]
 800a978:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 800a97a:	68fb      	ldr	r3, [r7, #12]
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 800a984:	b480      	push	{r7}
 800a986:	b085      	sub	sp, #20
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 800a98e:	2300      	movs	r3, #0
 800a990:	73fb      	strb	r3, [r7, #15]
 800a992:	2300      	movs	r3, #0
 800a994:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800a996:	2300      	movs	r3, #0
 800a998:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	2b2d      	cmp	r3, #45	; 0x2d
 800a9a0:	d119      	bne.n	800a9d6 <ParseNumber+0x52>
        minus = 1;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	607b      	str	r3, [r7, #4]
        i++;
 800a9ac:	7bbb      	ldrb	r3, [r7, #14]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800a9b2:	e010      	b.n	800a9d6 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800a9b4:	68ba      	ldr	r2, [r7, #8]
 800a9b6:	4613      	mov	r3, r2
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	4413      	add	r3, r2
 800a9bc:	005b      	lsls	r3, r3, #1
 800a9be:	461a      	mov	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	3b30      	subs	r3, #48	; 0x30
 800a9c6:	4413      	add	r3, r2
 800a9c8:	60bb      	str	r3, [r7, #8]
        ptr++;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	607b      	str	r3, [r7, #4]
        i++;
 800a9d0:	7bbb      	ldrb	r3, [r7, #14]
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	2b2f      	cmp	r3, #47	; 0x2f
 800a9dc:	d903      	bls.n	800a9e6 <ParseNumber+0x62>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	2b39      	cmp	r3, #57	; 0x39
 800a9e4:	d9e6      	bls.n	800a9b4 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d002      	beq.n	800a9f2 <ParseNumber+0x6e>
        *cnt = i;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	7bba      	ldrb	r2, [r7, #14]
 800a9f0:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 800a9f2:	7bfb      	ldrb	r3, [r7, #15]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d002      	beq.n	800a9fe <ParseNumber+0x7a>
        return 0 - sum;
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	425b      	negs	r3, r3
 800a9fc:	e000      	b.n	800aa00 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 800a9fe:	68bb      	ldr	r3, [r7, #8]
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	3714      	adds	r7, #20
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800aa16:	2300      	movs	r3, #0
 800aa18:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800aa1a:	e019      	b.n	800aa50 <ParseMAC+0x44>
    hexcnt = 1;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	2b3a      	cmp	r3, #58	; 0x3a
 800aa26:	d00e      	beq.n	800aa46 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 800aa28:	f107 030e 	add.w	r3, r7, #14
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f7ff ff68 	bl	800a904 <ParseHexNumber>
 800aa34:	4601      	mov	r1, r0
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	73fa      	strb	r2, [r7, #15]
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	4413      	add	r3, r2
 800aa42:	b2ca      	uxtb	r2, r1
 800aa44:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800aa46:	7bbb      	ldrb	r3, [r7, #14]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1e1      	bne.n	800aa1c <ParseMAC+0x10>
  }
}
 800aa58:	bf00      	nop
 800aa5a:	bf00      	nop
 800aa5c:	3710      	adds	r7, #16
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b084      	sub	sp, #16
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800aa70:	e019      	b.n	800aaa6 <ParseIP+0x44>
    hexcnt = 1;
 800aa72:	2301      	movs	r3, #1
 800aa74:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	2b2e      	cmp	r3, #46	; 0x2e
 800aa7c:	d00e      	beq.n	800aa9c <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 800aa7e:	f107 030e 	add.w	r3, r7, #14
 800aa82:	4619      	mov	r1, r3
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f7ff ff7d 	bl	800a984 <ParseNumber>
 800aa8a:	4601      	mov	r1, r0
 800aa8c:	7bfb      	ldrb	r3, [r7, #15]
 800aa8e:	1c5a      	adds	r2, r3, #1
 800aa90:	73fa      	strb	r2, [r7, #15]
 800aa92:	461a      	mov	r2, r3
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	4413      	add	r3, r2
 800aa98:	b2ca      	uxtb	r2, r1
 800aa9a:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800aa9c:	7bbb      	ldrb	r3, [r7, #14]
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d1e1      	bne.n	800aa72 <ParseIP+0x10>
  }
}
 800aaae:	bf00      	nop
 800aab0:	bf00      	nop
 800aab2:	3710      	adds	r7, #16
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b084      	sub	sp, #16
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800aac2:	2300      	movs	r3, #0
 800aac4:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	3302      	adds	r3, #2
 800aaca:	4934      	ldr	r1, [pc, #208]	; (800ab9c <AT_ParseInfo+0xe4>)
 800aacc:	4618      	mov	r0, r3
 800aace:	f009 fac5 	bl	801405c <strtok>
 800aad2:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 800aad4:	e05a      	b.n	800ab8c <AT_ParseInfo+0xd4>
    switch (num++) {
 800aad6:	7afb      	ldrb	r3, [r7, #11]
 800aad8:	1c5a      	adds	r2, r3, #1
 800aada:	72fa      	strb	r2, [r7, #11]
 800aadc:	2b06      	cmp	r3, #6
 800aade:	d84f      	bhi.n	800ab80 <AT_ParseInfo+0xc8>
 800aae0:	a201      	add	r2, pc, #4	; (adr r2, 800aae8 <AT_ParseInfo+0x30>)
 800aae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae6:	bf00      	nop
 800aae8:	0800ab05 	.word	0x0800ab05
 800aaec:	0800ab13 	.word	0x0800ab13
 800aaf0:	0800ab23 	.word	0x0800ab23
 800aaf4:	0800ab33 	.word	0x0800ab33
 800aaf8:	0800ab43 	.word	0x0800ab43
 800aafc:	0800ab53 	.word	0x0800ab53
 800ab00:	0800ab67 	.word	0x0800ab67
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2220      	movs	r2, #32
 800ab08:	68f9      	ldr	r1, [r7, #12]
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f009 fa92 	bl	8014034 <strncpy>
      break;
 800ab10:	e037      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	3320      	adds	r3, #32
 800ab16:	2218      	movs	r2, #24
 800ab18:	68f9      	ldr	r1, [r7, #12]
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f009 fa8a 	bl	8014034 <strncpy>
      break;
 800ab20:	e02f      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	3338      	adds	r3, #56	; 0x38
 800ab26:	2210      	movs	r2, #16
 800ab28:	68f9      	ldr	r1, [r7, #12]
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f009 fa82 	bl	8014034 <strncpy>
      break;
 800ab30:	e027      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	3348      	adds	r3, #72	; 0x48
 800ab36:	2210      	movs	r2, #16
 800ab38:	68f9      	ldr	r1, [r7, #12]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f009 fa7a 	bl	8014034 <strncpy>
      break;
 800ab40:	e01f      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	3358      	adds	r3, #88	; 0x58
 800ab46:	2210      	movs	r2, #16
 800ab48:	68f9      	ldr	r1, [r7, #12]
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f009 fa72 	bl	8014034 <strncpy>
      break;
 800ab50:	e017      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 800ab52:	2100      	movs	r1, #0
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	f7ff ff15 	bl	800a984 <ParseNumber>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	461a      	mov	r2, r3
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 800ab64:	e00d      	b.n	800ab82 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 800ab66:	490e      	ldr	r1, [pc, #56]	; (800aba0 <AT_ParseInfo+0xe8>)
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	f009 fa77 	bl	801405c <strtok>
 800ab6e:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	3368      	adds	r3, #104	; 0x68
 800ab74:	2220      	movs	r2, #32
 800ab76:	68f9      	ldr	r1, [r7, #12]
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f009 fa5b 	bl	8014034 <strncpy>
      break;
 800ab7e:	e000      	b.n	800ab82 <AT_ParseInfo+0xca>

    default: break;
 800ab80:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800ab82:	4906      	ldr	r1, [pc, #24]	; (800ab9c <AT_ParseInfo+0xe4>)
 800ab84:	2000      	movs	r0, #0
 800ab86:	f009 fa69 	bl	801405c <strtok>
 800ab8a:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d1a1      	bne.n	800aad6 <AT_ParseInfo+0x1e>
  }
}
 800ab92:	bf00      	nop
 800ab94:	bf00      	nop
 800ab96:	3710      	adds	r7, #16
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	08017f9c 	.word	0x08017f9c
 800aba0:	08017fa0 	.word	0x08017fa0

0800aba4 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800abae:	2300      	movs	r3, #0
 800abb0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	3302      	adds	r3, #2
 800abb6:	4952      	ldr	r1, [pc, #328]	; (800ad00 <AT_ParseConnSettings+0x15c>)
 800abb8:	4618      	mov	r0, r3
 800abba:	f009 fa4f 	bl	801405c <strtok>
 800abbe:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 800abc0:	e095      	b.n	800acee <AT_ParseConnSettings+0x14a>
    switch (num++) {
 800abc2:	7bfb      	ldrb	r3, [r7, #15]
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	73fa      	strb	r2, [r7, #15]
 800abc8:	2b0b      	cmp	r3, #11
 800abca:	d87f      	bhi.n	800accc <AT_ParseConnSettings+0x128>
 800abcc:	a201      	add	r2, pc, #4	; (adr r2, 800abd4 <AT_ParseConnSettings+0x30>)
 800abce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd2:	bf00      	nop
 800abd4:	0800ac05 	.word	0x0800ac05
 800abd8:	0800ac13 	.word	0x0800ac13
 800abdc:	0800ac23 	.word	0x0800ac23
 800abe0:	0800ac37 	.word	0x0800ac37
 800abe4:	0800ac4b 	.word	0x0800ac4b
 800abe8:	0800ac5f 	.word	0x0800ac5f
 800abec:	0800ac6d 	.word	0x0800ac6d
 800abf0:	0800ac7b 	.word	0x0800ac7b
 800abf4:	0800ac89 	.word	0x0800ac89
 800abf8:	0800ac97 	.word	0x0800ac97
 800abfc:	0800aca5 	.word	0x0800aca5
 800ac00:	0800acb9 	.word	0x0800acb9
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	2221      	movs	r2, #33	; 0x21
 800ac08:	68b9      	ldr	r1, [r7, #8]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f009 fa12 	bl	8014034 <strncpy>
      break;
 800ac10:	e05d      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	3321      	adds	r3, #33	; 0x21
 800ac16:	2221      	movs	r2, #33	; 0x21
 800ac18:	68b9      	ldr	r1, [r7, #8]
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f009 fa0a 	bl	8014034 <strncpy>
      break;
 800ac20:	e055      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 800ac22:	2100      	movs	r1, #0
 800ac24:	68b8      	ldr	r0, [r7, #8]
 800ac26:	f7ff fead 	bl	800a984 <ParseNumber>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	b2da      	uxtb	r2, r3
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 800ac34:	e04b      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 800ac36:	2100      	movs	r1, #0
 800ac38:	68b8      	ldr	r0, [r7, #8]
 800ac3a:	f7ff fea3 	bl	800a984 <ParseNumber>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	b2da      	uxtb	r2, r3
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 800ac48:	e041      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	68b8      	ldr	r0, [r7, #8]
 800ac4e:	f7ff fe99 	bl	800a984 <ParseNumber>
 800ac52:	4603      	mov	r3, r0
 800ac54:	b2da      	uxtb	r2, r3
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 800ac5c:	e037      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	3348      	adds	r3, #72	; 0x48
 800ac62:	4619      	mov	r1, r3
 800ac64:	68b8      	ldr	r0, [r7, #8]
 800ac66:	f7ff fefc 	bl	800aa62 <ParseIP>
      break;
 800ac6a:	e030      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	334c      	adds	r3, #76	; 0x4c
 800ac70:	4619      	mov	r1, r3
 800ac72:	68b8      	ldr	r0, [r7, #8]
 800ac74:	f7ff fef5 	bl	800aa62 <ParseIP>
      break;
 800ac78:	e029      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	3350      	adds	r3, #80	; 0x50
 800ac7e:	4619      	mov	r1, r3
 800ac80:	68b8      	ldr	r0, [r7, #8]
 800ac82:	f7ff feee 	bl	800aa62 <ParseIP>
      break;
 800ac86:	e022      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	3354      	adds	r3, #84	; 0x54
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	68b8      	ldr	r0, [r7, #8]
 800ac90:	f7ff fee7 	bl	800aa62 <ParseIP>
      break;
 800ac94:	e01b      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	3358      	adds	r3, #88	; 0x58
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	68b8      	ldr	r0, [r7, #8]
 800ac9e:	f7ff fee0 	bl	800aa62 <ParseIP>
      break;
 800aca2:	e014      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 800aca4:	2100      	movs	r1, #0
 800aca6:	68b8      	ldr	r0, [r7, #8]
 800aca8:	f7ff fe6c 	bl	800a984 <ParseNumber>
 800acac:	4603      	mov	r3, r0
 800acae:	b2da      	uxtb	r2, r3
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 800acb6:	e00a      	b.n	800acce <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 800acb8:	2100      	movs	r1, #0
 800acba:	68b8      	ldr	r0, [r7, #8]
 800acbc:	f7ff fe62 	bl	800a984 <ParseNumber>
 800acc0:	4603      	mov	r3, r0
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 800acca:	e000      	b.n	800acce <AT_ParseConnSettings+0x12a>

    default:
      break;
 800accc:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800acce:	490c      	ldr	r1, [pc, #48]	; (800ad00 <AT_ParseConnSettings+0x15c>)
 800acd0:	2000      	movs	r0, #0
 800acd2:	f009 f9c3 	bl	801405c <strtok>
 800acd6:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d007      	beq.n	800acee <AT_ParseConnSettings+0x14a>
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	3b01      	subs	r3, #1
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	2b2c      	cmp	r3, #44	; 0x2c
 800ace6:	d102      	bne.n	800acee <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 800ace8:	7bfb      	ldrb	r3, [r7, #15]
 800acea:	3301      	adds	r3, #1
 800acec:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	f47f af66 	bne.w	800abc2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 800acf6:	bf00      	nop
 800acf8:	bf00      	nop
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	08017f9c 	.word	0x08017f9c

0800ad04 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b083      	sub	sp, #12
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	3302      	adds	r3, #2
 800ad12:	781b      	ldrb	r3, [r3, #0]
 800ad14:	2b31      	cmp	r3, #49	; 0x31
 800ad16:	bf0c      	ite	eq
 800ad18:	2301      	moveq	r3, #1
 800ad1a:	2300      	movne	r3, #0
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	461a      	mov	r2, r3
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	701a      	strb	r2, [r3, #0]
}
 800ad24:	bf00      	nop
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 800ad30:	b590      	push	{r4, r7, lr}
 800ad32:	b087      	sub	sp, #28
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	60f8      	str	r0, [r7, #12]
 800ad38:	60b9      	str	r1, [r7, #8]
 800ad3a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 800ad40:	2300      	movs	r3, #0
 800ad42:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800ad4a:	68b8      	ldr	r0, [r7, #8]
 800ad4c:	f7f5 fa90 	bl	8000270 <strlen>
 800ad50:	4603      	mov	r3, r0
 800ad52:	b299      	uxth	r1, r3
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800ad5a:	461a      	mov	r2, r3
 800ad5c:	68b8      	ldr	r0, [r7, #8]
 800ad5e:	47a0      	blx	r4
 800ad60:	4603      	mov	r3, r0
 800ad62:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	dd3e      	ble.n	800ade8 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800ad76:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	4798      	blx	r3
 800ad7e:	4603      	mov	r3, r0
 800ad80:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800ad82:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	dd27      	ble.n	800adda <AT_ExecuteCommand+0xaa>
 800ad8a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ad8e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ad92:	dc22      	bgt.n	800adda <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 800ad94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ad98:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ad9c:	d105      	bne.n	800adaa <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800ad9e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ada2:	b29b      	uxth	r3, r3
 800ada4:	3b01      	subs	r3, #1
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800adaa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	4413      	add	r3, r2
 800adb2:	2200      	movs	r2, #0
 800adb4:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800adb6:	490f      	ldr	r1, [pc, #60]	; (800adf4 <AT_ExecuteCommand+0xc4>)
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f009 f9ab 	bl	8014114 <strstr>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 800adc4:	2300      	movs	r3, #0
 800adc6:	e010      	b.n	800adea <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 800adc8:	490b      	ldr	r1, [pc, #44]	; (800adf8 <AT_ExecuteCommand+0xc8>)
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f009 f9a2 	bl	8014114 <strstr>
 800add0:	4603      	mov	r3, r0
 800add2:	2b00      	cmp	r3, #0
 800add4:	d001      	beq.n	800adda <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800add6:	2305      	movs	r3, #5
 800add8:	e007      	b.n	800adea <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800adda:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800adde:	f113 0f04 	cmn.w	r3, #4
 800ade2:	d101      	bne.n	800ade8 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 800ade4:	2306      	movs	r3, #6
 800ade6:	e000      	b.n	800adea <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800ade8:	2304      	movs	r3, #4
}
 800adea:	4618      	mov	r0, r3
 800adec:	371c      	adds	r7, #28
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd90      	pop	{r4, r7, pc}
 800adf2:	bf00      	nop
 800adf4:	08017fb0 	.word	0x08017fb0
 800adf8:	08017fbc 	.word	0x08017fbc

0800adfc <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b086      	sub	sp, #24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	60b9      	str	r1, [r7, #8]
 800ae06:	607a      	str	r2, [r7, #4]
 800ae08:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800ae12:	2300      	movs	r3, #0
 800ae14:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 800ae16:	68b8      	ldr	r0, [r7, #8]
 800ae18:	f7f5 fa2a 	bl	8000270 <strlen>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 800ae20:	8a7b      	ldrh	r3, [r7, #18]
 800ae22:	f003 0301 	and.w	r3, r3, #1
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d001      	beq.n	800ae2e <AT_RequestSendData+0x32>
 800ae2a:	2302      	movs	r3, #2
 800ae2c:	e053      	b.n	800aed6 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800ae3a:	8a79      	ldrh	r1, [r7, #18]
 800ae3c:	68b8      	ldr	r0, [r7, #8]
 800ae3e:	4798      	blx	r3
 800ae40:	4603      	mov	r3, r0
 800ae42:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 800ae44:	8a3a      	ldrh	r2, [r7, #16]
 800ae46:	8a7b      	ldrh	r3, [r7, #18]
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d143      	bne.n	800aed4 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ae52:	68fa      	ldr	r2, [r7, #12]
 800ae54:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800ae58:	8879      	ldrh	r1, [r7, #2]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	4798      	blx	r3
 800ae5e:	4603      	mov	r3, r0
 800ae60:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800ae62:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800ae66:	887b      	ldrh	r3, [r7, #2]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d131      	bne.n	800aed0 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800ae72:	68fa      	ldr	r2, [r7, #12]
 800ae74:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800ae78:	2100      	movs	r1, #0
 800ae7a:	6a38      	ldr	r0, [r7, #32]
 800ae7c:	4798      	blx	r3
 800ae7e:	4603      	mov	r3, r0
 800ae80:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800ae82:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	dd19      	ble.n	800aebe <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800ae8a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ae8e:	6a3a      	ldr	r2, [r7, #32]
 800ae90:	4413      	add	r3, r2
 800ae92:	2200      	movs	r2, #0
 800ae94:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800ae96:	4912      	ldr	r1, [pc, #72]	; (800aee0 <AT_RequestSendData+0xe4>)
 800ae98:	6a38      	ldr	r0, [r7, #32]
 800ae9a:	f009 f93b 	bl	8014114 <strstr>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d001      	beq.n	800aea8 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 800aea4:	2300      	movs	r3, #0
 800aea6:	e016      	b.n	800aed6 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 800aea8:	490e      	ldr	r1, [pc, #56]	; (800aee4 <AT_RequestSendData+0xe8>)
 800aeaa:	6a38      	ldr	r0, [r7, #32]
 800aeac:	f009 f932 	bl	8014114 <strstr>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d001      	beq.n	800aeba <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800aeb6:	2305      	movs	r3, #5
 800aeb8:	e00d      	b.n	800aed6 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 800aeba:	2302      	movs	r3, #2
 800aebc:	e00b      	b.n	800aed6 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800aebe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800aec2:	f113 0f04 	cmn.w	r3, #4
 800aec6:	d101      	bne.n	800aecc <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 800aec8:	2306      	movs	r3, #6
 800aeca:	e004      	b.n	800aed6 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 800aecc:	2302      	movs	r3, #2
 800aece:	e002      	b.n	800aed6 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800aed0:	2302      	movs	r3, #2
 800aed2:	e000      	b.n	800aed6 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800aed4:	2304      	movs	r3, #4
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3718      	adds	r7, #24
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	08017fb0 	.word	0x08017fb0
 800aee4:	08017fbc 	.word	0x08017fbc

0800aee8 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 800aee8:	b590      	push	{r4, r7, lr}
 800aeea:	b087      	sub	sp, #28
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	60b9      	str	r1, [r7, #8]
 800aef2:	607a      	str	r2, [r7, #4]
 800aef4:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800aefc:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800af04:	68b8      	ldr	r0, [r7, #8]
 800af06:	f7f5 f9b3 	bl	8000270 <strlen>
 800af0a:	4603      	mov	r3, r0
 800af0c:	b299      	uxth	r1, r3
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800af14:	461a      	mov	r2, r3
 800af16:	68b8      	ldr	r0, [r7, #8]
 800af18:	47a0      	blx	r4
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	dd6f      	ble.n	800b000 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800af2c:	2100      	movs	r1, #0
 800af2e:	6938      	ldr	r0, [r7, #16]
 800af30:	4798      	blx	r3
 800af32:	4603      	mov	r3, r0
 800af34:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	2b0d      	cmp	r3, #13
 800af3c:	d104      	bne.n	800af48 <AT_RequestReceiveData+0x60>
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	3301      	adds	r3, #1
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	2b0a      	cmp	r3, #10
 800af46:	d001      	beq.n	800af4c <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 800af48:	2304      	movs	r3, #4
 800af4a:	e05a      	b.n	800b002 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	3b02      	subs	r3, #2
 800af50:	617b      	str	r3, [r7, #20]
    p+=2;
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	3302      	adds	r3, #2
 800af56:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	2b07      	cmp	r3, #7
 800af5c:	d94a      	bls.n	800aff4 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800af5e:	e002      	b.n	800af66 <AT_RequestReceiveData+0x7e>
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	3b01      	subs	r3, #1
 800af64:	617b      	str	r3, [r7, #20]
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d006      	beq.n	800af7a <AT_RequestReceiveData+0x92>
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	3b01      	subs	r3, #1
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	4413      	add	r3, r2
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	2b15      	cmp	r3, #21
 800af78:	d0f2      	beq.n	800af60 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	693a      	ldr	r2, [r7, #16]
 800af7e:	4413      	add	r3, r2
 800af80:	2200      	movs	r2, #0
 800af82:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	3b08      	subs	r3, #8
 800af88:	693a      	ldr	r2, [r7, #16]
 800af8a:	4413      	add	r3, r2
 800af8c:	491f      	ldr	r1, [pc, #124]	; (800b00c <AT_RequestReceiveData+0x124>)
 800af8e:	4618      	mov	r0, r3
 800af90:	f009 f8c0 	bl	8014114 <strstr>
 800af94:	4603      	mov	r3, r0
 800af96:	2b00      	cmp	r3, #0
 800af98:	d016      	beq.n	800afc8 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	b29b      	uxth	r3, r3
 800af9e:	3b08      	subs	r3, #8
 800afa0:	b29a      	uxth	r2, r3
 800afa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa4:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800afa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa8:	881b      	ldrh	r3, [r3, #0]
 800afaa:	887a      	ldrh	r2, [r7, #2]
 800afac:	429a      	cmp	r2, r3
 800afae:	d202      	bcs.n	800afb6 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 800afb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb2:	887a      	ldrh	r2, [r7, #2]
 800afb4:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800afb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb8:	881b      	ldrh	r3, [r3, #0]
 800afba:	461a      	mov	r2, r3
 800afbc:	6939      	ldr	r1, [r7, #16]
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f009 f93d 	bl	801423e <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 800afc4:	2300      	movs	r3, #0
 800afc6:	e01c      	b.n	800b002 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	3b04      	subs	r3, #4
 800afcc:	693a      	ldr	r2, [r7, #16]
 800afce:	4413      	add	r3, r2
 800afd0:	2204      	movs	r2, #4
 800afd2:	490f      	ldr	r1, [pc, #60]	; (800b010 <AT_RequestReceiveData+0x128>)
 800afd4:	4618      	mov	r0, r3
 800afd6:	f008 ffe9 	bl	8013fac <memcmp>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d104      	bne.n	800afea <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 800afe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe2:	2200      	movs	r2, #0
 800afe4:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800afe6:	2305      	movs	r3, #5
 800afe8:	e00b      	b.n	800b002 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 800afea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afec:	2200      	movs	r2, #0
 800afee:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800aff0:	2305      	movs	r3, #5
 800aff2:	e006      	b.n	800b002 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f113 0f04 	cmn.w	r3, #4
 800affa:	d101      	bne.n	800b000 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 800affc:	2306      	movs	r3, #6
 800affe:	e000      	b.n	800b002 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800b000:	2304      	movs	r3, #4
}
 800b002:	4618      	mov	r0, r3
 800b004:	371c      	adds	r7, #28
 800b006:	46bd      	mov	sp, r7
 800b008:	bd90      	pop	{r4, r7, pc}
 800b00a:	bf00      	nop
 800b00c:	08017fb0 	.word	0x08017fb0
 800b010:	08017fc4 	.word	0x08017fc4

0800b014 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b084      	sub	sp, #16
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800b01c:	2302      	movs	r3, #2
 800b01e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f247 5230 	movw	r2, #30000	; 0x7530
 800b026:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b030:	2000      	movs	r0, #0
 800b032:	4798      	blx	r3
 800b034:	4603      	mov	r3, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d113      	bne.n	800b062 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b040:	461a      	mov	r2, r3
 800b042:	490a      	ldr	r1, [pc, #40]	; (800b06c <ES_WIFI_Init+0x58>)
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f7ff fe73 	bl	800ad30 <AT_ExecuteCommand>
 800b04a:	4603      	mov	r3, r0
 800b04c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800b04e:	7bfb      	ldrb	r3, [r7, #15]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d106      	bne.n	800b062 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b05a:	4619      	mov	r1, r3
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f7ff fd2b 	bl	800aab8 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 800b062:	7bfb      	ldrb	r3, [r7, #15]
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	08017fcc 	.word	0x08017fcc

0800b070 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800b070:	b480      	push	{r7}
 800b072:	b085      	sub	sp, #20
 800b074:	af00      	add	r7, sp, #0
 800b076:	60f8      	str	r0, [r7, #12]
 800b078:	60b9      	str	r1, [r7, #8]
 800b07a:	607a      	str	r2, [r7, #4]
 800b07c:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00b      	beq.n	800b09c <ES_WIFI_RegisterBusIO+0x2c>
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d008      	beq.n	800b09c <ES_WIFI_RegisterBusIO+0x2c>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d005      	beq.n	800b09c <ES_WIFI_RegisterBusIO+0x2c>
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d002      	beq.n	800b09c <ES_WIFI_RegisterBusIO+0x2c>
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d101      	bne.n	800b0a0 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800b09c:	2302      	movs	r3, #2
 800b09e:	e014      	b.n	800b0ca <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	68ba      	ldr	r2, [r7, #8]
 800b0a4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	69ba      	ldr	r2, [r7, #24]
 800b0b4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	69fa      	ldr	r2, [r7, #28]
 800b0bc:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	683a      	ldr	r2, [r7, #0]
 800b0c4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 800b0c8:	2300      	movs	r3, #0
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3714      	adds	r7, #20
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr
	...

0800b0d8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b086      	sub	sp, #24
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	60b9      	str	r1, [r7, #8]
 800b0e2:	607a      	str	r2, [r7, #4]
 800b0e4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b0ec:	68ba      	ldr	r2, [r7, #8]
 800b0ee:	4932      	ldr	r1, [pc, #200]	; (800b1b8 <ES_WIFI_Connect+0xe0>)
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f008 fe63 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b102:	461a      	mov	r2, r3
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f7ff fe13 	bl	800ad30 <AT_ExecuteCommand>
 800b10a:	4603      	mov	r3, r0
 800b10c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800b10e:	7dfb      	ldrb	r3, [r7, #23]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d14b      	bne.n	800b1ac <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	4927      	ldr	r1, [pc, #156]	; (800b1bc <ES_WIFI_Connect+0xe4>)
 800b11e:	4618      	mov	r0, r3
 800b120:	f008 fe4c 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b130:	461a      	mov	r2, r3
 800b132:	68f8      	ldr	r0, [r7, #12]
 800b134:	f7ff fdfc 	bl	800ad30 <AT_ExecuteCommand>
 800b138:	4603      	mov	r3, r0
 800b13a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800b13c:	7dfb      	ldrb	r3, [r7, #23]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d134      	bne.n	800b1ac <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	78fa      	ldrb	r2, [r7, #3]
 800b146:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b150:	78fa      	ldrb	r2, [r7, #3]
 800b152:	491b      	ldr	r1, [pc, #108]	; (800b1c0 <ES_WIFI_Connect+0xe8>)
 800b154:	4618      	mov	r0, r3
 800b156:	f008 fe31 	bl	8013dbc <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b166:	461a      	mov	r2, r3
 800b168:	68f8      	ldr	r0, [r7, #12]
 800b16a:	f7ff fde1 	bl	800ad30 <AT_ExecuteCommand>
 800b16e:	4603      	mov	r3, r0
 800b170:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800b172:	7dfb      	ldrb	r3, [r7, #23]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d119      	bne.n	800b1ac <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b17e:	4911      	ldr	r1, [pc, #68]	; (800b1c4 <ES_WIFI_Connect+0xec>)
 800b180:	4618      	mov	r0, r3
 800b182:	f008 fe1b 	bl	8013dbc <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b192:	461a      	mov	r2, r3
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f7ff fdcb 	bl	800ad30 <AT_ExecuteCommand>
 800b19a:	4603      	mov	r3, r0
 800b19c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800b19e:	7dfb      	ldrb	r3, [r7, #23]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d103      	bne.n	800b1ac <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800b1ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3718      	adds	r7, #24
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	08017fe4 	.word	0x08017fe4
 800b1bc:	08017fec 	.word	0x08017fec
 800b1c0:	08017ff4 	.word	0x08017ff4
 800b1c4:	08017ffc 	.word	0x08017ffc

0800b1c8 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b1d6:	4911      	ldr	r1, [pc, #68]	; (800b21c <ES_WIFI_IsConnected+0x54>)
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f008 fdef 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7ff fd9f 	bl	800ad30 <AT_ExecuteCommand>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800b1f6:	7bfb      	ldrb	r3, [r7, #15]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d108      	bne.n	800b20e <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	33d2      	adds	r3, #210	; 0xd2
 800b206:	4619      	mov	r1, r3
 800b208:	4610      	mov	r0, r2
 800b20a:	f7ff fd7b 	bl	800ad04 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 800b214:	4618      	mov	r0, r3
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	08018000 	.word	0x08018000

0800b220 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b22e:	4910      	ldr	r1, [pc, #64]	; (800b270 <ES_WIFI_GetNetworkSettings+0x50>)
 800b230:	4618      	mov	r0, r3
 800b232:	f008 fdc3 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b242:	461a      	mov	r2, r3
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f7ff fd73 	bl	800ad30 <AT_ExecuteCommand>
 800b24a:	4603      	mov	r3, r0
 800b24c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800b24e:	7bfb      	ldrb	r3, [r7, #15]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d108      	bne.n	800b266 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	338d      	adds	r3, #141	; 0x8d
 800b25e:	4619      	mov	r1, r3
 800b260:	4610      	mov	r0, r2
 800b262:	f7ff fc9f 	bl	800aba4 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800b266:	7bfb      	ldrb	r3, [r7, #15]
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3710      	adds	r7, #16
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	08018008 	.word	0x08018008

0800b274 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b284:	4912      	ldr	r1, [pc, #72]	; (800b2d0 <ES_WIFI_GetMACAddress+0x5c>)
 800b286:	4618      	mov	r0, r3
 800b288:	f008 fd98 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b298:	461a      	mov	r2, r3
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f7ff fd48 	bl	800ad30 <AT_ExecuteCommand>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800b2a4:	7bfb      	ldrb	r3, [r7, #15]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d10c      	bne.n	800b2c4 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b2b0:	3302      	adds	r3, #2
 800b2b2:	4908      	ldr	r1, [pc, #32]	; (800b2d4 <ES_WIFI_GetMACAddress+0x60>)
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f008 fed1 	bl	801405c <strtok>
 800b2ba:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800b2bc:	6839      	ldr	r1, [r7, #0]
 800b2be:	68b8      	ldr	r0, [r7, #8]
 800b2c0:	f7ff fba4 	bl	800aa0c <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 800b2c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3710      	adds	r7, #16
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	08018058 	.word	0x08018058
 800b2d4:	0801805c 	.word	0x0801805c

0800b2d8 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800b2d8:	b590      	push	{r4, r7, lr}
 800b2da:	b087      	sub	sp, #28
 800b2dc:	af02      	add	r7, sp, #8
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	781b      	ldrb	r3, [r3, #0]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d003      	beq.n	800b2f6 <ES_WIFI_StartClientConnection+0x1e>
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	2b03      	cmp	r3, #3
 800b2f4:	d105      	bne.n	800b302 <ES_WIFI_StartClientConnection+0x2a>
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	885b      	ldrh	r3, [r3, #2]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d101      	bne.n	800b302 <ES_WIFI_StartClientConnection+0x2a>
 800b2fe:	2302      	movs	r3, #2
 800b300:	e0c1      	b.n	800b486 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	785b      	ldrb	r3, [r3, #1]
 800b30c:	461a      	mov	r2, r3
 800b30e:	4960      	ldr	r1, [pc, #384]	; (800b490 <ES_WIFI_StartClientConnection+0x1b8>)
 800b310:	f008 fd54 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b320:	461a      	mov	r2, r3
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f7ff fd04 	bl	800ad30 <AT_ExecuteCommand>
 800b328:	4603      	mov	r3, r0
 800b32a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800b32c:	7bfb      	ldrb	r3, [r7, #15]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d114      	bne.n	800b35c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	461a      	mov	r2, r3
 800b33e:	4955      	ldr	r1, [pc, #340]	; (800b494 <ES_WIFI_StartClientConnection+0x1bc>)
 800b340:	f008 fd3c 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b350:	461a      	mov	r2, r3
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f7ff fcec 	bl	800ad30 <AT_ExecuteCommand>
 800b358:	4603      	mov	r3, r0
 800b35a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800b35c:	7bfb      	ldrb	r3, [r7, #15]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d114      	bne.n	800b38c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	889b      	ldrh	r3, [r3, #4]
 800b36c:	461a      	mov	r2, r3
 800b36e:	494a      	ldr	r1, [pc, #296]	; (800b498 <ES_WIFI_StartClientConnection+0x1c0>)
 800b370:	f008 fd24 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b380:	461a      	mov	r2, r3
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f7ff fcd4 	bl	800ad30 <AT_ExecuteCommand>
 800b388:	4603      	mov	r3, r0
 800b38a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800b38c:	7bfb      	ldrb	r3, [r7, #15]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d11c      	bne.n	800b3cc <ES_WIFI_StartClientConnection+0xf4>
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d003      	beq.n	800b3a2 <ES_WIFI_StartClientConnection+0xca>
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	2b03      	cmp	r3, #3
 800b3a0:	d114      	bne.n	800b3cc <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	885b      	ldrh	r3, [r3, #2]
 800b3ac:	461a      	mov	r2, r3
 800b3ae:	493b      	ldr	r1, [pc, #236]	; (800b49c <ES_WIFI_StartClientConnection+0x1c4>)
 800b3b0:	f008 fd04 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b3c0:	461a      	mov	r2, r3
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f7ff fcb4 	bl	800ad30 <AT_ExecuteCommand>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800b3cc:	7bfb      	ldrb	r3, [r7, #15]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d128      	bne.n	800b424 <ES_WIFI_StartClientConnection+0x14c>
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	781b      	ldrb	r3, [r3, #0]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d003      	beq.n	800b3e2 <ES_WIFI_StartClientConnection+0x10a>
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	2b03      	cmp	r3, #3
 800b3e0:	d120      	bne.n	800b424 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	799b      	ldrb	r3, [r3, #6]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	79db      	ldrb	r3, [r3, #7]
 800b3f2:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800b3f8:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800b3fe:	9301      	str	r3, [sp, #4]
 800b400:	9200      	str	r2, [sp, #0]
 800b402:	4623      	mov	r3, r4
 800b404:	460a      	mov	r2, r1
 800b406:	4926      	ldr	r1, [pc, #152]	; (800b4a0 <ES_WIFI_StartClientConnection+0x1c8>)
 800b408:	f008 fcd8 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b418:	461a      	mov	r2, r3
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f7ff fc88 	bl	800ad30 <AT_ExecuteCommand>
 800b420:	4603      	mov	r3, r0
 800b422:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 800b424:	7bfb      	ldrb	r3, [r7, #15]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d116      	bne.n	800b458 <ES_WIFI_StartClientConnection+0x180>
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d112      	bne.n	800b458 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b438:	491a      	ldr	r1, [pc, #104]	; (800b4a4 <ES_WIFI_StartClientConnection+0x1cc>)
 800b43a:	4618      	mov	r0, r3
 800b43c:	f008 fcbe 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b44c:	461a      	mov	r2, r3
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f7ff fc6e 	bl	800ad30 <AT_ExecuteCommand>
 800b454:	4603      	mov	r3, r0
 800b456:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800b458:	7bfb      	ldrb	r3, [r7, #15]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d112      	bne.n	800b484 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b464:	4910      	ldr	r1, [pc, #64]	; (800b4a8 <ES_WIFI_StartClientConnection+0x1d0>)
 800b466:	4618      	mov	r0, r3
 800b468:	f008 fca8 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b478:	461a      	mov	r2, r3
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f7ff fc58 	bl	800ad30 <AT_ExecuteCommand>
 800b480:	4603      	mov	r3, r0
 800b482:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 800b484:	7bfb      	ldrb	r3, [r7, #15]
}
 800b486:	4618      	mov	r0, r3
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd90      	pop	{r4, r7, pc}
 800b48e:	bf00      	nop
 800b490:	080180c0 	.word	0x080180c0
 800b494:	080180c8 	.word	0x080180c8
 800b498:	080180d0 	.word	0x080180d0
 800b49c:	080180d8 	.word	0x080180d8
 800b4a0:	080180e0 	.word	0x080180e0
 800b4a4:	080180f0 	.word	0x080180f0
 800b4a8:	080180f8 	.word	0x080180f8

0800b4ac <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b088      	sub	sp, #32
 800b4b0:	af02      	add	r7, sp, #8
 800b4b2:	60f8      	str	r0, [r7, #12]
 800b4b4:	607a      	str	r2, [r7, #4]
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	72fb      	strb	r3, [r7, #11]
 800b4bc:	4613      	mov	r3, r2
 800b4be:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800b4c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d102      	bne.n	800b4d0 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	617b      	str	r3, [r7, #20]
 800b4ce:	e001      	b.n	800b4d4 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800b4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 800b4d4:	893b      	ldrh	r3, [r7, #8]
 800b4d6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800b4da:	d302      	bcc.n	800b4e2 <ES_WIFI_SendData+0x36>
 800b4dc:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b4e0:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 800b4e2:	6a3b      	ldr	r3, [r7, #32]
 800b4e4:	893a      	ldrh	r2, [r7, #8]
 800b4e6:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b4ee:	7afa      	ldrb	r2, [r7, #11]
 800b4f0:	4942      	ldr	r1, [pc, #264]	; (800b5fc <ES_WIFI_SendData+0x150>)
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f008 fc62 	bl	8013dbc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b504:	461a      	mov	r2, r3
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f7ff fc12 	bl	800ad30 <AT_ExecuteCommand>
 800b50c:	4603      	mov	r3, r0
 800b50e:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 800b510:	7cfb      	ldrb	r3, [r7, #19]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d15e      	bne.n	800b5d4 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b51c:	697a      	ldr	r2, [r7, #20]
 800b51e:	4938      	ldr	r1, [pc, #224]	; (800b600 <ES_WIFI_SendData+0x154>)
 800b520:	4618      	mov	r0, r3
 800b522:	f008 fc4b 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b532:	461a      	mov	r2, r3
 800b534:	68f8      	ldr	r0, [r7, #12]
 800b536:	f7ff fbfb 	bl	800ad30 <AT_ExecuteCommand>
 800b53a:	4603      	mov	r3, r0
 800b53c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800b53e:	7cfb      	ldrb	r3, [r7, #19]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d13d      	bne.n	800b5c0 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b54a:	893a      	ldrh	r2, [r7, #8]
 800b54c:	492d      	ldr	r1, [pc, #180]	; (800b604 <ES_WIFI_SendData+0x158>)
 800b54e:	4618      	mov	r0, r3
 800b550:	f008 fc34 	bl	8013dbc <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b560:	893a      	ldrh	r2, [r7, #8]
 800b562:	9300      	str	r3, [sp, #0]
 800b564:	4613      	mov	r3, r2
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	68f8      	ldr	r0, [r7, #12]
 800b56a:	f7ff fc47 	bl	800adfc <AT_RequestSendData>
 800b56e:	4603      	mov	r3, r0
 800b570:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 800b572:	7cfb      	ldrb	r3, [r7, #19]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d119      	bne.n	800b5ac <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b57e:	4922      	ldr	r1, [pc, #136]	; (800b608 <ES_WIFI_SendData+0x15c>)
 800b580:	4618      	mov	r0, r3
 800b582:	f008 fdc7 	bl	8014114 <strstr>
 800b586:	4603      	mov	r3, r0
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d02c      	beq.n	800b5e6 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 800b58c:	f640 024c 	movw	r2, #2124	; 0x84c
 800b590:	491e      	ldr	r1, [pc, #120]	; (800b60c <ES_WIFI_SendData+0x160>)
 800b592:	481f      	ldr	r0, [pc, #124]	; (800b610 <ES_WIFI_SendData+0x164>)
 800b594:	f008 fba4 	bl	8013ce0 <iprintf>
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b59e:	4619      	mov	r1, r3
 800b5a0:	481c      	ldr	r0, [pc, #112]	; (800b614 <ES_WIFI_SendData+0x168>)
 800b5a2:	f008 fb9d 	bl	8013ce0 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800b5a6:	2302      	movs	r3, #2
 800b5a8:	74fb      	strb	r3, [r7, #19]
 800b5aa:	e01c      	b.n	800b5e6 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 800b5ac:	f640 0252 	movw	r2, #2130	; 0x852
 800b5b0:	4916      	ldr	r1, [pc, #88]	; (800b60c <ES_WIFI_SendData+0x160>)
 800b5b2:	4817      	ldr	r0, [pc, #92]	; (800b610 <ES_WIFI_SendData+0x164>)
 800b5b4:	f008 fb94 	bl	8013ce0 <iprintf>
 800b5b8:	4817      	ldr	r0, [pc, #92]	; (800b618 <ES_WIFI_SendData+0x16c>)
 800b5ba:	f008 fbf7 	bl	8013dac <puts>
 800b5be:	e012      	b.n	800b5e6 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 800b5c0:	f640 0257 	movw	r2, #2135	; 0x857
 800b5c4:	4911      	ldr	r1, [pc, #68]	; (800b60c <ES_WIFI_SendData+0x160>)
 800b5c6:	4812      	ldr	r0, [pc, #72]	; (800b610 <ES_WIFI_SendData+0x164>)
 800b5c8:	f008 fb8a 	bl	8013ce0 <iprintf>
 800b5cc:	4813      	ldr	r0, [pc, #76]	; (800b61c <ES_WIFI_SendData+0x170>)
 800b5ce:	f008 fbed 	bl	8013dac <puts>
 800b5d2:	e008      	b.n	800b5e6 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 800b5d4:	f640 025c 	movw	r2, #2140	; 0x85c
 800b5d8:	490c      	ldr	r1, [pc, #48]	; (800b60c <ES_WIFI_SendData+0x160>)
 800b5da:	480d      	ldr	r0, [pc, #52]	; (800b610 <ES_WIFI_SendData+0x164>)
 800b5dc:	f008 fb80 	bl	8013ce0 <iprintf>
 800b5e0:	480f      	ldr	r0, [pc, #60]	; (800b620 <ES_WIFI_SendData+0x174>)
 800b5e2:	f008 fbe3 	bl	8013dac <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 800b5e6:	7cfb      	ldrb	r3, [r7, #19]
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d102      	bne.n	800b5f2 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800b5ec:	6a3b      	ldr	r3, [r7, #32]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 800b5f2:	7cfb      	ldrb	r3, [r7, #19]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3718      	adds	r7, #24
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	080180c0 	.word	0x080180c0
 800b600:	08018278 	.word	0x08018278
 800b604:	08018280 	.word	0x08018280
 800b608:	0801828c 	.word	0x0801828c
 800b60c:	08018150 	.word	0x08018150
 800b610:	0801816c 	.word	0x0801816c
 800b614:	08018294 	.word	0x08018294
 800b618:	080182b0 	.word	0x080182b0
 800b61c:	080182cc 	.word	0x080182cc
 800b620:	080182e0 	.word	0x080182e0

0800b624 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b088      	sub	sp, #32
 800b628:	af02      	add	r7, sp, #8
 800b62a:	60f8      	str	r0, [r7, #12]
 800b62c:	607a      	str	r2, [r7, #4]
 800b62e:	461a      	mov	r2, r3
 800b630:	460b      	mov	r3, r1
 800b632:	72fb      	strb	r3, [r7, #11]
 800b634:	4613      	mov	r3, r2
 800b636:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800b638:	2302      	movs	r3, #2
 800b63a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800b63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d102      	bne.n	800b648 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800b642:	2301      	movs	r3, #1
 800b644:	617b      	str	r3, [r7, #20]
 800b646:	e001      	b.n	800b64c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800b648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800b64c:	893b      	ldrh	r3, [r7, #8]
 800b64e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800b652:	f200 808b 	bhi.w	800b76c <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b65c:	7afa      	ldrb	r2, [r7, #11]
 800b65e:	4946      	ldr	r1, [pc, #280]	; (800b778 <ES_WIFI_ReceiveData+0x154>)
 800b660:	4618      	mov	r0, r3
 800b662:	f008 fbab 	bl	8013dbc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b672:	461a      	mov	r2, r3
 800b674:	68f8      	ldr	r0, [r7, #12]
 800b676:	f7ff fb5b 	bl	800ad30 <AT_ExecuteCommand>
 800b67a:	4603      	mov	r3, r0
 800b67c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800b67e:	7cfb      	ldrb	r3, [r7, #19]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d165      	bne.n	800b750 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b68a:	893a      	ldrh	r2, [r7, #8]
 800b68c:	493b      	ldr	r1, [pc, #236]	; (800b77c <ES_WIFI_ReceiveData+0x158>)
 800b68e:	4618      	mov	r0, r3
 800b690:	f008 fb94 	bl	8013dbc <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	f7ff fb44 	bl	800ad30 <AT_ExecuteCommand>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 800b6ac:	7cfb      	ldrb	r3, [r7, #19]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d141      	bne.n	800b736 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b6b8:	697a      	ldr	r2, [r7, #20]
 800b6ba:	4931      	ldr	r1, [pc, #196]	; (800b780 <ES_WIFI_ReceiveData+0x15c>)
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f008 fb7d 	bl	8013dbc <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f7ff fb2d 	bl	800ad30 <AT_ExecuteCommand>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 800b6da:	7cfb      	ldrb	r3, [r7, #19]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d120      	bne.n	800b722 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800b6e6:	4927      	ldr	r1, [pc, #156]	; (800b784 <ES_WIFI_ReceiveData+0x160>)
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f008 fb67 	bl	8013dbc <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800b6f4:	893a      	ldrh	r2, [r7, #8]
 800b6f6:	6a3b      	ldr	r3, [r7, #32]
 800b6f8:	9300      	str	r3, [sp, #0]
 800b6fa:	4613      	mov	r3, r2
 800b6fc:	687a      	ldr	r2, [r7, #4]
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f7ff fbf2 	bl	800aee8 <AT_RequestReceiveData>
 800b704:	4603      	mov	r3, r0
 800b706:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 800b708:	7cfb      	ldrb	r3, [r7, #19]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d02e      	beq.n	800b76c <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 800b70e:	f640 02ed 	movw	r2, #2285	; 0x8ed
 800b712:	491d      	ldr	r1, [pc, #116]	; (800b788 <ES_WIFI_ReceiveData+0x164>)
 800b714:	481d      	ldr	r0, [pc, #116]	; (800b78c <ES_WIFI_ReceiveData+0x168>)
 800b716:	f008 fae3 	bl	8013ce0 <iprintf>
 800b71a:	481d      	ldr	r0, [pc, #116]	; (800b790 <ES_WIFI_ReceiveData+0x16c>)
 800b71c:	f008 fb46 	bl	8013dac <puts>
 800b720:	e024      	b.n	800b76c <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 800b722:	f640 02f2 	movw	r2, #2290	; 0x8f2
 800b726:	4918      	ldr	r1, [pc, #96]	; (800b788 <ES_WIFI_ReceiveData+0x164>)
 800b728:	4818      	ldr	r0, [pc, #96]	; (800b78c <ES_WIFI_ReceiveData+0x168>)
 800b72a:	f008 fad9 	bl	8013ce0 <iprintf>
 800b72e:	4819      	ldr	r0, [pc, #100]	; (800b794 <ES_WIFI_ReceiveData+0x170>)
 800b730:	f008 fb3c 	bl	8013dac <puts>
 800b734:	e01a      	b.n	800b76c <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 800b736:	f640 02f7 	movw	r2, #2295	; 0x8f7
 800b73a:	4913      	ldr	r1, [pc, #76]	; (800b788 <ES_WIFI_ReceiveData+0x164>)
 800b73c:	4813      	ldr	r0, [pc, #76]	; (800b78c <ES_WIFI_ReceiveData+0x168>)
 800b73e:	f008 facf 	bl	8013ce0 <iprintf>
 800b742:	4815      	ldr	r0, [pc, #84]	; (800b798 <ES_WIFI_ReceiveData+0x174>)
 800b744:	f008 fb32 	bl	8013dac <puts>
        *Receivedlen = 0;
 800b748:	6a3b      	ldr	r3, [r7, #32]
 800b74a:	2200      	movs	r2, #0
 800b74c:	801a      	strh	r2, [r3, #0]
 800b74e:	e00d      	b.n	800b76c <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 800b750:	f640 02fd 	movw	r2, #2301	; 0x8fd
 800b754:	490c      	ldr	r1, [pc, #48]	; (800b788 <ES_WIFI_ReceiveData+0x164>)
 800b756:	480d      	ldr	r0, [pc, #52]	; (800b78c <ES_WIFI_ReceiveData+0x168>)
 800b758:	f008 fac2 	bl	8013ce0 <iprintf>
 800b75c:	480f      	ldr	r0, [pc, #60]	; (800b79c <ES_WIFI_ReceiveData+0x178>)
 800b75e:	f008 fb25 	bl	8013dac <puts>
      issue15++;
 800b762:	4b0f      	ldr	r3, [pc, #60]	; (800b7a0 <ES_WIFI_ReceiveData+0x17c>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	3301      	adds	r3, #1
 800b768:	4a0d      	ldr	r2, [pc, #52]	; (800b7a0 <ES_WIFI_ReceiveData+0x17c>)
 800b76a:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 800b76c:	7cfb      	ldrb	r3, [r7, #19]
}
 800b76e:	4618      	mov	r0, r3
 800b770:	3718      	adds	r7, #24
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
 800b776:	bf00      	nop
 800b778:	080180c0 	.word	0x080180c0
 800b77c:	08018304 	.word	0x08018304
 800b780:	0801830c 	.word	0x0801830c
 800b784:	08018314 	.word	0x08018314
 800b788:	08018150 	.word	0x08018150
 800b78c:	0801816c 	.word	0x0801816c
 800b790:	08018318 	.word	0x08018318
 800b794:	08018338 	.word	0x08018338
 800b798:	08018350 	.word	0x08018350
 800b79c:	08018370 	.word	0x08018370
 800b7a0:	20000fec 	.word	0x20000fec

0800b7a4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b08c      	sub	sp, #48	; 0x30
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 800b7ac:	4b57      	ldr	r3, [pc, #348]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7b0:	4a56      	ldr	r2, [pc, #344]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7b6:	6593      	str	r3, [r2, #88]	; 0x58
 800b7b8:	4b54      	ldr	r3, [pc, #336]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7c0:	61bb      	str	r3, [r7, #24]
 800b7c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b7c4:	4b51      	ldr	r3, [pc, #324]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7c8:	4a50      	ldr	r2, [pc, #320]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7ca:	f043 0302 	orr.w	r3, r3, #2
 800b7ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b7d0:	4b4e      	ldr	r3, [pc, #312]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7d4:	f003 0302 	and.w	r3, r3, #2
 800b7d8:	617b      	str	r3, [r7, #20]
 800b7da:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b7dc:	4b4b      	ldr	r3, [pc, #300]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7e0:	4a4a      	ldr	r2, [pc, #296]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7e2:	f043 0304 	orr.w	r3, r3, #4
 800b7e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b7e8:	4b48      	ldr	r3, [pc, #288]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7ec:	f003 0304 	and.w	r3, r3, #4
 800b7f0:	613b      	str	r3, [r7, #16]
 800b7f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b7f4:	4b45      	ldr	r3, [pc, #276]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7f8:	4a44      	ldr	r2, [pc, #272]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b7fa:	f043 0310 	orr.w	r3, r3, #16
 800b7fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b800:	4b42      	ldr	r3, [pc, #264]	; (800b90c <SPI_WIFI_MspInit+0x168>)
 800b802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b804:	f003 0310 	and.w	r3, r3, #16
 800b808:	60fb      	str	r3, [r7, #12]
 800b80a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 800b80c:	2200      	movs	r2, #0
 800b80e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b812:	483f      	ldr	r0, [pc, #252]	; (800b910 <SPI_WIFI_MspInit+0x16c>)
 800b814:	f7f8 fb60 	bl	8003ed8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 800b818:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b81c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800b81e:	2301      	movs	r3, #1
 800b820:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b822:	2300      	movs	r3, #0
 800b824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800b826:	2300      	movs	r3, #0
 800b828:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800b82a:	f107 031c 	add.w	r3, r7, #28
 800b82e:	4619      	mov	r1, r3
 800b830:	4837      	ldr	r0, [pc, #220]	; (800b910 <SPI_WIFI_MspInit+0x16c>)
 800b832:	f7f8 f89b 	bl	800396c <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 800b836:	2302      	movs	r3, #2
 800b838:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800b83a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800b83e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b840:	2300      	movs	r3, #0
 800b842:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800b844:	2300      	movs	r3, #0
 800b846:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800b848:	f107 031c 	add.w	r3, r7, #28
 800b84c:	4619      	mov	r1, r3
 800b84e:	4831      	ldr	r0, [pc, #196]	; (800b914 <SPI_WIFI_MspInit+0x170>)
 800b850:	f7f8 f88c 	bl	800396c <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 800b854:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b858:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800b85a:	2301      	movs	r3, #1
 800b85c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b85e:	2300      	movs	r3, #0
 800b860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800b862:	2300      	movs	r3, #0
 800b864:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 800b866:	2300      	movs	r3, #0
 800b868:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800b86a:	f107 031c 	add.w	r3, r7, #28
 800b86e:	4619      	mov	r1, r3
 800b870:	4828      	ldr	r0, [pc, #160]	; (800b914 <SPI_WIFI_MspInit+0x170>)
 800b872:	f7f8 f87b 	bl	800396c <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800b876:	2201      	movs	r2, #1
 800b878:	2101      	movs	r1, #1
 800b87a:	4826      	ldr	r0, [pc, #152]	; (800b914 <SPI_WIFI_MspInit+0x170>)
 800b87c:	f7f8 fb2c 	bl	8003ed8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 800b880:	2301      	movs	r3, #1
 800b882:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800b884:	2301      	movs	r3, #1
 800b886:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b888:	2300      	movs	r3, #0
 800b88a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800b88c:	2301      	movs	r3, #1
 800b88e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 800b890:	f107 031c 	add.w	r3, r7, #28
 800b894:	4619      	mov	r1, r3
 800b896:	481f      	ldr	r0, [pc, #124]	; (800b914 <SPI_WIFI_MspInit+0x170>)
 800b898:	f7f8 f868 	bl	800396c <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800b89c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8a0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800b8a2:	2302      	movs	r3, #2
 800b8a4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800b8ae:	2306      	movs	r3, #6
 800b8b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 800b8b2:	f107 031c 	add.w	r3, r7, #28
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	4817      	ldr	r0, [pc, #92]	; (800b918 <SPI_WIFI_MspInit+0x174>)
 800b8ba:	f7f8 f857 	bl	800396c <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800b8be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8c2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800b8c4:	2302      	movs	r3, #2
 800b8c6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800b8d0:	2306      	movs	r3, #6
 800b8d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 800b8d4:	f107 031c 	add.w	r3, r7, #28
 800b8d8:	4619      	mov	r1, r3
 800b8da:	480f      	ldr	r0, [pc, #60]	; (800b918 <SPI_WIFI_MspInit+0x174>)
 800b8dc:	f7f8 f846 	bl	800396c <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800b8e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b8e4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800b8e6:	2302      	movs	r3, #2
 800b8e8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800b8f2:	2306      	movs	r3, #6
 800b8f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800b8f6:	f107 031c 	add.w	r3, r7, #28
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	4806      	ldr	r0, [pc, #24]	; (800b918 <SPI_WIFI_MspInit+0x174>)
 800b8fe:	f7f8 f835 	bl	800396c <HAL_GPIO_Init>
}
 800b902:	bf00      	nop
 800b904:	3730      	adds	r7, #48	; 0x30
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
 800b90a:	bf00      	nop
 800b90c:	40021000 	.word	0x40021000
 800b910:	48000400 	.word	0x48000400
 800b914:	48001000 	.word	0x48001000
 800b918:	48000800 	.word	0x48000800

0800b91c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	4603      	mov	r3, r0
 800b924:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 800b926:	2300      	movs	r3, #0
 800b928:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 800b92a:	88fb      	ldrh	r3, [r7, #6]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d145      	bne.n	800b9bc <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 800b930:	4b27      	ldr	r3, [pc, #156]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b932:	4a28      	ldr	r2, [pc, #160]	; (800b9d4 <SPI_WIFI_Init+0xb8>)
 800b934:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 800b936:	4826      	ldr	r0, [pc, #152]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b938:	f7ff ff34 	bl	800b7a4 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 800b93c:	4b24      	ldr	r3, [pc, #144]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b93e:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b942:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 800b944:	4b22      	ldr	r3, [pc, #136]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b946:	2200      	movs	r2, #0
 800b948:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800b94a:	4b21      	ldr	r3, [pc, #132]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b94c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800b950:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800b952:	4b1f      	ldr	r3, [pc, #124]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b954:	2200      	movs	r2, #0
 800b956:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800b958:	4b1d      	ldr	r3, [pc, #116]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b95a:	2200      	movs	r2, #0
 800b95c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800b95e:	4b1c      	ldr	r3, [pc, #112]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b960:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b964:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 800b966:	4b1a      	ldr	r3, [pc, #104]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b968:	2210      	movs	r2, #16
 800b96a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800b96c:	4b18      	ldr	r3, [pc, #96]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b96e:	2200      	movs	r2, #0
 800b970:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800b972:	4b17      	ldr	r3, [pc, #92]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b974:	2200      	movs	r2, #0
 800b976:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800b978:	4b15      	ldr	r3, [pc, #84]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b97a:	2200      	movs	r2, #0
 800b97c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 800b97e:	4b14      	ldr	r3, [pc, #80]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b980:	2200      	movs	r2, #0
 800b982:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 800b984:	4812      	ldr	r0, [pc, #72]	; (800b9d0 <SPI_WIFI_Init+0xb4>)
 800b986:	f7fb f8ef 	bl	8006b68 <HAL_SPI_Init>
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d002      	beq.n	800b996 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 800b990:	f04f 33ff 	mov.w	r3, #4294967295
 800b994:	e018      	b.n	800b9c8 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 800b996:	2200      	movs	r2, #0
 800b998:	2100      	movs	r1, #0
 800b99a:	2007      	movs	r0, #7
 800b99c:	f7f7 fe15 	bl	80035ca <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 800b9a0:	2007      	movs	r0, #7
 800b9a2:	f7f7 fe2e 	bl	8003602 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	2100      	movs	r1, #0
 800b9aa:	2033      	movs	r0, #51	; 0x33
 800b9ac:	f7f7 fe0d 	bl	80035ca <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 800b9b0:	2033      	movs	r0, #51	; 0x33
 800b9b2:	f7f7 fe26 	bl	8003602 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800b9b6:	200a      	movs	r0, #10
 800b9b8:	f000 f9fe 	bl	800bdb8 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 800b9bc:	f000 f80c 	bl	800b9d8 <SPI_WIFI_ResetModule>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	73fb      	strb	r3, [r7, #15]

  return rc;
 800b9c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3710      	adds	r7, #16
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	20000ff0 	.word	0x20000ff0
 800b9d4:	40003c00 	.word	0x40003c00

0800b9d8 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b084      	sub	sp, #16
 800b9dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800b9de:	f7f7 fcc5 	bl	800336c <HAL_GetTick>
 800b9e2:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9ee:	4830      	ldr	r0, [pc, #192]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800b9f0:	f7f8 fa72 	bl	8003ed8 <HAL_GPIO_WritePin>
 800b9f4:	200a      	movs	r0, #10
 800b9f6:	f7f7 fcc5 	bl	8003384 <HAL_Delay>
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba00:	482b      	ldr	r0, [pc, #172]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800ba02:	f7f8 fa69 	bl	8003ed8 <HAL_GPIO_WritePin>
 800ba06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ba0a:	f7f7 fcbb 	bl	8003384 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 800ba0e:	2200      	movs	r2, #0
 800ba10:	2101      	movs	r1, #1
 800ba12:	4827      	ldr	r0, [pc, #156]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800ba14:	f7f8 fa60 	bl	8003ed8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800ba18:	200f      	movs	r0, #15
 800ba1a:	f000 f9cd 	bl	800bdb8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800ba1e:	e020      	b.n	800ba62 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800ba20:	7bfb      	ldrb	r3, [r7, #15]
 800ba22:	463a      	mov	r2, r7
 800ba24:	18d1      	adds	r1, r2, r3
 800ba26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	4821      	ldr	r0, [pc, #132]	; (800bab4 <SPI_WIFI_ResetModule+0xdc>)
 800ba2e:	f7fb f966 	bl	8006cfe <HAL_SPI_Receive>
 800ba32:	4603      	mov	r3, r0
 800ba34:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	3302      	adds	r3, #2
 800ba3a:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 800ba3c:	f7f7 fc96 	bl	800336c <HAL_GetTick>
 800ba40:	4602      	mov	r2, r0
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	1ad3      	subs	r3, r2, r3
 800ba46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba4a:	d202      	bcs.n	800ba52 <SPI_WIFI_ResetModule+0x7a>
 800ba4c:	79fb      	ldrb	r3, [r7, #7]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d007      	beq.n	800ba62 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800ba52:	2201      	movs	r2, #1
 800ba54:	2101      	movs	r1, #1
 800ba56:	4816      	ldr	r0, [pc, #88]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800ba58:	f7f8 fa3e 	bl	8003ed8 <HAL_GPIO_WritePin>
      return -1;
 800ba5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ba60:	e021      	b.n	800baa6 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800ba62:	2102      	movs	r1, #2
 800ba64:	4812      	ldr	r0, [pc, #72]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800ba66:	f7f8 fa1f 	bl	8003ea8 <HAL_GPIO_ReadPin>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d0d7      	beq.n	800ba20 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 800ba70:	2201      	movs	r2, #1
 800ba72:	2101      	movs	r1, #1
 800ba74:	480e      	ldr	r0, [pc, #56]	; (800bab0 <SPI_WIFI_ResetModule+0xd8>)
 800ba76:	f7f8 fa2f 	bl	8003ed8 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800ba7a:	783b      	ldrb	r3, [r7, #0]
 800ba7c:	2b15      	cmp	r3, #21
 800ba7e:	d10e      	bne.n	800ba9e <SPI_WIFI_ResetModule+0xc6>
 800ba80:	787b      	ldrb	r3, [r7, #1]
 800ba82:	2b15      	cmp	r3, #21
 800ba84:	d10b      	bne.n	800ba9e <SPI_WIFI_ResetModule+0xc6>
 800ba86:	78bb      	ldrb	r3, [r7, #2]
 800ba88:	2b0d      	cmp	r3, #13
 800ba8a:	d108      	bne.n	800ba9e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800ba8c:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800ba8e:	2b0a      	cmp	r3, #10
 800ba90:	d105      	bne.n	800ba9e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800ba92:	793b      	ldrb	r3, [r7, #4]
 800ba94:	2b3e      	cmp	r3, #62	; 0x3e
 800ba96:	d102      	bne.n	800ba9e <SPI_WIFI_ResetModule+0xc6>
 800ba98:	797b      	ldrb	r3, [r7, #5]
 800ba9a:	2b20      	cmp	r3, #32
 800ba9c:	d002      	beq.n	800baa4 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800ba9e:	f04f 33ff 	mov.w	r3, #4294967295
 800baa2:	e000      	b.n	800baa6 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 800baa4:	2300      	movs	r3, #0
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3710      	adds	r7, #16
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	48001000 	.word	0x48001000
 800bab4:	20000ff0 	.word	0x20000ff0

0800bab8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 800babc:	4802      	ldr	r0, [pc, #8]	; (800bac8 <SPI_WIFI_DeInit+0x10>)
 800babe:	f7fb f8f6 	bl	8006cae <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 800bac2:	2300      	movs	r3, #0
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	bd80      	pop	{r7, pc}
 800bac8:	20000ff0 	.word	0x20000ff0

0800bacc <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 800bad4:	f7f7 fc4a 	bl	800336c <HAL_GetTick>
 800bad8:	4603      	mov	r3, r0
 800bada:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 800badc:	e00a      	b.n	800baf4 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800bade:	f7f7 fc45 	bl	800336c <HAL_GetTick>
 800bae2:	4602      	mov	r2, r0
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	1ad2      	subs	r2, r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	429a      	cmp	r2, r3
 800baec:	d902      	bls.n	800baf4 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800baee:	f04f 33ff 	mov.w	r3, #4294967295
 800baf2:	e007      	b.n	800bb04 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 800baf4:	2102      	movs	r1, #2
 800baf6:	4805      	ldr	r0, [pc, #20]	; (800bb0c <wait_cmddata_rdy_high+0x40>)
 800baf8:	f7f8 f9d6 	bl	8003ea8 <HAL_GPIO_ReadPin>
 800bafc:	4603      	mov	r3, r0
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d1ed      	bne.n	800bade <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800bb02:	2300      	movs	r3, #0
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	48001000 	.word	0x48001000

0800bb10 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b084      	sub	sp, #16
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800bb18:	f7f7 fc28 	bl	800336c <HAL_GetTick>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800bb20:	e00a      	b.n	800bb38 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800bb22:	f7f7 fc23 	bl	800336c <HAL_GetTick>
 800bb26:	4602      	mov	r2, r0
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	1ad2      	subs	r2, r2, r3
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d902      	bls.n	800bb38 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800bb32:	f04f 33ff 	mov.w	r3, #4294967295
 800bb36:	e004      	b.n	800bb42 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 800bb38:	4b04      	ldr	r3, [pc, #16]	; (800bb4c <wait_cmddata_rdy_rising_event+0x3c>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d0f0      	beq.n	800bb22 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800bb40:	2300      	movs	r3, #0
#endif
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	2000105c 	.word	0x2000105c

0800bb50 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b084      	sub	sp, #16
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800bb58:	f7f7 fc08 	bl	800336c <HAL_GetTick>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 800bb60:	e00a      	b.n	800bb78 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800bb62:	f7f7 fc03 	bl	800336c <HAL_GetTick>
 800bb66:	4602      	mov	r2, r0
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	1ad2      	subs	r2, r2, r3
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d902      	bls.n	800bb78 <wait_spi_rx_event+0x28>
    {
      return -1;
 800bb72:	f04f 33ff 	mov.w	r3, #4294967295
 800bb76:	e004      	b.n	800bb82 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800bb78:	4b04      	ldr	r3, [pc, #16]	; (800bb8c <wait_spi_rx_event+0x3c>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2b01      	cmp	r3, #1
 800bb7e:	d0f0      	beq.n	800bb62 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 800bb80:	2300      	movs	r3, #0
#endif
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	20001054 	.word	0x20001054

0800bb90 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800bb98:	f7f7 fbe8 	bl	800336c <HAL_GetTick>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 800bba0:	e00a      	b.n	800bbb8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800bba2:	f7f7 fbe3 	bl	800336c <HAL_GetTick>
 800bba6:	4602      	mov	r2, r0
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	1ad2      	subs	r2, r2, r3
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d902      	bls.n	800bbb8 <wait_spi_tx_event+0x28>
    {
      return -1;
 800bbb2:	f04f 33ff 	mov.w	r3, #4294967295
 800bbb6:	e004      	b.n	800bbc2 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800bbb8:	4b04      	ldr	r3, [pc, #16]	; (800bbcc <wait_spi_tx_event+0x3c>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d0f0      	beq.n	800bba2 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 800bbc0:	2300      	movs	r3, #0
#endif
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	20001058 	.word	0x20001058

0800bbd0 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b086      	sub	sp, #24
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	60f8      	str	r0, [r7, #12]
 800bbd8:	460b      	mov	r3, r1
 800bbda:	607a      	str	r2, [r7, #4]
 800bbdc:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	2101      	movs	r1, #1
 800bbe6:	4834      	ldr	r0, [pc, #208]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bbe8:	f7f8 f976 	bl	8003ed8 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 800bbec:	2003      	movs	r0, #3
 800bbee:	f000 f8e3 	bl	800bdb8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7ff ff8b 	bl	800bb10 <wait_cmddata_rdy_rising_event>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	da02      	bge.n	800bc06 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 800bc00:	f06f 0302 	mvn.w	r3, #2
 800bc04:	e054      	b.n	800bcb0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800bc06:	2200      	movs	r2, #0
 800bc08:	2101      	movs	r1, #1
 800bc0a:	482b      	ldr	r0, [pc, #172]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bc0c:	f7f8 f964 	bl	8003ed8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800bc10:	200f      	movs	r0, #15
 800bc12:	f000 f8d1 	bl	800bdb8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800bc16:	e03d      	b.n	800bc94 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 800bc18:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800bc1c:	897b      	ldrh	r3, [r7, #10]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	db02      	blt.n	800bc28 <SPI_WIFI_ReceiveData+0x58>
 800bc22:	897b      	ldrh	r3, [r7, #10]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d13c      	bne.n	800bca2 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 800bc28:	4b24      	ldr	r3, [pc, #144]	; (800bcbc <SPI_WIFI_ReceiveData+0xec>)
 800bc2a:	2201      	movs	r2, #1
 800bc2c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800bc2e:	f107 0314 	add.w	r3, r7, #20
 800bc32:	2201      	movs	r2, #1
 800bc34:	4619      	mov	r1, r3
 800bc36:	4822      	ldr	r0, [pc, #136]	; (800bcc0 <SPI_WIFI_ReceiveData+0xf0>)
 800bc38:	f7fb fc46 	bl	80074c8 <HAL_SPI_Receive_IT>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d007      	beq.n	800bc52 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800bc42:	2201      	movs	r2, #1
 800bc44:	2101      	movs	r1, #1
 800bc46:	481c      	ldr	r0, [pc, #112]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bc48:	f7f8 f946 	bl	8003ed8 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800bc4c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc50:	e02e      	b.n	800bcb0 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	4618      	mov	r0, r3
 800bc56:	f7ff ff7b 	bl	800bb50 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800bc5a:	7d3a      	ldrb	r2, [r7, #20]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	3301      	adds	r3, #1
 800bc64:	7d7a      	ldrb	r2, [r7, #21]
 800bc66:	701a      	strb	r2, [r3, #0]
      length += 2;
 800bc68:	8afb      	ldrh	r3, [r7, #22]
 800bc6a:	3302      	adds	r3, #2
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	3302      	adds	r3, #2
 800bc74:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800bc76:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800bc7a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800bc7e:	db09      	blt.n	800bc94 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 800bc80:	2201      	movs	r2, #1
 800bc82:	2101      	movs	r1, #1
 800bc84:	480c      	ldr	r0, [pc, #48]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bc86:	f7f8 f927 	bl	8003ed8 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800bc8a:	f7ff fea5 	bl	800b9d8 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800bc8e:	f06f 0303 	mvn.w	r3, #3
 800bc92:	e00d      	b.n	800bcb0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800bc94:	2102      	movs	r1, #2
 800bc96:	4808      	ldr	r0, [pc, #32]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bc98:	f7f8 f906 	bl	8003ea8 <HAL_GPIO_ReadPin>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d0ba      	beq.n	800bc18 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800bca2:	2201      	movs	r2, #1
 800bca4:	2101      	movs	r1, #1
 800bca6:	4804      	ldr	r0, [pc, #16]	; (800bcb8 <SPI_WIFI_ReceiveData+0xe8>)
 800bca8:	f7f8 f916 	bl	8003ed8 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800bcac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3718      	adds	r7, #24
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	48001000 	.word	0x48001000
 800bcbc:	20001054 	.word	0x20001054
 800bcc0:	20000ff0 	.word	0x20000ff0

0800bcc4 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b086      	sub	sp, #24
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	60f8      	str	r0, [r7, #12]
 800bccc:	460b      	mov	r3, r1
 800bcce:	607a      	str	r2, [r7, #4]
 800bcd0:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7ff fef9 	bl	800bacc <wait_cmddata_rdy_high>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	da02      	bge.n	800bce6 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 800bce0:	f04f 33ff 	mov.w	r3, #4294967295
 800bce4:	e04f      	b.n	800bd86 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800bce6:	4b2a      	ldr	r3, [pc, #168]	; (800bd90 <SPI_WIFI_SendData+0xcc>)
 800bce8:	2201      	movs	r2, #1
 800bcea:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800bcec:	2200      	movs	r2, #0
 800bcee:	2101      	movs	r1, #1
 800bcf0:	4828      	ldr	r0, [pc, #160]	; (800bd94 <SPI_WIFI_SendData+0xd0>)
 800bcf2:	f7f8 f8f1 	bl	8003ed8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800bcf6:	200f      	movs	r0, #15
 800bcf8:	f000 f85e 	bl	800bdb8 <SPI_WIFI_DelayUs>
  if (len > 1)
 800bcfc:	897b      	ldrh	r3, [r7, #10]
 800bcfe:	2b01      	cmp	r3, #1
 800bd00:	d919      	bls.n	800bd36 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 800bd02:	4b25      	ldr	r3, [pc, #148]	; (800bd98 <SPI_WIFI_SendData+0xd4>)
 800bd04:	2201      	movs	r2, #1
 800bd06:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800bd08:	897b      	ldrh	r3, [r7, #10]
 800bd0a:	085b      	lsrs	r3, r3, #1
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	461a      	mov	r2, r3
 800bd10:	68f9      	ldr	r1, [r7, #12]
 800bd12:	4822      	ldr	r0, [pc, #136]	; (800bd9c <SPI_WIFI_SendData+0xd8>)
 800bd14:	f7fb fb4c 	bl	80073b0 <HAL_SPI_Transmit_IT>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d007      	beq.n	800bd2e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800bd1e:	2201      	movs	r2, #1
 800bd20:	2101      	movs	r1, #1
 800bd22:	481c      	ldr	r0, [pc, #112]	; (800bd94 <SPI_WIFI_SendData+0xd0>)
 800bd24:	f7f8 f8d8 	bl	8003ed8 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800bd28:	f04f 33ff 	mov.w	r3, #4294967295
 800bd2c:	e02b      	b.n	800bd86 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7ff ff2d 	bl	800bb90 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 800bd36:	897b      	ldrh	r3, [r7, #10]
 800bd38:	f003 0301 	and.w	r3, r3, #1
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d020      	beq.n	800bd82 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 800bd40:	897b      	ldrh	r3, [r7, #10]
 800bd42:	3b01      	subs	r3, #1
 800bd44:	68fa      	ldr	r2, [r7, #12]
 800bd46:	4413      	add	r3, r2
 800bd48:	781b      	ldrb	r3, [r3, #0]
 800bd4a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800bd4c:	230a      	movs	r3, #10
 800bd4e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 800bd50:	4b11      	ldr	r3, [pc, #68]	; (800bd98 <SPI_WIFI_SendData+0xd4>)
 800bd52:	2201      	movs	r2, #1
 800bd54:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800bd56:	f107 0314 	add.w	r3, r7, #20
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	480f      	ldr	r0, [pc, #60]	; (800bd9c <SPI_WIFI_SendData+0xd8>)
 800bd60:	f7fb fb26 	bl	80073b0 <HAL_SPI_Transmit_IT>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d007      	beq.n	800bd7a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	4809      	ldr	r0, [pc, #36]	; (800bd94 <SPI_WIFI_SendData+0xd0>)
 800bd70:	f7f8 f8b2 	bl	8003ed8 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800bd74:	f04f 33ff 	mov.w	r3, #4294967295
 800bd78:	e005      	b.n	800bd86 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7ff ff07 	bl	800bb90 <wait_spi_tx_event>
    
  }
  return len;
 800bd82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3718      	adds	r7, #24
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop
 800bd90:	2000105c 	.word	0x2000105c
 800bd94:	48001000 	.word	0x48001000
 800bd98:	20001058 	.word	0x20001058
 800bd9c:	20000ff0 	.word	0x20000ff0

0800bda0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f7f7 faeb 	bl	8003384 <HAL_Delay>
}
 800bdae:	bf00      	nop
 800bdb0:	3708      	adds	r7, #8
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
	...

0800bdb8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b086      	sub	sp, #24
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800bdc8:	4b20      	ldr	r3, [pc, #128]	; (800be4c <SPI_WIFI_DelayUs+0x94>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d122      	bne.n	800be16 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 800bdd0:	4b1f      	ldr	r3, [pc, #124]	; (800be50 <SPI_WIFI_DelayUs+0x98>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4a1f      	ldr	r2, [pc, #124]	; (800be54 <SPI_WIFI_DelayUs+0x9c>)
 800bdd6:	fba2 2303 	umull	r2, r3, r2, r3
 800bdda:	099b      	lsrs	r3, r3, #6
 800bddc:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 800bdde:	2300      	movs	r3, #0
 800bde0:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800bde6:	f7f7 fac1 	bl	800336c <HAL_GetTick>
 800bdea:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 800bdec:	e002      	b.n	800bdf4 <SPI_WIFI_DelayUs+0x3c>
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	60bb      	str	r3, [r7, #8]
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d1f9      	bne.n	800bdee <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800bdfa:	f7f7 fab7 	bl	800336c <HAL_GetTick>
 800bdfe:	4602      	mov	r2, r0
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	1ad3      	subs	r3, r2, r3
 800be04:	4a11      	ldr	r2, [pc, #68]	; (800be4c <SPI_WIFI_DelayUs+0x94>)
 800be06:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800be08:	4b10      	ldr	r3, [pc, #64]	; (800be4c <SPI_WIFI_DelayUs+0x94>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d102      	bne.n	800be16 <SPI_WIFI_DelayUs+0x5e>
 800be10:	4b0e      	ldr	r3, [pc, #56]	; (800be4c <SPI_WIFI_DelayUs+0x94>)
 800be12:	2201      	movs	r2, #1
 800be14:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800be16:	4b0e      	ldr	r3, [pc, #56]	; (800be50 <SPI_WIFI_DelayUs+0x98>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a0f      	ldr	r2, [pc, #60]	; (800be58 <SPI_WIFI_DelayUs+0xa0>)
 800be1c:	fba2 2303 	umull	r2, r3, r2, r3
 800be20:	0c9a      	lsrs	r2, r3, #18
 800be22:	4b0a      	ldr	r3, [pc, #40]	; (800be4c <SPI_WIFI_DelayUs+0x94>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	fbb2 f3f3 	udiv	r3, r2, r3
 800be2a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	697a      	ldr	r2, [r7, #20]
 800be30:	fb02 f303 	mul.w	r3, r2, r3
 800be34:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800be36:	e002      	b.n	800be3e <SPI_WIFI_DelayUs+0x86>
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	3b01      	subs	r3, #1
 800be3c:	60bb      	str	r3, [r7, #8]
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d1f9      	bne.n	800be38 <SPI_WIFI_DelayUs+0x80>
  return;
 800be44:	bf00      	nop
}
 800be46:	3718      	adds	r7, #24
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	20001060 	.word	0x20001060
 800be50:	200000ac 	.word	0x200000ac
 800be54:	10624dd3 	.word	0x10624dd3
 800be58:	431bde83 	.word	0x431bde83

0800be5c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 800be64:	4b06      	ldr	r3, [pc, #24]	; (800be80 <HAL_SPI_RxCpltCallback+0x24>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d002      	beq.n	800be72 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800be6c:	4b04      	ldr	r3, [pc, #16]	; (800be80 <HAL_SPI_RxCpltCallback+0x24>)
 800be6e:	2200      	movs	r2, #0
 800be70:	601a      	str	r2, [r3, #0]
  }
}
 800be72:	bf00      	nop
 800be74:	370c      	adds	r7, #12
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
 800be7e:	bf00      	nop
 800be80:	20001054 	.word	0x20001054

0800be84 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800be8c:	4b06      	ldr	r3, [pc, #24]	; (800bea8 <HAL_SPI_TxCpltCallback+0x24>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d002      	beq.n	800be9a <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800be94:	4b04      	ldr	r3, [pc, #16]	; (800bea8 <HAL_SPI_TxCpltCallback+0x24>)
 800be96:	2200      	movs	r2, #0
 800be98:	601a      	str	r2, [r3, #0]
  }
}
 800be9a:	bf00      	nop
 800be9c:	370c      	adds	r7, #12
 800be9e:	46bd      	mov	sp, r7
 800bea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea4:	4770      	bx	lr
 800bea6:	bf00      	nop
 800bea8:	20001058 	.word	0x20001058

0800beac <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 800beac:	b480      	push	{r7}
 800beae:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 800beb0:	4b05      	ldr	r3, [pc, #20]	; (800bec8 <SPI_WIFI_ISR+0x1c>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d102      	bne.n	800bebe <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800beb8:	4b03      	ldr	r3, [pc, #12]	; (800bec8 <SPI_WIFI_ISR+0x1c>)
 800beba:	2200      	movs	r2, #0
 800bebc:	601a      	str	r2, [r3, #0]
   }
}
 800bebe:	bf00      	nop
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr
 800bec8:	2000105c 	.word	0x2000105c

0800becc <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800bed6:	4b0d      	ldr	r3, [pc, #52]	; (800bf0c <WIFI_Init+0x40>)
 800bed8:	9301      	str	r3, [sp, #4]
 800beda:	4b0d      	ldr	r3, [pc, #52]	; (800bf10 <WIFI_Init+0x44>)
 800bedc:	9300      	str	r3, [sp, #0]
 800bede:	4b0d      	ldr	r3, [pc, #52]	; (800bf14 <WIFI_Init+0x48>)
 800bee0:	4a0d      	ldr	r2, [pc, #52]	; (800bf18 <WIFI_Init+0x4c>)
 800bee2:	490e      	ldr	r1, [pc, #56]	; (800bf1c <WIFI_Init+0x50>)
 800bee4:	480e      	ldr	r0, [pc, #56]	; (800bf20 <WIFI_Init+0x54>)
 800bee6:	f7ff f8c3 	bl	800b070 <ES_WIFI_RegisterBusIO>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d107      	bne.n	800bf00 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800bef0:	480b      	ldr	r0, [pc, #44]	; (800bf20 <WIFI_Init+0x54>)
 800bef2:	f7ff f88f 	bl	800b014 <ES_WIFI_Init>
 800bef6:	4603      	mov	r3, r0
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d101      	bne.n	800bf00 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 800befc:	2300      	movs	r3, #0
 800befe:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 800bf00:	79fb      	ldrb	r3, [r7, #7]
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3708      	adds	r7, #8
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}
 800bf0a:	bf00      	nop
 800bf0c:	0800bbd1 	.word	0x0800bbd1
 800bf10:	0800bcc5 	.word	0x0800bcc5
 800bf14:	0800bda1 	.word	0x0800bda1
 800bf18:	0800bab9 	.word	0x0800bab9
 800bf1c:	0800b91d 	.word	0x0800b91d
 800bf20:	20001064 	.word	0x20001064

0800bf24 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b086      	sub	sp, #24
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	4613      	mov	r3, r2
 800bf30:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800bf32:	2301      	movs	r3, #1
 800bf34:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800bf36:	79fb      	ldrb	r3, [r7, #7]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	68f9      	ldr	r1, [r7, #12]
 800bf3c:	4809      	ldr	r0, [pc, #36]	; (800bf64 <WIFI_Connect+0x40>)
 800bf3e:	f7ff f8cb 	bl	800b0d8 <ES_WIFI_Connect>
 800bf42:	4603      	mov	r3, r0
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d107      	bne.n	800bf58 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800bf48:	4806      	ldr	r0, [pc, #24]	; (800bf64 <WIFI_Connect+0x40>)
 800bf4a:	f7ff f969 	bl	800b220 <ES_WIFI_GetNetworkSettings>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d101      	bne.n	800bf58 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800bf54:	2300      	movs	r3, #0
 800bf56:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800bf58:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3718      	adds	r7, #24
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}
 800bf62:	bf00      	nop
 800bf64:	20001064 	.word	0x20001064

0800bf68 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800bf70:	2301      	movs	r3, #1
 800bf72:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 800bf74:	6879      	ldr	r1, [r7, #4]
 800bf76:	4806      	ldr	r0, [pc, #24]	; (800bf90 <WIFI_GetMAC_Address+0x28>)
 800bf78:	f7ff f97c 	bl	800b274 <ES_WIFI_GetMACAddress>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d101      	bne.n	800bf86 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 800bf82:	2300      	movs	r3, #0
 800bf84:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800bf86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3710      	adds	r7, #16
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}
 800bf90:	20001064 	.word	0x20001064

0800bf94 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 800bfa0:	4809      	ldr	r0, [pc, #36]	; (800bfc8 <WIFI_GetIP_Address+0x34>)
 800bfa2:	f7ff f911 	bl	800b1c8 <ES_WIFI_IsConnected>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d107      	bne.n	800bfbc <WIFI_GetIP_Address+0x28>
 800bfac:	4b06      	ldr	r3, [pc, #24]	; (800bfc8 <WIFI_GetIP_Address+0x34>)
 800bfae:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 800bfb2:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800bfbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3710      	adds	r7, #16
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	20001064 	.word	0x20001064

0800bfcc <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b08a      	sub	sp, #40	; 0x28
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	607a      	str	r2, [r7, #4]
 800bfd6:	603b      	str	r3, [r7, #0]
 800bfd8:	460b      	mov	r3, r1
 800bfda:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800bfe8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800bfea:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 800bfec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800bfee:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800bff0:	7afb      	ldrb	r3, [r7, #11]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	bf14      	ite	ne
 800bff6:	2301      	movne	r3, #1
 800bff8:	2300      	moveq	r3, #0
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	781b      	ldrb	r3, [r3, #0]
 800c002:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	785b      	ldrb	r3, [r3, #1]
 800c008:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	789b      	ldrb	r3, [r3, #2]
 800c00e:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	78db      	ldrb	r3, [r3, #3]
 800c014:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800c016:	f107 0310 	add.w	r3, r7, #16
 800c01a:	4619      	mov	r1, r3
 800c01c:	4807      	ldr	r0, [pc, #28]	; (800c03c <WIFI_OpenClientConnection+0x70>)
 800c01e:	f7ff f95b 	bl	800b2d8 <ES_WIFI_StartClientConnection>
 800c022:	4603      	mov	r3, r0
 800c024:	2b00      	cmp	r3, #0
 800c026:	d102      	bne.n	800c02e <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800c028:	2300      	movs	r3, #0
 800c02a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800c02e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c032:	4618      	mov	r0, r3
 800c034:	3728      	adds	r7, #40	; 0x28
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	20001064 	.word	0x20001064

0800c040 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b08a      	sub	sp, #40	; 0x28
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800c050:	2300      	movs	r3, #0
 800c052:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800c054:	2300      	movs	r3, #0
 800c056:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d106      	bne.n	800c06c <sendMessageVector+0x2c>
 800c05e:	4b66      	ldr	r3, [pc, #408]	; (800c1f8 <sendMessageVector+0x1b8>)
 800c060:	4a66      	ldr	r2, [pc, #408]	; (800c1fc <sendMessageVector+0x1bc>)
 800c062:	f240 3107 	movw	r1, #775	; 0x307
 800c066:	4866      	ldr	r0, [pc, #408]	; (800c200 <sendMessageVector+0x1c0>)
 800c068:	f006 fe40 	bl	8012cec <__assert_func>
    assert( pIoVec != NULL );
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d106      	bne.n	800c080 <sendMessageVector+0x40>
 800c072:	4b64      	ldr	r3, [pc, #400]	; (800c204 <sendMessageVector+0x1c4>)
 800c074:	4a61      	ldr	r2, [pc, #388]	; (800c1fc <sendMessageVector+0x1bc>)
 800c076:	f44f 7142 	mov.w	r1, #776	; 0x308
 800c07a:	4861      	ldr	r0, [pc, #388]	; (800c200 <sendMessageVector+0x1c0>)
 800c07c:	f006 fe36 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c084:	2b00      	cmp	r3, #0
 800c086:	d106      	bne.n	800c096 <sendMessageVector+0x56>
 800c088:	4b5f      	ldr	r3, [pc, #380]	; (800c208 <sendMessageVector+0x1c8>)
 800c08a:	4a5c      	ldr	r2, [pc, #368]	; (800c1fc <sendMessageVector+0x1bc>)
 800c08c:	f240 3109 	movw	r1, #777	; 0x309
 800c090:	485b      	ldr	r0, [pc, #364]	; (800c200 <sendMessageVector+0x1c0>)
 800c092:	f006 fe2b 	bl	8012cec <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	695b      	ldr	r3, [r3, #20]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d106      	bne.n	800c0ac <sendMessageVector+0x6c>
 800c09e:	4b5b      	ldr	r3, [pc, #364]	; (800c20c <sendMessageVector+0x1cc>)
 800c0a0:	4a56      	ldr	r2, [pc, #344]	; (800c1fc <sendMessageVector+0x1bc>)
 800c0a2:	f240 310b 	movw	r1, #779	; 0x30b
 800c0a6:	4856      	ldr	r0, [pc, #344]	; (800c200 <sendMessageVector+0x1c0>)
 800c0a8:	f006 fe20 	bl	8012cec <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	623b      	str	r3, [r7, #32]
 800c0b0:	e007      	b.n	800c0c2 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800c0b2:	6a3b      	ldr	r3, [r7, #32]
 800c0b4:	685b      	ldr	r3, [r3, #4]
 800c0b6:	69ba      	ldr	r2, [r7, #24]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800c0bc:	6a3b      	ldr	r3, [r7, #32]
 800c0be:	3308      	adds	r3, #8
 800c0c0:	623b      	str	r3, [r7, #32]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	00db      	lsls	r3, r3, #3
 800c0cc:	68ba      	ldr	r2, [r7, #8]
 800c0ce:	4413      	add	r3, r2
 800c0d0:	6a3a      	ldr	r2, [r7, #32]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d9ed      	bls.n	800c0b2 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0de:	4798      	blx	r3
 800c0e0:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c0e2:	e079      	b.n	800c1d8 <sendMessageVector+0x198>
    {
        if( pContext->transportInterface.writev != NULL )
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	699b      	ldr	r3, [r3, #24]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d008      	beq.n	800c0fe <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	699b      	ldr	r3, [r3, #24]
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	69d0      	ldr	r0, [r2, #28]
 800c0f4:	69fa      	ldr	r2, [r7, #28]
 800c0f6:	6a39      	ldr	r1, [r7, #32]
 800c0f8:	4798      	blx	r3
 800c0fa:	6278      	str	r0, [r7, #36]	; 0x24
 800c0fc:	e009      	b.n	800c112 <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	695b      	ldr	r3, [r3, #20]
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	69d0      	ldr	r0, [r2, #28]
 800c106:	6a3a      	ldr	r2, [r7, #32]
 800c108:	6811      	ldr	r1, [r2, #0]
 800c10a:	6a3a      	ldr	r2, [r7, #32]
 800c10c:	6852      	ldr	r2, [r2, #4]
 800c10e:	4798      	blx	r3
 800c110:	6278      	str	r0, [r7, #36]	; 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800c112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c114:	2b00      	cmp	r3, #0
 800c116:	dd17      	ble.n	800c148 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800c118:	69ba      	ldr	r2, [r7, #24]
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	1ad3      	subs	r3, r2, r3
 800c11e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c120:	429a      	cmp	r2, r3
 800c122:	dd06      	ble.n	800c132 <sendMessageVector+0xf2>
 800c124:	4b3a      	ldr	r3, [pc, #232]	; (800c210 <sendMessageVector+0x1d0>)
 800c126:	4a35      	ldr	r2, [pc, #212]	; (800c1fc <sendMessageVector+0x1bc>)
 800c128:	f44f 714b 	mov.w	r1, #812	; 0x32c
 800c12c:	4834      	ldr	r0, [pc, #208]	; (800c200 <sendMessageVector+0x1c0>)
 800c12e:	f006 fddd 	bl	8012cec <__assert_func>

            bytesSentOrError += sendResult;
 800c132:	697a      	ldr	r2, [r7, #20]
 800c134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c136:	4413      	add	r3, r2
 800c138:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c13e:	4798      	blx	r3
 800c140:	4602      	mov	r2, r0
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	635a      	str	r2, [r3, #52]	; 0x34
 800c146:	e004      	b.n	800c152 <sendMessageVector+0x112>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800c148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	da01      	bge.n	800c152 <sendMessageVector+0x112>
        {
            bytesSentOrError = sendResult;
 800c14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c150:	617b      	str	r3, [r7, #20]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c156:	4798      	blx	r3
 800c158:	4603      	mov	r3, r0
 800c15a:	6939      	ldr	r1, [r7, #16]
 800c15c:	4618      	mov	r0, r3
 800c15e:	f000 f8e7 	bl	800c330 <calculateElapsedTime>
 800c162:	4603      	mov	r3, r0
 800c164:	f644 6220 	movw	r2, #20000	; 0x4e20
 800c168:	4293      	cmp	r3, r2
 800c16a:	d83e      	bhi.n	800c1ea <sendMessageVector+0x1aa>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c16c:	e00b      	b.n	800c186 <sendMessageVector+0x146>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800c16e:	6a3b      	ldr	r3, [r7, #32]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	461a      	mov	r2, r3
 800c174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c176:	1a9b      	subs	r3, r3, r2
 800c178:	627b      	str	r3, [r7, #36]	; 0x24
            pIoVectIterator++;
 800c17a:	6a3b      	ldr	r3, [r7, #32]
 800c17c:	3308      	adds	r3, #8
 800c17e:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800c180:	69fb      	ldr	r3, [r7, #28]
 800c182:	3b01      	subs	r3, #1
 800c184:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800c18c:	3b01      	subs	r3, #1
 800c18e:	00db      	lsls	r3, r3, #3
 800c190:	68ba      	ldr	r2, [r7, #8]
 800c192:	4413      	add	r3, r2
 800c194:	6a3a      	ldr	r2, [r7, #32]
 800c196:	429a      	cmp	r2, r3
 800c198:	d805      	bhi.n	800c1a6 <sendMessageVector+0x166>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800c19a:	6a3b      	ldr	r3, [r7, #32]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1a2:	4293      	cmp	r3, r2
 800c1a4:	dae3      	bge.n	800c16e <sendMessageVector+0x12e>
        }

        /* Some of the bytes from this vector were sent as well, update the length
         * and the pointer to data in this vector. */
        if( ( sendResult > 0 ) &&
 800c1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	dd15      	ble.n	800c1d8 <sendMessageVector+0x198>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) )
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800c1b2:	3b01      	subs	r3, #1
 800c1b4:	00db      	lsls	r3, r3, #3
 800c1b6:	68ba      	ldr	r2, [r7, #8]
 800c1b8:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800c1ba:	6a3a      	ldr	r2, [r7, #32]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d80b      	bhi.n	800c1d8 <sendMessageVector+0x198>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800c1c0:	6a3b      	ldr	r3, [r7, #32]
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c6:	441a      	add	r2, r3
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800c1cc:	6a3b      	ldr	r3, [r7, #32]
 800c1ce:	685a      	ldr	r2, [r3, #4]
 800c1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d2:	1ad2      	subs	r2, r2, r3
 800c1d4:	6a3b      	ldr	r3, [r7, #32]
 800c1d6:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	697a      	ldr	r2, [r7, #20]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	da05      	bge.n	800c1ec <sendMessageVector+0x1ac>
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	f6bf af7e 	bge.w	800c0e4 <sendMessageVector+0xa4>
 800c1e8:	e000      	b.n	800c1ec <sendMessageVector+0x1ac>
            break;
 800c1ea:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800c1ec:	697b      	ldr	r3, [r7, #20]
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3728      	adds	r7, #40	; 0x28
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop
 800c1f8:	08018518 	.word	0x08018518
 800c1fc:	08019028 	.word	0x08019028
 800c200:	0801843c 	.word	0x0801843c
 800c204:	0801852c 	.word	0x0801852c
 800c208:	0801853c 	.word	0x0801853c
 800c20c:	08018558 	.word	0x08018558
 800c210:	08018584 	.word	0x08018584

0800c214 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b088      	sub	sp, #32
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    int32_t bytesSentOrError = 0;
 800c220:	2300      	movs	r3, #0
 800c222:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d106      	bne.n	800c23c <sendBuffer+0x28>
 800c22e:	4b39      	ldr	r3, [pc, #228]	; (800c314 <sendBuffer+0x100>)
 800c230:	4a39      	ldr	r2, [pc, #228]	; (800c318 <sendBuffer+0x104>)
 800c232:	f44f 715a 	mov.w	r1, #872	; 0x368
 800c236:	4839      	ldr	r0, [pc, #228]	; (800c31c <sendBuffer+0x108>)
 800c238:	f006 fd58 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c240:	2b00      	cmp	r3, #0
 800c242:	d106      	bne.n	800c252 <sendBuffer+0x3e>
 800c244:	4b36      	ldr	r3, [pc, #216]	; (800c320 <sendBuffer+0x10c>)
 800c246:	4a34      	ldr	r2, [pc, #208]	; (800c318 <sendBuffer+0x104>)
 800c248:	f240 3169 	movw	r1, #873	; 0x369
 800c24c:	4833      	ldr	r0, [pc, #204]	; (800c31c <sendBuffer+0x108>)
 800c24e:	f006 fd4d 	bl	8012cec <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	695b      	ldr	r3, [r3, #20]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d106      	bne.n	800c268 <sendBuffer+0x54>
 800c25a:	4b32      	ldr	r3, [pc, #200]	; (800c324 <sendBuffer+0x110>)
 800c25c:	4a2e      	ldr	r2, [pc, #184]	; (800c318 <sendBuffer+0x104>)
 800c25e:	f240 316a 	movw	r1, #874	; 0x36a
 800c262:	482e      	ldr	r0, [pc, #184]	; (800c31c <sendBuffer+0x108>)
 800c264:	f006 fd42 	bl	8012cec <__assert_func>
    assert( pIndex != NULL );
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d106      	bne.n	800c27c <sendBuffer+0x68>
 800c26e:	4b2e      	ldr	r3, [pc, #184]	; (800c328 <sendBuffer+0x114>)
 800c270:	4a29      	ldr	r2, [pc, #164]	; (800c318 <sendBuffer+0x104>)
 800c272:	f240 316b 	movw	r1, #875	; 0x36b
 800c276:	4829      	ldr	r0, [pc, #164]	; (800c31c <sendBuffer+0x108>)
 800c278:	f006 fd38 	bl	8012cec <__assert_func>

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c280:	4798      	blx	r3
 800c282:	4603      	mov	r3, r0
 800c284:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800c288:	3320      	adds	r3, #32
 800c28a:	617b      	str	r3, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c28c:	e034      	b.n	800c2f8 <sendBuffer+0xe4>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	695b      	ldr	r3, [r3, #20]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800c296:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c298:	6879      	ldr	r1, [r7, #4]
 800c29a:	1a8a      	subs	r2, r1, r2
 800c29c:	69b9      	ldr	r1, [r7, #24]
 800c29e:	4798      	blx	r3
 800c2a0:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	dd1b      	ble.n	800c2e0 <sendBuffer+0xcc>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	69fb      	ldr	r3, [r7, #28]
 800c2ac:	1ad3      	subs	r3, r2, r3
 800c2ae:	693a      	ldr	r2, [r7, #16]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	dd06      	ble.n	800c2c2 <sendBuffer+0xae>
 800c2b4:	4b1d      	ldr	r3, [pc, #116]	; (800c32c <sendBuffer+0x118>)
 800c2b6:	4a18      	ldr	r2, [pc, #96]	; (800c318 <sendBuffer+0x104>)
 800c2b8:	f240 317a 	movw	r1, #890	; 0x37a
 800c2bc:	4817      	ldr	r0, [pc, #92]	; (800c31c <sendBuffer+0x108>)
 800c2be:	f006 fd15 	bl	8012cec <__assert_func>

            bytesSentOrError += sendResult;
 800c2c2:	69fa      	ldr	r2, [r7, #28]
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	69ba      	ldr	r2, [r7, #24]
 800c2ce:	4413      	add	r3, r2
 800c2d0:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d6:	4798      	blx	r3
 800c2d8:	4602      	mov	r2, r0
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	635a      	str	r2, [r3, #52]	; 0x34
 800c2de:	e004      	b.n	800c2ea <sendBuffer+0xd6>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	da01      	bge.n	800c2ea <sendBuffer+0xd6>
        {
            bytesSentOrError = sendResult;
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	61fb      	str	r3, [r7, #28]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ee:	4798      	blx	r3
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d907      	bls.n	800c308 <sendBuffer+0xf4>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	69fa      	ldr	r2, [r7, #28]
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	da04      	bge.n	800c30a <sendBuffer+0xf6>
 800c300:	69fb      	ldr	r3, [r7, #28]
 800c302:	2b00      	cmp	r3, #0
 800c304:	dac3      	bge.n	800c28e <sendBuffer+0x7a>
 800c306:	e000      	b.n	800c30a <sendBuffer+0xf6>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800c308:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800c30a:	69fb      	ldr	r3, [r7, #28]
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3720      	adds	r7, #32
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}
 800c314:	08018518 	.word	0x08018518
 800c318:	0801903c 	.word	0x0801903c
 800c31c:	0801843c 	.word	0x0801843c
 800c320:	0801853c 	.word	0x0801853c
 800c324:	08018558 	.word	0x08018558
 800c328:	080185c4 	.word	0x080185c4
 800c32c:	08018584 	.word	0x08018584

0800c330 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800c330:	b480      	push	{r7}
 800c332:	b083      	sub	sp, #12
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
    return later - start;
 800c33a:	687a      	ldr	r2, [r7, #4]
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	1ad3      	subs	r3, r2, r3
}
 800c340:	4618      	mov	r0, r3
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	4603      	mov	r3, r0
 800c354:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800c356:	2300      	movs	r3, #0
 800c358:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800c35a:	79fb      	ldrb	r3, [r7, #7]
 800c35c:	2b62      	cmp	r3, #98	; 0x62
 800c35e:	d00c      	beq.n	800c37a <getAckFromPacketType+0x2e>
 800c360:	2b62      	cmp	r3, #98	; 0x62
 800c362:	dc0d      	bgt.n	800c380 <getAckFromPacketType+0x34>
 800c364:	2b40      	cmp	r3, #64	; 0x40
 800c366:	d002      	beq.n	800c36e <getAckFromPacketType+0x22>
 800c368:	2b50      	cmp	r3, #80	; 0x50
 800c36a:	d003      	beq.n	800c374 <getAckFromPacketType+0x28>
 800c36c:	e008      	b.n	800c380 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800c36e:	2300      	movs	r3, #0
 800c370:	73fb      	strb	r3, [r7, #15]
            break;
 800c372:	e012      	b.n	800c39a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800c374:	2301      	movs	r3, #1
 800c376:	73fb      	strb	r3, [r7, #15]
            break;
 800c378:	e00f      	b.n	800c39a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800c37a:	2302      	movs	r3, #2
 800c37c:	73fb      	strb	r3, [r7, #15]
            break;
 800c37e:	e00c      	b.n	800c39a <getAckFromPacketType+0x4e>
        case MQTT_PACKET_TYPE_PUBCOMP:
        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800c380:	79fb      	ldrb	r3, [r7, #7]
 800c382:	2b70      	cmp	r3, #112	; 0x70
 800c384:	d006      	beq.n	800c394 <getAckFromPacketType+0x48>
 800c386:	4b07      	ldr	r3, [pc, #28]	; (800c3a4 <getAckFromPacketType+0x58>)
 800c388:	4a07      	ldr	r2, [pc, #28]	; (800c3a8 <getAckFromPacketType+0x5c>)
 800c38a:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800c38e:	4807      	ldr	r0, [pc, #28]	; (800c3ac <getAckFromPacketType+0x60>)
 800c390:	f006 fcac 	bl	8012cec <__assert_func>
            ackType = MQTTPubcomp;
 800c394:	2303      	movs	r3, #3
 800c396:	73fb      	strb	r3, [r7, #15]
            break;
 800c398:	bf00      	nop
    }

    return ackType;
 800c39a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3710      	adds	r7, #16
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}
 800c3a4:	080185d4 	.word	0x080185d4
 800c3a8:	08019048 	.word	0x08019048
 800c3ac:	0801843c 	.word	0x0801843c

0800c3b0 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( const MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b08c      	sub	sp, #48	; 0x30
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToRecv;
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	623b      	str	r3, [r7, #32]
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d106      	bne.n	800c3ee <recvExact+0x3e>
 800c3e0:	4b44      	ldr	r3, [pc, #272]	; (800c4f4 <recvExact+0x144>)
 800c3e2:	4a45      	ldr	r2, [pc, #276]	; (800c4f8 <recvExact+0x148>)
 800c3e4:	f240 31d1 	movw	r1, #977	; 0x3d1
 800c3e8:	4844      	ldr	r0, [pc, #272]	; (800c4fc <recvExact+0x14c>)
 800c3ea:	f006 fc7f 	bl	8012cec <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3f2:	683a      	ldr	r2, [r7, #0]
 800c3f4:	429a      	cmp	r2, r3
 800c3f6:	d906      	bls.n	800c406 <recvExact+0x56>
 800c3f8:	4b41      	ldr	r3, [pc, #260]	; (800c500 <recvExact+0x150>)
 800c3fa:	4a3f      	ldr	r2, [pc, #252]	; (800c4f8 <recvExact+0x148>)
 800c3fc:	f240 31d2 	movw	r1, #978	; 0x3d2
 800c400:	483e      	ldr	r0, [pc, #248]	; (800c4fc <recvExact+0x14c>)
 800c402:	f006 fc73 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d106      	bne.n	800c41c <recvExact+0x6c>
 800c40e:	4b3d      	ldr	r3, [pc, #244]	; (800c504 <recvExact+0x154>)
 800c410:	4a39      	ldr	r2, [pc, #228]	; (800c4f8 <recvExact+0x148>)
 800c412:	f240 31d3 	movw	r1, #979	; 0x3d3
 800c416:	4839      	ldr	r0, [pc, #228]	; (800c4fc <recvExact+0x14c>)
 800c418:	f006 fc68 	bl	8012cec <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	691b      	ldr	r3, [r3, #16]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d106      	bne.n	800c432 <recvExact+0x82>
 800c424:	4b38      	ldr	r3, [pc, #224]	; (800c508 <recvExact+0x158>)
 800c426:	4a34      	ldr	r2, [pc, #208]	; (800c4f8 <recvExact+0x148>)
 800c428:	f44f 7175 	mov.w	r1, #980	; 0x3d4
 800c42c:	4833      	ldr	r0, [pc, #204]	; (800c4fc <recvExact+0x14c>)
 800c42e:	f006 fc5d 	bl	8012cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6a1b      	ldr	r3, [r3, #32]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d106      	bne.n	800c448 <recvExact+0x98>
 800c43a:	4b34      	ldr	r3, [pc, #208]	; (800c50c <recvExact+0x15c>)
 800c43c:	4a2e      	ldr	r2, [pc, #184]	; (800c4f8 <recvExact+0x148>)
 800c43e:	f240 31d5 	movw	r1, #981	; 0x3d5
 800c442:	482e      	ldr	r0, [pc, #184]	; (800c4fc <recvExact+0x14c>)
 800c444:	f006 fc52 	bl	8012cec <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	6a1b      	ldr	r3, [r3, #32]
 800c44c:	62fb      	str	r3, [r7, #44]	; 0x2c
    recvFunc = pContext->transportInterface.recv;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c458:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	4798      	blx	r3
 800c45e:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800c460:	e039      	b.n	800c4d6 <recvExact+0x126>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	69d8      	ldr	r0, [r3, #28]
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c46a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c46c:	4798      	blx	r3
 800c46e:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	2b00      	cmp	r3, #0
 800c474:	da04      	bge.n	800c480 <recvExact+0xd0>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	627b      	str	r3, [r7, #36]	; 0x24
            receiveError = true;
 800c47a:	2301      	movs	r3, #1
 800c47c:	77fb      	strb	r3, [r7, #31]
 800c47e:	e02a      	b.n	800c4d6 <recvExact+0x126>
        }
        else if( bytesRecvd > 0 )
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2b00      	cmp	r3, #0
 800c484:	dd1a      	ble.n	800c4bc <recvExact+0x10c>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	4798      	blx	r3
 800c48a:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c490:	429a      	cmp	r2, r3
 800c492:	d206      	bcs.n	800c4a2 <recvExact+0xf2>
 800c494:	4b1e      	ldr	r3, [pc, #120]	; (800c510 <recvExact+0x160>)
 800c496:	4a18      	ldr	r2, [pc, #96]	; (800c4f8 <recvExact+0x148>)
 800c498:	f240 31f5 	movw	r1, #1013	; 0x3f5
 800c49c:	4817      	ldr	r0, [pc, #92]	; (800c4fc <recvExact+0x14c>)
 800c49e:	f006 fc25 	bl	8012cec <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4a6:	1ad3      	subs	r3, r2, r3
 800c4a8:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800c4aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	4413      	add	r3, r2
 800c4b0:	627b      	str	r3, [r7, #36]	; 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c4b6:	4413      	add	r3, r2
 800c4b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c4ba:	e00c      	b.n	800c4d6 <recvExact+0x126>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	4798      	blx	r3
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	6a39      	ldr	r1, [r7, #32]
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7ff ff33 	bl	800c330 <calculateElapsedTime>
 800c4ca:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800c4cc:	69bb      	ldr	r3, [r7, #24]
 800c4ce:	2b09      	cmp	r3, #9
 800c4d0:	d901      	bls.n	800c4d6 <recvExact+0x126>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800c4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d005      	beq.n	800c4e8 <recvExact+0x138>
 800c4dc:	7ffb      	ldrb	r3, [r7, #31]
 800c4de:	f083 0301 	eor.w	r3, r3, #1
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1bc      	bne.n	800c462 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800c4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3730      	adds	r7, #48	; 0x30
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	08018518 	.word	0x08018518
 800c4f8:	08019060 	.word	0x08019060
 800c4fc:	0801843c 	.word	0x0801843c
 800c500:	080185fc 	.word	0x080185fc
 800c504:	0801853c 	.word	0x0801853c
 800c508:	08018628 	.word	0x08018628
 800c50c:	08018654 	.word	0x08018654
 800c510:	0801867c 	.word	0x0801867c

0800c514 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( const MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b08c      	sub	sp, #48	; 0x30
 800c518:	af00      	add	r7, sp, #0
 800c51a:	60f8      	str	r0, [r7, #12]
 800c51c:	60b9      	str	r1, [r7, #8]
 800c51e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800c520:	2304      	movs	r3, #4
 800c522:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int32_t bytesReceived = 0;
 800c526:	2300      	movs	r3, #0
 800c528:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800c52a:	2300      	movs	r3, #0
 800c52c:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t totalBytesReceived = 0U;
 800c52e:	2300      	movs	r3, #0
 800c530:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t entryTimeMs = 0U;
 800c532:	2300      	movs	r3, #0
 800c534:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800c536:	2300      	movs	r3, #0
 800c538:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800c53a:	2300      	movs	r3, #0
 800c53c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800c53e:	2300      	movs	r3, #0
 800c540:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    assert( pContext != NULL );
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d106      	bne.n	800c558 <discardPacket+0x44>
 800c54a:	4b2f      	ldr	r3, [pc, #188]	; (800c608 <discardPacket+0xf4>)
 800c54c:	4a2f      	ldr	r2, [pc, #188]	; (800c60c <discardPacket+0xf8>)
 800c54e:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800c552:	482f      	ldr	r0, [pc, #188]	; (800c610 <discardPacket+0xfc>)
 800c554:	f006 fbca 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d106      	bne.n	800c56e <discardPacket+0x5a>
 800c560:	4b2c      	ldr	r3, [pc, #176]	; (800c614 <discardPacket+0x100>)
 800c562:	4a2a      	ldr	r2, [pc, #168]	; (800c60c <discardPacket+0xf8>)
 800c564:	f240 4121 	movw	r1, #1057	; 0x421
 800c568:	4829      	ldr	r0, [pc, #164]	; (800c610 <discardPacket+0xfc>)
 800c56a:	f006 fbbf 	bl	8012cec <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c572:	62bb      	str	r3, [r7, #40]	; 0x28
    getTimeStampMs = pContext->getTime;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c578:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800c57a:	693b      	ldr	r3, [r7, #16]
 800c57c:	4798      	blx	r3
 800c57e:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800c580:	e029      	b.n	800c5d6 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800c582:	68ba      	ldr	r2, [r7, #8]
 800c584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c586:	1ad3      	subs	r3, r2, r3
 800c588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d903      	bls.n	800c596 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800c58e:	68ba      	ldr	r2, [r7, #8]
 800c590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c592:	1ad3      	subs	r3, r2, r3
 800c594:	62bb      	str	r3, [r7, #40]	; 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800c596:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c598:	68f8      	ldr	r0, [r7, #12]
 800c59a:	f7ff ff09 	bl	800c3b0 <recvExact>
 800c59e:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800c5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a2:	69fa      	ldr	r2, [r7, #28]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d003      	beq.n	800c5b0 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c5ae:	e012      	b.n	800c5d6 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800c5b0:	69fb      	ldr	r3, [r7, #28]
 800c5b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5b4:	4413      	add	r3, r2
 800c5b6:	627b      	str	r3, [r7, #36]	; 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	4798      	blx	r3
 800c5bc:	4603      	mov	r3, r0
 800c5be:	69b9      	ldr	r1, [r7, #24]
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f7ff feb5 	bl	800c330 <calculateElapsedTime>
 800c5c6:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d302      	bcc.n	800c5d6 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800c5d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	d206      	bcs.n	800c5ec <discardPacket+0xd8>
 800c5de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c5e2:	f083 0301 	eor.w	r3, r3, #1
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d1ca      	bne.n	800c582 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800c5ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	d102      	bne.n	800c5fa <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800c5f4:	2307      	movs	r3, #7
 800c5f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 800c5fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3730      	adds	r7, #48	; 0x30
 800c602:	46bd      	mov	sp, r7
 800c604:	bd80      	pop	{r7, pc}
 800c606:	bf00      	nop
 800c608:	08018518 	.word	0x08018518
 800c60c:	0801906c 	.word	0x0801906c
 800c610:	0801843c 	.word	0x0801843c
 800c614:	0801853c 	.word	0x0801853c

0800c618 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b08a      	sub	sp, #40	; 0x28
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800c622:	2304      	movs	r3, #4
 800c624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t bytesReceived = 0;
 800c628:	2300      	movs	r3, #0
 800c62a:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800c62c:	2300      	movs	r3, #0
 800c62e:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800c630:	2300      	movs	r3, #0
 800c632:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800c634:	2300      	movs	r3, #0
 800c636:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800c638:	2300      	movs	r3, #0
 800c63a:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d106      	bne.n	800c650 <discardStoredPacket+0x38>
 800c642:	4b34      	ldr	r3, [pc, #208]	; (800c714 <discardStoredPacket+0xfc>)
 800c644:	4a34      	ldr	r2, [pc, #208]	; (800c718 <discardStoredPacket+0x100>)
 800c646:	f44f 618c 	mov.w	r1, #1120	; 0x460
 800c64a:	4834      	ldr	r0, [pc, #208]	; (800c71c <discardStoredPacket+0x104>)
 800c64c:	f006 fb4e 	bl	8012cec <__assert_func>
    assert( pPacketInfo != NULL );
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d106      	bne.n	800c664 <discardStoredPacket+0x4c>
 800c656:	4b32      	ldr	r3, [pc, #200]	; (800c720 <discardStoredPacket+0x108>)
 800c658:	4a2f      	ldr	r2, [pc, #188]	; (800c718 <discardStoredPacket+0x100>)
 800c65a:	f240 4161 	movw	r1, #1121	; 0x461
 800c65e:	482f      	ldr	r0, [pc, #188]	; (800c71c <discardStoredPacket+0x104>)
 800c660:	f006 fb44 	bl	8012cec <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	689a      	ldr	r2, [r3, #8]
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	4413      	add	r3, r2
 800c66e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c674:	693a      	ldr	r2, [r7, #16]
 800c676:	429a      	cmp	r2, r3
 800c678:	d806      	bhi.n	800c688 <discardStoredPacket+0x70>
 800c67a:	4b2a      	ldr	r3, [pc, #168]	; (800c724 <discardStoredPacket+0x10c>)
 800c67c:	4a26      	ldr	r2, [pc, #152]	; (800c718 <discardStoredPacket+0x100>)
 800c67e:	f240 4167 	movw	r1, #1127	; 0x467
 800c682:	4826      	ldr	r0, [pc, #152]	; (800c71c <discardStoredPacket+0x104>)
 800c684:	f006 fb32 	bl	8012cec <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c68c:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c692:	693a      	ldr	r2, [r7, #16]
 800c694:	1ad3      	subs	r3, r2, r3
 800c696:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800c698:	e019      	b.n	800c6ce <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800c69a:	68fa      	ldr	r2, [r7, #12]
 800c69c:	69fb      	ldr	r3, [r7, #28]
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	6a3a      	ldr	r2, [r7, #32]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d903      	bls.n	800c6ae <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800c6a6:	68fa      	ldr	r2, [r7, #12]
 800c6a8:	69fb      	ldr	r3, [r7, #28]
 800c6aa:	1ad3      	subs	r3, r2, r3
 800c6ac:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800c6ae:	6a39      	ldr	r1, [r7, #32]
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f7ff fe7d 	bl	800c3b0 <recvExact>
 800c6b6:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800c6b8:	6a3b      	ldr	r3, [r7, #32]
 800c6ba:	697a      	ldr	r2, [r7, #20]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d002      	beq.n	800c6c6 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	76fb      	strb	r3, [r7, #27]
 800c6c4:	e003      	b.n	800c6ce <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	69fa      	ldr	r2, [r7, #28]
 800c6ca:	4413      	add	r3, r2
 800c6cc:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800c6ce:	69fa      	ldr	r2, [r7, #28]
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d205      	bcs.n	800c6e2 <discardStoredPacket+0xca>
 800c6d6:	7efb      	ldrb	r3, [r7, #27]
 800c6d8:	f083 0301 	eor.w	r3, r3, #1
 800c6dc:	b2db      	uxtb	r3, r3
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d1db      	bne.n	800c69a <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800c6e2:	69fa      	ldr	r2, [r7, #28]
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d102      	bne.n	800c6f0 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800c6ea:	2307      	movs	r3, #7
 800c6ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6a18      	ldr	r0, [r3, #32]
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	2100      	movs	r1, #0
 800c6fc:	f007 fc80 	bl	8014000 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	641a      	str	r2, [r3, #64]	; 0x40

    return status;
 800c706:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3728      	adds	r7, #40	; 0x28
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop
 800c714:	08018518 	.word	0x08018518
 800c718:	0801907c 	.word	0x0801907c
 800c71c:	0801843c 	.word	0x0801843c
 800c720:	080186a4 	.word	0x080186a4
 800c724:	080186b8 	.word	0x080186b8

0800c728 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( const MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800c728:	b084      	sub	sp, #16
 800c72a:	b580      	push	{r7, lr}
 800c72c:	b086      	sub	sp, #24
 800c72e:	af00      	add	r7, sp, #0
 800c730:	6078      	str	r0, [r7, #4]
 800c732:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c736:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800c73a:	2300      	movs	r3, #0
 800c73c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800c73e:	2300      	movs	r3, #0
 800c740:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800c742:	2300      	movs	r3, #0
 800c744:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d106      	bne.n	800c75a <receivePacket+0x32>
 800c74c:	4b1a      	ldr	r3, [pc, #104]	; (800c7b8 <receivePacket+0x90>)
 800c74e:	4a1b      	ldr	r2, [pc, #108]	; (800c7bc <receivePacket+0x94>)
 800c750:	f240 41a3 	movw	r1, #1187	; 0x4a3
 800c754:	481a      	ldr	r0, [pc, #104]	; (800c7c0 <receivePacket+0x98>)
 800c756:	f006 fac9 	bl	8012cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6a1b      	ldr	r3, [r3, #32]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d106      	bne.n	800c770 <receivePacket+0x48>
 800c762:	4b18      	ldr	r3, [pc, #96]	; (800c7c4 <receivePacket+0x9c>)
 800c764:	4a15      	ldr	r2, [pc, #84]	; (800c7bc <receivePacket+0x94>)
 800c766:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800c76a:	4815      	ldr	r0, [pc, #84]	; (800c7c0 <receivePacket+0x98>)
 800c76c:	f006 fabe 	bl	8012cec <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800c770:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c776:	429a      	cmp	r2, r3
 800c778:	d908      	bls.n	800c78c <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800c77a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c77c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c77e:	4619      	mov	r1, r3
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f7ff fec7 	bl	800c514 <discardPacket>
 800c786:	4603      	mov	r3, r0
 800c788:	75fb      	strb	r3, [r7, #23]
 800c78a:	e00c      	b.n	800c7a6 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800c78c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c78e:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800c790:	68f9      	ldr	r1, [r7, #12]
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f7ff fe0c 	bl	800c3b0 <recvExact>
 800c798:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	693a      	ldr	r2, [r7, #16]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d001      	beq.n	800c7a6 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800c7a2:	2304      	movs	r3, #4
 800c7a4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800c7a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3718      	adds	r7, #24
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c7b2:	b004      	add	sp, #16
 800c7b4:	4770      	bx	lr
 800c7b6:	bf00      	nop
 800c7b8:	08018518 	.word	0x08018518
 800c7bc:	08019090 	.word	0x08019090
 800c7c0:	0801843c 	.word	0x0801843c
 800c7c4:	08018654 	.word	0x08018654

0800c7c8 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800c7c8:	b480      	push	{r7}
 800c7ca:	b085      	sub	sp, #20
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800c7d6:	79fb      	ldrb	r3, [r7, #7]
 800c7d8:	3b02      	subs	r3, #2
 800c7da:	2b03      	cmp	r3, #3
 800c7dc:	d816      	bhi.n	800c80c <getAckTypeToSend+0x44>
 800c7de:	a201      	add	r2, pc, #4	; (adr r2, 800c7e4 <getAckTypeToSend+0x1c>)
 800c7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7e4:	0800c7f5 	.word	0x0800c7f5
 800c7e8:	0800c7fb 	.word	0x0800c7fb
 800c7ec:	0800c801 	.word	0x0800c801
 800c7f0:	0800c807 	.word	0x0800c807
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800c7f4:	2340      	movs	r3, #64	; 0x40
 800c7f6:	73fb      	strb	r3, [r7, #15]
            break;
 800c7f8:	e009      	b.n	800c80e <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800c7fa:	2350      	movs	r3, #80	; 0x50
 800c7fc:	73fb      	strb	r3, [r7, #15]
            break;
 800c7fe:	e006      	b.n	800c80e <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800c800:	2362      	movs	r3, #98	; 0x62
 800c802:	73fb      	strb	r3, [r7, #15]
            break;
 800c804:	e003      	b.n	800c80e <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800c806:	2370      	movs	r3, #112	; 0x70
 800c808:	73fb      	strb	r3, [r7, #15]
            break;
 800c80a:	e000      	b.n	800c80e <getAckTypeToSend+0x46>
        case MQTTPublishDone:
        case MQTTPublishSend:
        case MQTTStateNull:
        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800c80c:	bf00      	nop
    }

    return packetTypeByte;
 800c80e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c810:	4618      	mov	r0, r3
 800c812:	3714      	adds	r7, #20
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr

0800c81c <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b08a      	sub	sp, #40	; 0x28
 800c820:	af02      	add	r7, sp, #8
 800c822:	6078      	str	r0, [r7, #4]
 800c824:	460b      	mov	r3, r1
 800c826:	807b      	strh	r3, [r7, #2]
 800c828:	4613      	mov	r3, r2
 800c82a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800c82c:	2300      	movs	r3, #0
 800c82e:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800c830:	2300      	movs	r3, #0
 800c832:	757b      	strb	r3, [r7, #21]
    int32_t sendResult = 0;
 800c834:	2300      	movs	r3, #0
 800c836:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800c838:	2300      	movs	r3, #0
 800c83a:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800c83c:	f107 0308 	add.w	r3, r7, #8
 800c840:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800c842:	2304      	movs	r3, #4
 800c844:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d106      	bne.n	800c85a <sendPublishAcks+0x3e>
 800c84c:	4b21      	ldr	r3, [pc, #132]	; (800c8d4 <sendPublishAcks+0xb8>)
 800c84e:	4a22      	ldr	r2, [pc, #136]	; (800c8d8 <sendPublishAcks+0xbc>)
 800c850:	f240 5101 	movw	r1, #1281	; 0x501
 800c854:	4821      	ldr	r0, [pc, #132]	; (800c8dc <sendPublishAcks+0xc0>)
 800c856:	f006 fa49 	bl	8012cec <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800c85a:	787b      	ldrb	r3, [r7, #1]
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7ff ffb3 	bl	800c7c8 <getAckTypeToSend>
 800c862:	4603      	mov	r3, r0
 800c864:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800c866:	7dfb      	ldrb	r3, [r7, #23]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d02d      	beq.n	800c8c8 <sendPublishAcks+0xac>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800c86c:	7dfb      	ldrb	r3, [r7, #23]
 800c86e:	4618      	mov	r0, r3
 800c870:	f7ff fd6c 	bl	800c34c <getAckFromPacketType>
 800c874:	4603      	mov	r3, r0
 800c876:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800c878:	887a      	ldrh	r2, [r7, #2]
 800c87a:	7df9      	ldrb	r1, [r7, #23]
 800c87c:	f107 030c 	add.w	r3, r7, #12
 800c880:	4618      	mov	r0, r3
 800c882:	f001 feb2 	bl	800e5ea <MQTT_SerializeAck>
 800c886:	4603      	mov	r3, r0
 800c888:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800c88a:	7ffb      	ldrb	r3, [r7, #31]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d106      	bne.n	800c89e <sendPublishAcks+0x82>
            MQTT_PRE_SEND_HOOK( pContext );

            /* Here, we are not using the vector approach for efficiency. There is just one buffer
             * to be sent which can be achieved with a normal send call. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800c890:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800c892:	2204      	movs	r2, #4
 800c894:	4619      	mov	r1, r3
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f7ff fcbc 	bl	800c214 <sendBuffer>
 800c89c:	61b8      	str	r0, [r7, #24]
                                     MQTT_PUBLISH_ACK_PACKET_SIZE );

            MQTT_POST_SEND_HOOK( pContext );
        }

        if( sendResult == ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	2b04      	cmp	r3, #4
 800c8a2:	d10f      	bne.n	800c8c4 <sendPublishAcks+0xa8>
        {
            pContext->controlPacketSent = true;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2201      	movs	r2, #1
 800c8a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800c8ac:	7dba      	ldrb	r2, [r7, #22]
 800c8ae:	8879      	ldrh	r1, [r7, #2]
 800c8b0:	f107 0315 	add.w	r3, r7, #21
 800c8b4:	9300      	str	r3, [sp, #0]
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f002 fd37 	bl	800f32c <MQTT_UpdateStateAck>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	77fb      	strb	r3, [r7, #31]
 800c8c2:	e001      	b.n	800c8c8 <sendPublishAcks+0xac>
        {
            LogError( ( "Failed to send ACK packet: PacketType=%02x, SentBytes=%ld, "
                        "PacketSize=%lu.",
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
            status = MQTTSendFailed;
 800c8c4:	2303      	movs	r3, #3
 800c8c6:	77fb      	strb	r3, [r7, #31]
        }
    }

    return status;
 800c8c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3720      	adds	r7, #32
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	08018518 	.word	0x08018518
 800c8d8:	080190a0 	.word	0x080190a0
 800c8dc:	0801843c 	.word	0x0801843c

0800c8e0 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b088      	sub	sp, #32
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d106      	bne.n	800c90c <handleKeepAlive+0x2c>
 800c8fe:	4b33      	ldr	r3, [pc, #204]	; (800c9cc <handleKeepAlive+0xec>)
 800c900:	4a33      	ldr	r2, [pc, #204]	; (800c9d0 <handleKeepAlive+0xf0>)
 800c902:	f240 5144 	movw	r1, #1348	; 0x544
 800c906:	4833      	ldr	r0, [pc, #204]	; (800c9d4 <handleKeepAlive+0xf4>)
 800c908:	f006 f9f0 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c910:	2b00      	cmp	r3, #0
 800c912:	d106      	bne.n	800c922 <handleKeepAlive+0x42>
 800c914:	4b30      	ldr	r3, [pc, #192]	; (800c9d8 <handleKeepAlive+0xf8>)
 800c916:	4a2e      	ldr	r2, [pc, #184]	; (800c9d0 <handleKeepAlive+0xf0>)
 800c918:	f240 5145 	movw	r1, #1349	; 0x545
 800c91c:	482d      	ldr	r0, [pc, #180]	; (800c9d4 <handleKeepAlive+0xf4>)
 800c91e:	f006 f9e5 	bl	8012cec <__assert_func>

    now = pContext->getTime();
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c926:	4798      	blx	r3
 800c928:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c930:	461a      	mov	r2, r3
 800c932:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c936:	fb02 f303 	mul.w	r3, r2, r3
 800c93a:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800c93c:	69bb      	ldr	r3, [r7, #24]
 800c93e:	f247 5230 	movw	r2, #30000	; 0x7530
 800c942:	4293      	cmp	r3, r2
 800c944:	d902      	bls.n	800c94c <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800c946:	f247 5330 	movw	r3, #30000	; 0x7530
 800c94a:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800c952:	2b00      	cmp	r3, #0
 800c954:	d00d      	beq.n	800c972 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c95a:	4619      	mov	r1, r3
 800c95c:	6978      	ldr	r0, [r7, #20]
 800c95e:	f7ff fce7 	bl	800c330 <calculateElapsedTime>
 800c962:	4603      	mov	r3, r0
 800c964:	f241 3288 	movw	r2, #5000	; 0x1388
 800c968:	4293      	cmp	r3, r2
 800c96a:	d92a      	bls.n	800c9c2 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800c96c:	230a      	movs	r3, #10
 800c96e:	77fb      	strb	r3, [r7, #31]
 800c970:	e027      	b.n	800c9c2 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c976:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800c978:	69bb      	ldr	r3, [r7, #24]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d00d      	beq.n	800c99a <handleKeepAlive+0xba>
 800c97e:	6939      	ldr	r1, [r7, #16]
 800c980:	6978      	ldr	r0, [r7, #20]
 800c982:	f7ff fcd5 	bl	800c330 <calculateElapsedTime>
 800c986:	4602      	mov	r2, r0
 800c988:	69bb      	ldr	r3, [r7, #24]
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d805      	bhi.n	800c99a <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 ff72 	bl	800d878 <MQTT_Ping>
 800c994:	4603      	mov	r3, r0
 800c996:	77fb      	strb	r3, [r7, #31]
 800c998:	e013      	b.n	800c9c2 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c99e:	4619      	mov	r1, r3
 800c9a0:	6978      	ldr	r0, [r7, #20]
 800c9a2:	f7ff fcc5 	bl	800c330 <calculateElapsedTime>
 800c9a6:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d009      	beq.n	800c9c2 <handleKeepAlive+0xe2>
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f247 522f 	movw	r2, #29999	; 0x752f
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d904      	bls.n	800c9c2 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 ff5d 	bl	800d878 <MQTT_Ping>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800c9c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3720      	adds	r7, #32
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	08018518 	.word	0x08018518
 800c9d0:	080190b0 	.word	0x080190b0
 800c9d4:	0801843c 	.word	0x0801843c
 800c9d8:	0801853c 	.word	0x0801853c

0800c9dc <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b08e      	sub	sp, #56	; 0x38
 800c9e0:	af02      	add	r7, sp, #8
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint16_t packetIdentifier = 0U;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	857b      	strh	r3, [r7, #42]	; 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    assert( pContext != NULL );
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d106      	bne.n	800ca10 <handleIncomingPublish+0x34>
 800ca02:	4b43      	ldr	r3, [pc, #268]	; (800cb10 <handleIncomingPublish+0x134>)
 800ca04:	4a43      	ldr	r2, [pc, #268]	; (800cb14 <handleIncomingPublish+0x138>)
 800ca06:	f240 517e 	movw	r1, #1406	; 0x57e
 800ca0a:	4843      	ldr	r0, [pc, #268]	; (800cb18 <handleIncomingPublish+0x13c>)
 800ca0c:	f006 f96e 	bl	8012cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d106      	bne.n	800ca24 <handleIncomingPublish+0x48>
 800ca16:	4b41      	ldr	r3, [pc, #260]	; (800cb1c <handleIncomingPublish+0x140>)
 800ca18:	4a3e      	ldr	r2, [pc, #248]	; (800cb14 <handleIncomingPublish+0x138>)
 800ca1a:	f240 517f 	movw	r1, #1407	; 0x57f
 800ca1e:	483e      	ldr	r0, [pc, #248]	; (800cb18 <handleIncomingPublish+0x13c>)
 800ca20:	f006 f964 	bl	8012cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d106      	bne.n	800ca3a <handleIncomingPublish+0x5e>
 800ca2c:	4b3c      	ldr	r3, [pc, #240]	; (800cb20 <handleIncomingPublish+0x144>)
 800ca2e:	4a39      	ldr	r2, [pc, #228]	; (800cb14 <handleIncomingPublish+0x138>)
 800ca30:	f44f 61b0 	mov.w	r1, #1408	; 0x580
 800ca34:	4838      	ldr	r0, [pc, #224]	; (800cb18 <handleIncomingPublish+0x13c>)
 800ca36:	f006 f959 	bl	8012cec <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800ca3a:	f107 0214 	add.w	r2, r7, #20
 800ca3e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800ca42:	4619      	mov	r1, r3
 800ca44:	6838      	ldr	r0, [r7, #0]
 800ca46:	f001 fe67 	bl	800e718 <MQTT_DeserializePublish>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800ca50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d109      	bne.n	800ca6c <handleIncomingPublish+0x90>
        ( pContext->incomingPublishRecords == NULL ) &&
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d105      	bne.n	800ca6c <handleIncomingPublish+0x90>
        ( publishInfo.qos > MQTTQoS0 ) )
 800ca60:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d002      	beq.n	800ca6c <handleIncomingPublish+0x90>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800ca66:	2304      	movs	r3, #4
 800ca68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800ca6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d122      	bne.n	800caba <handleIncomingPublish+0xde>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800ca74:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 800ca76:	7d3a      	ldrb	r2, [r7, #20]
 800ca78:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 800ca7c:	9300      	str	r3, [sp, #0]
 800ca7e:	4613      	mov	r3, r2
 800ca80:	2201      	movs	r2, #1
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f002 fbdf 	bl	800f246 <MQTT_UpdateStatePublish>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800ca8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d011      	beq.n	800caba <handleIncomingPublish+0xde>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800ca96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca9a:	2b09      	cmp	r3, #9
 800ca9c:	d10d      	bne.n	800caba <handleIncomingPublish+0xde>
        {
            status = MQTTSuccess;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            duplicatePublish = true;
 800caa4:	2301      	movs	r3, #1
 800caa6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800caaa:	7d3b      	ldrb	r3, [r7, #20]
 800caac:	4619      	mov	r1, r3
 800caae:	2001      	movs	r0, #1
 800cab0:	f002 fb9a 	bl	800f1e8 <MQTT_CalculateStatePublish>
 800cab4:	4603      	mov	r3, r0
 800cab6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800caba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d11f      	bne.n	800cb02 <handleIncomingPublish+0x126>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800cac2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800cac4:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800cac6:	f107 0314 	add.w	r3, r7, #20
 800caca:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800cacc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cad0:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800cad2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800cad6:	f083 0301 	eor.w	r3, r3, #1
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d006      	beq.n	800caee <handleIncomingPublish+0x112>
        {
            pContext->appCallback( pContext,
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cae4:	f107 0208 	add.w	r2, r7, #8
 800cae8:	6839      	ldr	r1, [r7, #0]
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800caee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800caf0:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800caf4:	4619      	mov	r1, r3
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f7ff fe90 	bl	800c81c <sendPublishAcks>
 800cafc:	4603      	mov	r3, r0
 800cafe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800cb02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	3730      	adds	r7, #48	; 0x30
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	08018518 	.word	0x08018518
 800cb14:	080190c0 	.word	0x080190c0
 800cb18:	0801843c 	.word	0x0801843c
 800cb1c:	080186e8 	.word	0x080186e8
 800cb20:	08018700 	.word	0x08018700

0800cb24 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b08a      	sub	sp, #40	; 0x28
 800cb28:	af02      	add	r7, sp, #8
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadResponse;
 800cb2e:	2305      	movs	r3, #5
 800cb30:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800cb32:	2300      	movs	r3, #0
 800cb34:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d106      	bne.n	800cb4a <handlePublishAcks+0x26>
 800cb3c:	4b2c      	ldr	r3, [pc, #176]	; (800cbf0 <handlePublishAcks+0xcc>)
 800cb3e:	4a2d      	ldr	r2, [pc, #180]	; (800cbf4 <handlePublishAcks+0xd0>)
 800cb40:	f240 51ff 	movw	r1, #1535	; 0x5ff
 800cb44:	482c      	ldr	r0, [pc, #176]	; (800cbf8 <handlePublishAcks+0xd4>)
 800cb46:	f006 f8d1 	bl	8012cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d106      	bne.n	800cb5e <handlePublishAcks+0x3a>
 800cb50:	4b2a      	ldr	r3, [pc, #168]	; (800cbfc <handlePublishAcks+0xd8>)
 800cb52:	4a28      	ldr	r2, [pc, #160]	; (800cbf4 <handlePublishAcks+0xd0>)
 800cb54:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cb58:	4827      	ldr	r0, [pc, #156]	; (800cbf8 <handlePublishAcks+0xd4>)
 800cb5a:	f006 f8c7 	bl	8012cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d106      	bne.n	800cb74 <handlePublishAcks+0x50>
 800cb66:	4b26      	ldr	r3, [pc, #152]	; (800cc00 <handlePublishAcks+0xdc>)
 800cb68:	4a22      	ldr	r2, [pc, #136]	; (800cbf4 <handlePublishAcks+0xd0>)
 800cb6a:	f240 6101 	movw	r1, #1537	; 0x601
 800cb6e:	4822      	ldr	r0, [pc, #136]	; (800cbf8 <handlePublishAcks+0xd4>)
 800cb70:	f006 f8bc 	bl	8012cec <__assert_func>

    appCallback = pContext->appCallback;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb78:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	781b      	ldrb	r3, [r3, #0]
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7ff fbe4 	bl	800c34c <getAckFromPacketType>
 800cb84:	4603      	mov	r3, r0
 800cb86:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800cb88:	f107 0314 	add.w	r3, r7, #20
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	4619      	mov	r1, r3
 800cb90:	6838      	ldr	r0, [r7, #0]
 800cb92:	f001 fdf1 	bl	800e778 <MQTT_DeserializeAck>
 800cb96:	4603      	mov	r3, r0
 800cb98:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800cb9a:	7ffb      	ldrb	r3, [r7, #31]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d10a      	bne.n	800cbb6 <handlePublishAcks+0x92>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800cba0:	8ab9      	ldrh	r1, [r7, #20]
 800cba2:	7dfa      	ldrb	r2, [r7, #23]
 800cba4:	f107 0316 	add.w	r3, r7, #22
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	2301      	movs	r3, #1
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f002 fbbd 	bl	800f32c <MQTT_UpdateStateAck>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800cbb6:	7ffb      	ldrb	r3, [r7, #31]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d113      	bne.n	800cbe4 <handlePublishAcks+0xc0>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800cbbc:	8abb      	ldrh	r3, [r7, #20]
 800cbbe:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800cbc0:	7ffb      	ldrb	r3, [r7, #31]
 800cbc2:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800cbc8:	f107 0208 	add.w	r2, r7, #8
 800cbcc:	69bb      	ldr	r3, [r7, #24]
 800cbce:	6839      	ldr	r1, [r7, #0]
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800cbd4:	8abb      	ldrh	r3, [r7, #20]
 800cbd6:	7dba      	ldrb	r2, [r7, #22]
 800cbd8:	4619      	mov	r1, r3
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f7ff fe1e 	bl	800c81c <sendPublishAcks>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800cbe4:	7ffb      	ldrb	r3, [r7, #31]
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3720      	adds	r7, #32
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	08018518 	.word	0x08018518
 800cbf4:	080190d8 	.word	0x080190d8
 800cbf8:	0801843c 	.word	0x0801843c
 800cbfc:	080186e8 	.word	0x080186e8
 800cc00:	08018700 	.word	0x08018700

0800cc04 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b08a      	sub	sp, #40	; 0x28
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	4613      	mov	r3, r2
 800cc10:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800cc12:	2305      	movs	r3, #5
 800cc14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    MQTTEventCallback_t appCallback = NULL;
 800cc22:	2300      	movs	r3, #0
 800cc24:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d106      	bne.n	800cc3a <handleIncomingAck+0x36>
 800cc2c:	4b54      	ldr	r3, [pc, #336]	; (800cd80 <handleIncomingAck+0x17c>)
 800cc2e:	4a55      	ldr	r2, [pc, #340]	; (800cd84 <handleIncomingAck+0x180>)
 800cc30:	f240 614a 	movw	r1, #1610	; 0x64a
 800cc34:	4854      	ldr	r0, [pc, #336]	; (800cd88 <handleIncomingAck+0x184>)
 800cc36:	f006 f859 	bl	8012cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d106      	bne.n	800cc4e <handleIncomingAck+0x4a>
 800cc40:	4b52      	ldr	r3, [pc, #328]	; (800cd8c <handleIncomingAck+0x188>)
 800cc42:	4a50      	ldr	r2, [pc, #320]	; (800cd84 <handleIncomingAck+0x180>)
 800cc44:	f240 614b 	movw	r1, #1611	; 0x64b
 800cc48:	484f      	ldr	r0, [pc, #316]	; (800cd88 <handleIncomingAck+0x184>)
 800cc4a:	f006 f84f 	bl	8012cec <__assert_func>
    assert( pContext->appCallback != NULL );
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d106      	bne.n	800cc64 <handleIncomingAck+0x60>
 800cc56:	4b4e      	ldr	r3, [pc, #312]	; (800cd90 <handleIncomingAck+0x18c>)
 800cc58:	4a4a      	ldr	r2, [pc, #296]	; (800cd84 <handleIncomingAck+0x180>)
 800cc5a:	f240 614c 	movw	r1, #1612	; 0x64c
 800cc5e:	484a      	ldr	r0, [pc, #296]	; (800cd88 <handleIncomingAck+0x184>)
 800cc60:	f006 f844 	bl	8012cec <__assert_func>

    appCallback = pContext->appCallback;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc68:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800cc6a:	68bb      	ldr	r3, [r7, #8]
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	2bd0      	cmp	r3, #208	; 0xd0
 800cc70:	d01d      	beq.n	800ccae <handleIncomingAck+0xaa>
 800cc72:	2bd0      	cmp	r3, #208	; 0xd0
 800cc74:	dc64      	bgt.n	800cd40 <handleIncomingAck+0x13c>
 800cc76:	2bb0      	cmp	r3, #176	; 0xb0
 800cc78:	d044      	beq.n	800cd04 <handleIncomingAck+0x100>
 800cc7a:	2bb0      	cmp	r3, #176	; 0xb0
 800cc7c:	dc60      	bgt.n	800cd40 <handleIncomingAck+0x13c>
 800cc7e:	2b90      	cmp	r3, #144	; 0x90
 800cc80:	d040      	beq.n	800cd04 <handleIncomingAck+0x100>
 800cc82:	2b90      	cmp	r3, #144	; 0x90
 800cc84:	dc5c      	bgt.n	800cd40 <handleIncomingAck+0x13c>
 800cc86:	2b70      	cmp	r3, #112	; 0x70
 800cc88:	d009      	beq.n	800cc9e <handleIncomingAck+0x9a>
 800cc8a:	2b70      	cmp	r3, #112	; 0x70
 800cc8c:	dc58      	bgt.n	800cd40 <handleIncomingAck+0x13c>
 800cc8e:	2b62      	cmp	r3, #98	; 0x62
 800cc90:	d005      	beq.n	800cc9e <handleIncomingAck+0x9a>
 800cc92:	2b62      	cmp	r3, #98	; 0x62
 800cc94:	dc54      	bgt.n	800cd40 <handleIncomingAck+0x13c>
 800cc96:	2b40      	cmp	r3, #64	; 0x40
 800cc98:	d001      	beq.n	800cc9e <handleIncomingAck+0x9a>
 800cc9a:	2b50      	cmp	r3, #80	; 0x50
 800cc9c:	d150      	bne.n	800cd40 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800cc9e:	68b9      	ldr	r1, [r7, #8]
 800cca0:	68f8      	ldr	r0, [r7, #12]
 800cca2:	f7ff ff3f 	bl	800cb24 <handlePublishAcks>
 800cca6:	4603      	mov	r3, r0
 800cca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            break;
 800ccac:	e04d      	b.n	800cd4a <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800ccae:	f107 031e 	add.w	r3, r7, #30
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	68b8      	ldr	r0, [r7, #8]
 800ccb8:	f001 fd5e 	bl	800e778 <MQTT_DeserializeAck>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800ccc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d107      	bne.n	800ccda <handleIncomingAck+0xd6>
 800ccca:	79fb      	ldrb	r3, [r7, #7]
 800cccc:	f083 0301 	eor.w	r3, r3, #1
 800ccd0:	b2db      	uxtb	r3, r3
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d001      	beq.n	800ccda <handleIncomingAck+0xd6>
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	e000      	b.n	800ccdc <handleIncomingAck+0xd8>
 800ccda:	2300      	movs	r3, #0
 800ccdc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cce0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cce4:	f003 0301 	and.w	r3, r3, #1
 800cce8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800ccec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d129      	bne.n	800cd48 <handleIncomingAck+0x144>
 800ccf4:	79fb      	ldrb	r3, [r7, #7]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d026      	beq.n	800cd48 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            }

            break;
 800cd02:	e021      	b.n	800cd48 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800cd04:	f107 031e 	add.w	r3, r7, #30
 800cd08:	2200      	movs	r2, #0
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	68b8      	ldr	r0, [r7, #8]
 800cd0e:	f001 fd33 	bl	800e778 <MQTT_DeserializeAck>
 800cd12:	4603      	mov	r3, r0
 800cd14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800cd18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d003      	beq.n	800cd28 <handleIncomingAck+0x124>
 800cd20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd24:	2b06      	cmp	r3, #6
 800cd26:	d101      	bne.n	800cd2c <handleIncomingAck+0x128>
 800cd28:	2301      	movs	r3, #1
 800cd2a:	e000      	b.n	800cd2e <handleIncomingAck+0x12a>
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cd32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cd36:	f003 0301 	and.w	r3, r3, #1
 800cd3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            break;
 800cd3e:	e004      	b.n	800cd4a <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800cd40:	2305      	movs	r3, #5
 800cd42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cd46:	e000      	b.n	800cd4a <handleIncomingAck+0x146>
            break;
 800cd48:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800cd4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d00f      	beq.n	800cd72 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800cd52:	8bfb      	ldrh	r3, [r7, #30]
 800cd54:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800cd56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd5a:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800cd60:	f107 0210 	add.w	r2, r7, #16
 800cd64:	6a3b      	ldr	r3, [r7, #32]
 800cd66:	68b9      	ldr	r1, [r7, #8]
 800cd68:	68f8      	ldr	r0, [r7, #12]
 800cd6a:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800cd72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3728      	adds	r7, #40	; 0x28
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
 800cd7e:	bf00      	nop
 800cd80:	08018518 	.word	0x08018518
 800cd84:	080190ec 	.word	0x080190ec
 800cd88:	0801843c 	.word	0x0801843c
 800cd8c:	080186e8 	.word	0x080186e8
 800cd90:	08018700 	.word	0x08018700

0800cd94 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800cd94:	b590      	push	{r4, r7, lr}
 800cd96:	b08b      	sub	sp, #44	; 0x2c
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	460b      	mov	r3, r1
 800cd9e:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800cda0:	2300      	movs	r3, #0
 800cda2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800cda6:	f107 0308 	add.w	r3, r7, #8
 800cdaa:	2200      	movs	r2, #0
 800cdac:	601a      	str	r2, [r3, #0]
 800cdae:	605a      	str	r2, [r3, #4]
 800cdb0:	609a      	str	r2, [r3, #8]
 800cdb2:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d106      	bne.n	800cdcc <receiveSingleIteration+0x38>
 800cdbe:	4b67      	ldr	r3, [pc, #412]	; (800cf5c <receiveSingleIteration+0x1c8>)
 800cdc0:	4a67      	ldr	r2, [pc, #412]	; (800cf60 <receiveSingleIteration+0x1cc>)
 800cdc2:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 800cdc6:	4867      	ldr	r0, [pc, #412]	; (800cf64 <receiveSingleIteration+0x1d0>)
 800cdc8:	f005 ff90 	bl	8012cec <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6a1b      	ldr	r3, [r3, #32]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d106      	bne.n	800cde2 <receiveSingleIteration+0x4e>
 800cdd4:	4b64      	ldr	r3, [pc, #400]	; (800cf68 <receiveSingleIteration+0x1d4>)
 800cdd6:	4a62      	ldr	r2, [pc, #392]	; (800cf60 <receiveSingleIteration+0x1cc>)
 800cdd8:	f240 6191 	movw	r1, #1681	; 0x691
 800cddc:	4861      	ldr	r0, [pc, #388]	; (800cf64 <receiveSingleIteration+0x1d0>)
 800cdde:	f005 ff85 	bl	8012cec <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	691b      	ldr	r3, [r3, #16]
 800cde6:	687a      	ldr	r2, [r7, #4]
 800cde8:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800cdea:	687a      	ldr	r2, [r7, #4]
 800cdec:	6a11      	ldr	r1, [r2, #32]
 800cdee:	687a      	ldr	r2, [r7, #4]
 800cdf0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cdf2:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	6c12      	ldr	r2, [r2, #64]	; 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800cdfc:	1a8a      	subs	r2, r1, r2
 800cdfe:	4621      	mov	r1, r4
 800ce00:	4798      	blx	r3
 800ce02:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	da03      	bge.n	800ce12 <receiveSingleIteration+0x7e>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800ce0a:	2304      	movs	r3, #4
 800ce0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ce10:	e020      	b.n	800ce54 <receiveSingleIteration+0xc0>
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800ce12:	69fb      	ldr	r3, [r7, #28]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d107      	bne.n	800ce28 <receiveSingleIteration+0x94>
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d103      	bne.n	800ce28 <receiveSingleIteration+0x94>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800ce20:	2307      	movs	r3, #7
 800ce22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ce26:	e015      	b.n	800ce54 <receiveSingleIteration+0xc0>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ce2c:	69fb      	ldr	r3, [r7, #28]
 800ce2e:	441a      	add	r2, r3
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	641a      	str	r2, [r3, #64]	; 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	3340      	adds	r3, #64	; 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800ce3c:	f107 0208 	add.w	r2, r7, #8
 800ce40:	4619      	mov	r1, r3
 800ce42:	f001 fd52 	bl	800e8ea <MQTT_ProcessIncomingPacketTypeAndLength>
 800ce46:	4603      	mov	r3, r0
 800ce48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800ce4c:	693a      	ldr	r2, [r7, #16]
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	4413      	add	r3, r2
 800ce52:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800ce54:	69fb      	ldr	r3, [r7, #28]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d112      	bne.n	800ce80 <receiveSingleIteration+0xec>
    {
        if( manageKeepAlive == true )
 800ce5a:	78fb      	ldrb	r3, [r7, #3]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00f      	beq.n	800ce80 <receiveSingleIteration+0xec>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800ce60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce64:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f7ff fd3a 	bl	800c8e0 <handleKeepAlive>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if( status == MQTTSuccess )
 800ce72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d102      	bne.n	800ce80 <receiveSingleIteration+0xec>
            {
                /* Reset the status. */
                status = statusCopy;
 800ce7a:	7efb      	ldrb	r3, [r7, #27]
 800ce7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800ce80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce84:	2b0b      	cmp	r3, #11
 800ce86:	d01e      	beq.n	800cec6 <receiveSingleIteration+0x132>
 800ce88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce8c:	2b07      	cmp	r3, #7
 800ce8e:	d01a      	beq.n	800cec6 <receiveSingleIteration+0x132>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800ce90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d116      	bne.n	800cec6 <receiveSingleIteration+0x132>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce9c:	6a3a      	ldr	r2, [r7, #32]
 800ce9e:	429a      	cmp	r2, r3
 800cea0:	d909      	bls.n	800ceb6 <receiveSingleIteration+0x122>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800cea2:	f107 0308 	add.w	r3, r7, #8
 800cea6:	4619      	mov	r1, r3
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f7ff fbb5 	bl	800c618 <discardStoredPacket>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ceb4:	e007      	b.n	800cec6 <receiveSingleIteration+0x132>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceba:	6a3a      	ldr	r2, [r7, #32]
 800cebc:	429a      	cmp	r2, r3
 800cebe:	d902      	bls.n	800cec6 <receiveSingleIteration+0x132>
    {
        status = MQTTNeedMoreBytes;
 800cec0:	230b      	movs	r3, #11
 800cec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800cec6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d138      	bne.n	800cf40 <receiveSingleIteration+0x1ac>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6a1a      	ldr	r2, [r3, #32]
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	4413      	add	r3, r2
 800ced6:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800ced8:	7a3b      	ldrb	r3, [r7, #8]
 800ceda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cede:	2b30      	cmp	r3, #48	; 0x30
 800cee0:	d109      	bne.n	800cef6 <receiveSingleIteration+0x162>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800cee2:	f107 0308 	add.w	r3, r7, #8
 800cee6:	4619      	mov	r1, r3
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f7ff fd77 	bl	800c9dc <handleIncomingPublish>
 800ceee:	4603      	mov	r3, r0
 800cef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cef4:	e009      	b.n	800cf0a <receiveSingleIteration+0x176>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800cef6:	78fa      	ldrb	r2, [r7, #3]
 800cef8:	f107 0308 	add.w	r3, r7, #8
 800cefc:	4619      	mov	r1, r3
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f7ff fe80 	bl	800cc04 <handleIncomingAck>
 800cf04:	4603      	mov	r3, r0
 800cf06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cf0e:	6a3b      	ldr	r3, [r7, #32]
 800cf10:	1ad2      	subs	r2, r2, r3
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6a1a      	ldr	r2, [r3, #32]
 800cf1e:	6a3b      	ldr	r3, [r7, #32]
 800cf20:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf26:	461a      	mov	r2, r3
 800cf28:	f007 f850 	bl	8013fcc <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800cf2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d105      	bne.n	800cf40 <receiveSingleIteration+0x1ac>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf38:	4798      	blx	r3
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	639a      	str	r2, [r3, #56]	; 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800cf40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf44:	2b07      	cmp	r3, #7
 800cf46:	d102      	bne.n	800cf4e <receiveSingleIteration+0x1ba>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800cf4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	372c      	adds	r7, #44	; 0x2c
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd90      	pop	{r4, r7, pc}
 800cf5a:	bf00      	nop
 800cf5c:	08018518 	.word	0x08018518
 800cf60:	08019100 	.word	0x08019100
 800cf64:	0801843c 	.word	0x0801843c
 800cf68:	08018654 	.word	0x08018654

0800cf6c <validateSubscribeUnsubscribeParams>:

static MQTTStatus_t validateSubscribeUnsubscribeParams( const MQTTContext_t * pContext,
                                                        const MQTTSubscribeInfo_t * pSubscriptionList,
                                                        size_t subscriptionCount,
                                                        uint16_t packetId )
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b087      	sub	sp, #28
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	60f8      	str	r0, [r7, #12]
 800cf74:	60b9      	str	r1, [r7, #8]
 800cf76:	607a      	str	r2, [r7, #4]
 800cf78:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	75fb      	strb	r3, [r7, #23]
    size_t iterator;

    /* Validate all the parameters. */
    if( ( pContext == NULL ) || ( pSubscriptionList == NULL ) )
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d002      	beq.n	800cf8a <validateSubscribeUnsubscribeParams+0x1e>
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d102      	bne.n	800cf90 <validateSubscribeUnsubscribeParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pSubscriptionList=%p.",
                    ( void * ) pContext,
                    ( void * ) pSubscriptionList ) );
        status = MQTTBadParameter;
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	75fb      	strb	r3, [r7, #23]
 800cf8e:	e020      	b.n	800cfd2 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( subscriptionCount == 0UL )
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d102      	bne.n	800cf9c <validateSubscribeUnsubscribeParams+0x30>
    {
        LogError( ( "Subscription count is 0." ) );
        status = MQTTBadParameter;
 800cf96:	2301      	movs	r3, #1
 800cf98:	75fb      	strb	r3, [r7, #23]
 800cf9a:	e01a      	b.n	800cfd2 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( packetId == 0U )
 800cf9c:	887b      	ldrh	r3, [r7, #2]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d102      	bne.n	800cfa8 <validateSubscribeUnsubscribeParams+0x3c>
    {
        LogError( ( "Packet Id for subscription packet is 0." ) );
        status = MQTTBadParameter;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	75fb      	strb	r3, [r7, #23]
 800cfa6:	e014      	b.n	800cfd2 <validateSubscribeUnsubscribeParams+0x66>
    }
    else
    {
        if( pContext->incomingPublishRecords == NULL )
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d110      	bne.n	800cfd2 <validateSubscribeUnsubscribeParams+0x66>
        {
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	613b      	str	r3, [r7, #16]
 800cfb4:	e009      	b.n	800cfca <validateSubscribeUnsubscribeParams+0x5e>
            {
                if( pSubscriptionList->qos > MQTTQoS0 )
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	781b      	ldrb	r3, [r3, #0]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d002      	beq.n	800cfc4 <validateSubscribeUnsubscribeParams+0x58>
                {
                    LogError( ( "The incoming publish record list is not "
                                "initialised for QoS1/QoS2 records. Please call "
                                " MQTT_InitStatefulQoS to enable use of QoS1 and "
                                " QoS2 packets." ) );
                    status = MQTTBadParameter;
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	75fb      	strb	r3, [r7, #23]
                    break;
 800cfc2:	e006      	b.n	800cfd2 <validateSubscribeUnsubscribeParams+0x66>
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	3301      	adds	r3, #1
 800cfc8:	613b      	str	r3, [r7, #16]
 800cfca:	693a      	ldr	r2, [r7, #16]
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d3f1      	bcc.n	800cfb6 <validateSubscribeUnsubscribeParams+0x4a>
                }
            }
        }
    }

    return status;
 800cfd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	371c      	adds	r7, #28
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b088      	sub	sp, #32
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	60f8      	str	r0, [r7, #12]
 800cfe8:	60b9      	str	r1, [r7, #8]
 800cfea:	603b      	str	r3, [r7, #0]
 800cfec:	4613      	mov	r3, r2
 800cfee:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800cff0:	2300      	movs	r3, #0
 800cff2:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800cff8:	2300      	movs	r3, #0
 800cffa:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800cffc:	88fb      	ldrh	r3, [r7, #6]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d009      	beq.n	800d016 <addEncodedStringToVector+0x36>
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d106      	bne.n	800d016 <addEncodedStringToVector+0x36>
 800d008:	4b1e      	ldr	r3, [pc, #120]	; (800d084 <addEncodedStringToVector+0xa4>)
 800d00a:	4a1f      	ldr	r2, [pc, #124]	; (800d088 <addEncodedStringToVector+0xa8>)
 800d00c:	f240 7151 	movw	r1, #1873	; 0x751
 800d010:	481e      	ldr	r0, [pc, #120]	; (800d08c <addEncodedStringToVector+0xac>)
 800d012:	f005 fe6b 	bl	8012cec <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800d016:	88fb      	ldrh	r3, [r7, #6]
 800d018:	0a1b      	lsrs	r3, r3, #8
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	b2da      	uxtb	r2, r3
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	3301      	adds	r3, #1
 800d026:	88fa      	ldrh	r2, [r7, #6]
 800d028:	b2d2      	uxtb	r2, r2
 800d02a:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	2202      	movs	r2, #2
 800d036:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800d038:	69bb      	ldr	r3, [r7, #24]
 800d03a:	3301      	adds	r3, #1
 800d03c:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800d03e:	2302      	movs	r3, #2
 800d040:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d011      	beq.n	800d06c <addEncodedStringToVector+0x8c>
 800d048:	88fb      	ldrh	r3, [r7, #6]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d00e      	beq.n	800d06c <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	3308      	adds	r3, #8
 800d052:	68ba      	ldr	r2, [r7, #8]
 800d054:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	3308      	adds	r3, #8
 800d05a:	88fa      	ldrh	r2, [r7, #6]
 800d05c:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	3301      	adds	r3, #1
 800d062:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800d064:	88fb      	ldrh	r3, [r7, #6]
 800d066:	69fa      	ldr	r2, [r7, #28]
 800d068:	4413      	add	r3, r2
 800d06a:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800d06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d06e:	681a      	ldr	r2, [r3, #0]
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	441a      	add	r2, r3
 800d074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d076:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800d078:	69bb      	ldr	r3, [r7, #24]
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3720      	adds	r7, #32
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	08018720 	.word	0x08018720
 800d088:	08019118 	.word	0x08019118
 800d08c:	0801843c 	.word	0x0801843c

0800d090 <sendSubscribeWithoutCopy>:
static MQTTStatus_t sendSubscribeWithoutCopy( MQTTContext_t * pContext,
                                              const MQTTSubscribeInfo_t * pSubscriptionList,
                                              size_t subscriptionCount,
                                              uint16_t packetId,
                                              size_t remainingLength )
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b09a      	sub	sp, #104	; 0x68
 800d094:	af02      	add	r7, sp, #8
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
 800d09c:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint8_t * pIndex;
    TransportOutVector_t pIoVector[ MQTT_SUB_UNSUB_MAX_VECTORS ];
    TransportOutVector_t * pIterator;
    uint8_t serializedTopicFieldLength[ MQTT_SUB_UNSUB_MAX_VECTORS ][ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ];
    size_t totalPacketLength = 0U;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	61bb      	str	r3, [r7, #24]
    size_t ioVectorLength = 0U;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	657b      	str	r3, [r7, #84]	; 0x54
    size_t subscriptionsSent = 0U;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	653b      	str	r3, [r7, #80]	; 0x50

    /* The vector array should be at least three element long as the topic
     * string needs these many vector elements to be stored. */
    assert( MQTT_SUB_UNSUB_MAX_VECTORS >= CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH );

    pIndex = subscribeheader;
 800d0b0:	f107 0310 	add.w	r3, r7, #16
 800d0b4:	64bb      	str	r3, [r7, #72]	; 0x48
    pIterator = pIoVector;
 800d0b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0ba:	65bb      	str	r3, [r7, #88]	; 0x58

    pIndex = MQTT_SerializeSubscribeHeader( remainingLength,
 800d0bc:	887b      	ldrh	r3, [r7, #2]
 800d0be:	461a      	mov	r2, r3
 800d0c0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d0c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d0c4:	f001 fa6a 	bl	800e59c <MQTT_SerializeSubscribeHeader>
 800d0c8:	64b8      	str	r0, [r7, #72]	; 0x48
                                            pIndex,
                                            packetId );

    /* The header is to be sent first. */
    pIterator->iov_base = subscribeheader;
 800d0ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0cc:	f107 0210 	add.w	r2, r7, #16
 800d0d0:	601a      	str	r2, [r3, #0]
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
    /* coverity[misra_c_2012_rule_18_2_violation] */
    /* coverity[misra_c_2012_rule_10_8_violation] */
    pIterator->iov_len = ( size_t ) ( pIndex - subscribeheader );
 800d0d2:	f107 0310 	add.w	r3, r7, #16
 800d0d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0d8:	1ad3      	subs	r3, r2, r3
 800d0da:	461a      	mov	r2, r3
 800d0dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0de:	605a      	str	r2, [r3, #4]
    totalPacketLength += pIterator->iov_len;
 800d0e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0e2:	685a      	ldr	r2, [r3, #4]
 800d0e4:	69bb      	ldr	r3, [r7, #24]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	61bb      	str	r3, [r7, #24]
    pIterator++;
 800d0ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0ec:	3308      	adds	r3, #8
 800d0ee:	65bb      	str	r3, [r7, #88]	; 0x58
    ioVectorLength++;
 800d0f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d0f2:	3301      	adds	r3, #1
 800d0f4:	657b      	str	r3, [r7, #84]	; 0x54

    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800d0f6:	e062      	b.n	800d1be <sendSubscribeWithoutCopy+0x12e>
    {
        /* Reset the index for next iteration. */
        topicFieldLengthIndex = 0;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* Check whether the subscription topic (with QoS) will fit in the
         * given vector. */
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800d0fc:	e043      	b.n	800d186 <sendSubscribeWithoutCopy+0xf6>
               ( subscriptionsSent < subscriptionCount ) )
        {
            /* The topic filter and the filter length gets sent next. */
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800d0fe:	f107 021c 	add.w	r2, r7, #28
 800d102:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d104:	005b      	lsls	r3, r3, #1
 800d106:	18d0      	adds	r0, r2, r3
                                                     pSubscriptionList[ subscriptionsSent ].pTopicFilter,
 800d108:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d10a:	4613      	mov	r3, r2
 800d10c:	005b      	lsls	r3, r3, #1
 800d10e:	4413      	add	r3, r2
 800d110:	009b      	lsls	r3, r3, #2
 800d112:	461a      	mov	r2, r3
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	4413      	add	r3, r2
 800d118:	6859      	ldr	r1, [r3, #4]
                                                     pSubscriptionList[ subscriptionsSent ].topicFilterLength,
 800d11a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d11c:	4613      	mov	r3, r2
 800d11e:	005b      	lsls	r3, r3, #1
 800d120:	4413      	add	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	461a      	mov	r2, r3
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	4413      	add	r3, r2
 800d12a:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800d12c:	f107 0318 	add.w	r3, r7, #24
 800d130:	9300      	str	r3, [sp, #0]
 800d132:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d134:	f7ff ff54 	bl	800cfe0 <addEncodedStringToVector>
 800d138:	6478      	str	r0, [r7, #68]	; 0x44
                                                     pIterator,
                                                     &totalPacketLength );

            /* Update the pointer after the above operation. */
            pIterator = &pIterator[ vectorsAdded ];
 800d13a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d13c:	00db      	lsls	r3, r3, #3
 800d13e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d140:	4413      	add	r3, r2
 800d142:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Lastly, the QoS gets sent. */
            pIterator->iov_base = &( pSubscriptionList[ subscriptionsSent ].qos );
 800d144:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d146:	4613      	mov	r3, r2
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	4413      	add	r3, r2
 800d14c:	009b      	lsls	r3, r3, #2
 800d14e:	461a      	mov	r2, r3
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	4413      	add	r3, r2
 800d154:	461a      	mov	r2, r3
 800d156:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d158:	601a      	str	r2, [r3, #0]
            pIterator->iov_len = 1U;
 800d15a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d15c:	2201      	movs	r2, #1
 800d15e:	605a      	str	r2, [r3, #4]
            totalPacketLength += pIterator->iov_len;
 800d160:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d162:	685a      	ldr	r2, [r3, #4]
 800d164:	69bb      	ldr	r3, [r7, #24]
 800d166:	4413      	add	r3, r2
 800d168:	61bb      	str	r3, [r7, #24]

            /* Increment the pointer. */
            pIterator++;
 800d16a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d16c:	3308      	adds	r3, #8
 800d16e:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Two slots get used by the topic string length and topic string.
             * One slot gets used by the quality of service. */
            ioVectorLength += vectorsAdded + 1U;
 800d170:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d172:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d174:	4413      	add	r3, r2
 800d176:	3301      	adds	r3, #1
 800d178:	657b      	str	r3, [r7, #84]	; 0x54

            subscriptionsSent++;
 800d17a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d17c:	3301      	adds	r3, #1
 800d17e:	653b      	str	r3, [r7, #80]	; 0x50

            /* The index needs to be updated for next iteration. */
            topicFieldLengthIndex++;
 800d180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d182:	3301      	adds	r3, #1
 800d184:	64fb      	str	r3, [r7, #76]	; 0x4c
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800d186:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d188:	2b01      	cmp	r3, #1
 800d18a:	d803      	bhi.n	800d194 <sendSubscribeWithoutCopy+0x104>
 800d18c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	429a      	cmp	r2, r3
 800d192:	d3b4      	bcc.n	800d0fe <sendSubscribeWithoutCopy+0x6e>
        }

        if( sendMessageVector( pContext,
 800d194:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d198:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d19a:	4619      	mov	r1, r3
 800d19c:	68f8      	ldr	r0, [r7, #12]
 800d19e:	f7fe ff4f 	bl	800c040 <sendMessageVector>
 800d1a2:	4603      	mov	r3, r0
                               pIoVector,
                               ioVectorLength ) != ( int32_t ) totalPacketLength )
 800d1a4:	69ba      	ldr	r2, [r7, #24]
        if( sendMessageVector( pContext,
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	d002      	beq.n	800d1b0 <sendSubscribeWithoutCopy+0x120>
        {
            status = MQTTSendFailed;
 800d1aa:	2303      	movs	r3, #3
 800d1ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        }

        /* Update the iterator for the next potential loop iteration. */
        pIterator = pIoVector;
 800d1b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d1b4:	65bb      	str	r3, [r7, #88]	; 0x58
        /* Reset the vector length for the next potential loop iteration. */
        ioVectorLength = 0U;
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	657b      	str	r3, [r7, #84]	; 0x54
        /* Reset the packet length for the next potential loop iteration. */
        totalPacketLength = 0U;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	61bb      	str	r3, [r7, #24]
    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800d1be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d103      	bne.n	800d1ce <sendSubscribeWithoutCopy+0x13e>
 800d1c6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d394      	bcc.n	800d0f8 <sendSubscribeWithoutCopy+0x68>
    }

    return status;
 800d1ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3760      	adds	r7, #96	; 0x60
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}
	...

0800d1dc <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b0ac      	sub	sp, #176	; 0xb0
 800d1e0:	af02      	add	r7, sp, #8
 800d1e2:	60f8      	str	r0, [r7, #12]
 800d1e4:	60b9      	str	r1, [r7, #8]
 800d1e6:	607a      	str	r2, [r7, #4]
 800d1e8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    size_t totalMessageLength = 0U;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800d1fc:	f107 0310 	add.w	r3, r7, #16
 800d200:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    pIndex = connectPacketHeader;
 800d204:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d208:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d007      	beq.n	800d222 <sendConnectWithoutCopy+0x46>
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d103      	bne.n	800d222 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800d21a:	2301      	movs	r3, #1
 800d21c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800d220:	e0ec      	b.n	800d3fc <sendConnectWithoutCopy+0x220>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	68b9      	ldr	r1, [r7, #8]
 800d228:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800d22c:	f001 f8a8 	bl	800e380 <MQTT_SerializeConnectFixedHeader>
 800d230:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( pIndex - connectPacketHeader ) <= sizeof( connectPacketHeader ) );
 800d234:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d238:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800d23c:	1ad3      	subs	r3, r2, r3
 800d23e:	2b0f      	cmp	r3, #15
 800d240:	d906      	bls.n	800d250 <sendConnectWithoutCopy+0x74>
 800d242:	4b71      	ldr	r3, [pc, #452]	; (800d408 <sendConnectWithoutCopy+0x22c>)
 800d244:	4a71      	ldr	r2, [pc, #452]	; (800d40c <sendConnectWithoutCopy+0x230>)
 800d246:	f640 01ad 	movw	r1, #2221	; 0x8ad
 800d24a:	4871      	ldr	r0, [pc, #452]	; (800d410 <sendConnectWithoutCopy+0x234>)
 800d24c:	f005 fd4e 	bl	8012cec <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800d250:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d254:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800d258:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800d25a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d25e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800d262:	1ad3      	subs	r3, r2, r3
 800d264:	461a      	mov	r2, r3
 800d266:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d26a:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800d26c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d270:	685a      	ldr	r2, [r3, #4]
 800d272:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d276:	4413      	add	r3, r2
 800d278:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        iterator++;
 800d27c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d280:	3308      	adds	r3, #8
 800d282:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength++;
 800d286:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d28a:	3301      	adds	r3, #1
 800d28c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800d294:	68bb      	ldr	r3, [r7, #8]
 800d296:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800d298:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800d29c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d2a0:	9300      	str	r3, [sp, #0]
 800d2a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d2a6:	f7ff fe9b 	bl	800cfe0 <addEncodedStringToVector>
 800d2aa:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800d2ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d2b2:	00db      	lsls	r3, r3, #3
 800d2b4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d2b8:	4413      	add	r3, r2
 800d2ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength += vectorsAdded;
 800d2be:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d2c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d2c6:	4413      	add	r3, r2
 800d2c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        if( pWillInfo != NULL )
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d03c      	beq.n	800d34c <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800d2da:	f107 0084 	add.w	r0, r7, #132	; 0x84
 800d2de:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d2e2:	9300      	str	r3, [sp, #0]
 800d2e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d2e8:	f7ff fe7a 	bl	800cfe0 <addEncodedStringToVector>
 800d2ec:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800d2f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d2f4:	00db      	lsls	r3, r3, #3
 800d2f6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d2fa:	4413      	add	r3, r2
 800d2fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800d300:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d304:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d308:	4413      	add	r3, r2
 800d30a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800d316:	b29a      	uxth	r2, r3
 800d318:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800d31c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d320:	9300      	str	r3, [sp, #0]
 800d322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d326:	f7ff fe5b 	bl	800cfe0 <addEncodedStringToVector>
 800d32a:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800d32e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d332:	00db      	lsls	r3, r3, #3
 800d334:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d338:	4413      	add	r3, r2
 800d33a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800d33e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d342:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d346:	4413      	add	r3, r2
 800d348:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	68db      	ldr	r3, [r3, #12]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d01d      	beq.n	800d390 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800d35c:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 800d360:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d364:	9300      	str	r3, [sp, #0]
 800d366:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d36a:	f7ff fe39 	bl	800cfe0 <addEncodedStringToVector>
 800d36e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800d372:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d376:	00db      	lsls	r3, r3, #3
 800d378:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d37c:	4413      	add	r3, r2
 800d37e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800d382:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d386:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d38a:	4413      	add	r3, r2
 800d38c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	695b      	ldr	r3, [r3, #20]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d01d      	beq.n	800d3d4 <sendConnectWithoutCopy+0x1f8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800d3a0:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800d3a4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d3ae:	f7ff fe17 	bl	800cfe0 <addEncodedStringToVector>
 800d3b2:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800d3b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d3ba:	00db      	lsls	r3, r3, #3
 800d3bc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d3c0:	4413      	add	r3, r2
 800d3c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800d3c6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d3ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d3ce:	4413      	add	r3, r2
 800d3d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800d3d4:	f107 0310 	add.w	r3, r7, #16
 800d3d8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800d3dc:	4619      	mov	r1, r3
 800d3de:	68f8      	ldr	r0, [r7, #12]
 800d3e0:	f7fe fe2e 	bl	800c040 <sendMessageVector>
 800d3e4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800d3e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d3ec:	461a      	mov	r2, r3
 800d3ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d002      	beq.n	800d3fc <sendConnectWithoutCopy+0x220>
        {
            status = MQTTSendFailed;
 800d3f6:	2303      	movs	r3, #3
 800d3f8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        }
    }

    return status;
 800d3fc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 800d400:	4618      	mov	r0, r3
 800d402:	37a8      	adds	r7, #168	; 0xa8
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}
 800d408:	08018750 	.word	0x08018750
 800d40c:	08019134 	.word	0x08019134
 800d410:	0801843c 	.word	0x0801843c

0800d414 <receiveConnack>:
static MQTTStatus_t receiveConnack( const MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b08c      	sub	sp, #48	; 0x30
 800d418:	af02      	add	r7, sp, #8
 800d41a:	60f8      	str	r0, [r7, #12]
 800d41c:	60b9      	str	r1, [r7, #8]
 800d41e:	603b      	str	r3, [r7, #0]
 800d420:	4613      	mov	r3, r2
 800d422:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800d424:	2300      	movs	r3, #0
 800d426:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800d42a:	2300      	movs	r3, #0
 800d42c:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800d42e:	2300      	movs	r3, #0
 800d430:	617b      	str	r3, [r7, #20]
 800d432:	2300      	movs	r3, #0
 800d434:	623b      	str	r3, [r7, #32]
 800d436:	2300      	movs	r3, #0
 800d438:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800d43a:	2300      	movs	r3, #0
 800d43c:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800d43e:	2300      	movs	r3, #0
 800d440:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d106      	bne.n	800d456 <receiveConnack+0x42>
 800d448:	4b4e      	ldr	r3, [pc, #312]	; (800d584 <receiveConnack+0x170>)
 800d44a:	4a4f      	ldr	r2, [pc, #316]	; (800d588 <receiveConnack+0x174>)
 800d44c:	f640 1115 	movw	r1, #2325	; 0x915
 800d450:	484e      	ldr	r0, [pc, #312]	; (800d58c <receiveConnack+0x178>)
 800d452:	f005 fc4b 	bl	8012cec <__assert_func>
    assert( pIncomingPacket != NULL );
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d106      	bne.n	800d46a <receiveConnack+0x56>
 800d45c:	4b4c      	ldr	r3, [pc, #304]	; (800d590 <receiveConnack+0x17c>)
 800d45e:	4a4a      	ldr	r2, [pc, #296]	; (800d588 <receiveConnack+0x174>)
 800d460:	f640 1116 	movw	r1, #2326	; 0x916
 800d464:	4849      	ldr	r0, [pc, #292]	; (800d58c <receiveConnack+0x178>)
 800d466:	f005 fc41 	bl	8012cec <__assert_func>
    assert( pContext->getTime != NULL );
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d106      	bne.n	800d480 <receiveConnack+0x6c>
 800d472:	4b48      	ldr	r3, [pc, #288]	; (800d594 <receiveConnack+0x180>)
 800d474:	4a44      	ldr	r2, [pc, #272]	; (800d588 <receiveConnack+0x174>)
 800d476:	f640 1117 	movw	r1, #2327	; 0x917
 800d47a:	4844      	ldr	r0, [pc, #272]	; (800d58c <receiveConnack+0x178>)
 800d47c:	f005 fc36 	bl	8012cec <__assert_func>

    getTimeStamp = pContext->getTime;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d484:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800d486:	69bb      	ldr	r3, [r7, #24]
 800d488:	4798      	blx	r3
 800d48a:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	6918      	ldr	r0, [r3, #16]
                                                      pContext->transportInterface.pNetworkContext,
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	69db      	ldr	r3, [r3, #28]
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800d494:	683a      	ldr	r2, [r7, #0]
 800d496:	4619      	mov	r1, r3
 800d498:	f001 f9e1 	bl	800e85e <MQTT_GetIncomingPacketTypeAndLength>
 800d49c:	4603      	mov	r3, r0
 800d49e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d00e      	beq.n	800d4c6 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	4798      	blx	r3
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	6979      	ldr	r1, [r7, #20]
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7fe ff3d 	bl	800c330 <calculateElapsedTime>
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	bf94      	ite	ls
 800d4be:	2301      	movls	r3, #1
 800d4c0:	2300      	movhi	r3, #0
 800d4c2:	77fb      	strb	r3, [r7, #31]
 800d4c4:	e008      	b.n	800d4d8 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800d4c6:	8bbb      	ldrh	r3, [r7, #28]
 800d4c8:	2b04      	cmp	r3, #4
 800d4ca:	bf8c      	ite	hi
 800d4cc:	2301      	movhi	r3, #1
 800d4ce:	2300      	movls	r3, #0
 800d4d0:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800d4d2:	8bbb      	ldrh	r3, [r7, #28]
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800d4d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d4dc:	2b07      	cmp	r3, #7
 800d4de:	d105      	bne.n	800d4ec <receiveConnack+0xd8>
 800d4e0:	7ffb      	ldrb	r3, [r7, #31]
 800d4e2:	f083 0301 	eor.w	r3, r3, #1
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d1cf      	bne.n	800d48c <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800d4ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d123      	bne.n	800d53c <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800d4f4:	69bb      	ldr	r3, [r7, #24]
 800d4f6:	4798      	blx	r3
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	6979      	ldr	r1, [r7, #20]
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe ff17 	bl	800c330 <calculateElapsedTime>
 800d502:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800d504:	693a      	ldr	r2, [r7, #16]
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	429a      	cmp	r2, r3
 800d50a:	d203      	bcs.n	800d514 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800d50c:	68ba      	ldr	r2, [r7, #8]
 800d50e:	693b      	ldr	r3, [r7, #16]
 800d510:	1ad3      	subs	r3, r2, r3
 800d512:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	781b      	ldrb	r3, [r3, #0]
 800d518:	2b20      	cmp	r3, #32
 800d51a:	d10c      	bne.n	800d536 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	6a3a      	ldr	r2, [r7, #32]
 800d520:	9201      	str	r2, [sp, #4]
 800d522:	68da      	ldr	r2, [r3, #12]
 800d524:	9200      	str	r2, [sp, #0]
 800d526:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f7ff f8fd 	bl	800c728 <receivePacket>
 800d52e:	4603      	mov	r3, r0
 800d530:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d534:	e002      	b.n	800d53c <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800d536:	2305      	movs	r3, #5
 800d538:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800d53c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d540:	2b00      	cmp	r3, #0
 800d542:	d10b      	bne.n	800d55c <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6a1a      	ldr	r2, [r3, #32]
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800d54c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d54e:	2100      	movs	r1, #0
 800d550:	6838      	ldr	r0, [r7, #0]
 800d552:	f001 f911 	bl	800e778 <MQTT_DeserializeAck>
 800d556:	4603      	mov	r3, r0
 800d558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800d55c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d560:	2b00      	cmp	r3, #0
 800d562:	d109      	bne.n	800d578 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800d564:	79fb      	ldrb	r3, [r7, #7]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d006      	beq.n	800d578 <receiveConnack+0x164>
 800d56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d002      	beq.n	800d578 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800d572:	2305      	movs	r3, #5
 800d574:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800d578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3728      	adds	r7, #40	; 0x28
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}
 800d584:	08018518 	.word	0x08018518
 800d588:	0801914c 	.word	0x0801914c
 800d58c:	0801843c 	.word	0x0801843c
 800d590:	080186e8 	.word	0x080186e8
 800d594:	0801853c 	.word	0x0801853c

0800d598 <handleSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleSessionResumption( MQTTContext_t * pContext,
                                             bool sessionPresent )
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b086      	sub	sp, #24
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
 800d5a0:	460b      	mov	r3, r1
 800d5a2:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	75fb      	strb	r3, [r7, #23]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	613b      	str	r3, [r7, #16]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	82bb      	strh	r3, [r7, #20]
    MQTTPublishState_t state = MQTTStateNull;
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	73fb      	strb	r3, [r7, #15]

    assert( pContext != NULL );
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d106      	bne.n	800d5c8 <handleSessionResumption+0x30>
 800d5ba:	4b2c      	ldr	r3, [pc, #176]	; (800d66c <handleSessionResumption+0xd4>)
 800d5bc:	4a2c      	ldr	r2, [pc, #176]	; (800d670 <handleSessionResumption+0xd8>)
 800d5be:	f640 118d 	movw	r1, #2445	; 0x98d
 800d5c2:	482c      	ldr	r0, [pc, #176]	; (800d674 <handleSessionResumption+0xdc>)
 800d5c4:	f005 fb92 	bl	8012cec <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6a18      	ldr	r0, [r3, #32]
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5d6:	461a      	mov	r2, r3
 800d5d8:	2100      	movs	r1, #0
 800d5da:	f006 fd11 	bl	8014000 <memset>

    if( sessionPresent == true )
 800d5de:	78fb      	ldrb	r3, [r7, #3]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d023      	beq.n	800d62c <handleSessionResumption+0x94>
    {
        /* Get the next packet ID for which a PUBREL need to be resent. */
        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800d5e4:	f107 020f 	add.w	r2, r7, #15
 800d5e8:	f107 0310 	add.w	r3, r7, #16
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f001 ff17 	bl	800f422 <MQTT_PubrelToResend>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	82bb      	strh	r3, [r7, #20]

        /* Resend all the PUBREL acks after session is reestablished. */
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800d5f8:	e011      	b.n	800d61e <handleSessionResumption+0x86>
               ( status == MQTTSuccess ) )
        {
            status = sendPublishAcks( pContext, packetId, state );
 800d5fa:	7bfa      	ldrb	r2, [r7, #15]
 800d5fc:	8abb      	ldrh	r3, [r7, #20]
 800d5fe:	4619      	mov	r1, r3
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f7ff f90b 	bl	800c81c <sendPublishAcks>
 800d606:	4603      	mov	r3, r0
 800d608:	75fb      	strb	r3, [r7, #23]

            packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800d60a:	f107 020f 	add.w	r2, r7, #15
 800d60e:	f107 0310 	add.w	r3, r7, #16
 800d612:	4619      	mov	r1, r3
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f001 ff04 	bl	800f422 <MQTT_PubrelToResend>
 800d61a:	4603      	mov	r3, r0
 800d61c:	82bb      	strh	r3, [r7, #20]
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800d61e:	8abb      	ldrh	r3, [r7, #20]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d01d      	beq.n	800d660 <handleSessionResumption+0xc8>
 800d624:	7dfb      	ldrb	r3, [r7, #23]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d0e7      	beq.n	800d5fa <handleSessionResumption+0x62>
 800d62a:	e019      	b.n	800d660 <handleSessionResumption+0xc8>
        }
    }
    else
    {
        /* Clear any existing records if a new session is established. */
        if( pContext->outgoingPublishRecordMaxCount > 0U )
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	689b      	ldr	r3, [r3, #8]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d008      	beq.n	800d646 <handleSessionResumption+0xae>
        {
            ( void ) memset( pContext->outgoingPublishRecords,
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6818      	ldr	r0, [r3, #0]
                             0x00,
                             pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	689b      	ldr	r3, [r3, #8]
            ( void ) memset( pContext->outgoingPublishRecords,
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	461a      	mov	r2, r3
 800d640:	2100      	movs	r1, #0
 800d642:	f006 fcdd 	bl	8014000 <memset>
        }

        if( pContext->incomingPublishRecordMaxCount > 0U )
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	68db      	ldr	r3, [r3, #12]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d008      	beq.n	800d660 <handleSessionResumption+0xc8>
        {
            ( void ) memset( pContext->incomingPublishRecords,
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	6858      	ldr	r0, [r3, #4]
                             0x00,
                             pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	68db      	ldr	r3, [r3, #12]
            ( void ) memset( pContext->incomingPublishRecords,
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	461a      	mov	r2, r3
 800d65a:	2100      	movs	r1, #0
 800d65c:	f006 fcd0 	bl	8014000 <memset>
        }
    }

    return status;
 800d660:	7dfb      	ldrb	r3, [r7, #23]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3718      	adds	r7, #24
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	08018518 	.word	0x08018518
 800d670:	0801915c 	.word	0x0801915c
 800d674:	0801843c 	.word	0x0801843c

0800d678 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800d678:	b590      	push	{r4, r7, lr}
 800d67a:	b087      	sub	sp, #28
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]
 800d684:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d686:	2300      	movs	r3, #0
 800d688:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d005      	beq.n	800d69c <MQTT_Init+0x24>
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d002      	beq.n	800d69c <MQTT_Init+0x24>
 800d696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d102      	bne.n	800d6a2 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800d69c:	2301      	movs	r3, #1
 800d69e:	75fb      	strb	r3, [r7, #23]
 800d6a0:	e03a      	b.n	800d718 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d102      	bne.n	800d6ae <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	75fb      	strb	r3, [r7, #23]
 800d6ac:	e034      	b.n	800d718 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d102      	bne.n	800d6ba <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	75fb      	strb	r3, [r7, #23]
 800d6b8:	e02e      	b.n	800d718 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d102      	bne.n	800d6c8 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	75fb      	strb	r3, [r7, #23]
 800d6c6:	e027      	b.n	800d718 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	685b      	ldr	r3, [r3, #4]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d102      	bne.n	800d6d6 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	75fb      	strb	r3, [r7, #23]
 800d6d4:	e020      	b.n	800d718 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800d6d6:	2250      	movs	r2, #80	; 0x50
 800d6d8:	2100      	movs	r1, #0
 800d6da:	68f8      	ldr	r0, [r7, #12]
 800d6dc:	f006 fc90 	bl	8014000 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        pContext->transportInterface = *pTransportInterface;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	68ba      	ldr	r2, [r7, #8]
 800d6ec:	f103 0410 	add.w	r4, r3, #16
 800d6f0:	4613      	mov	r3, r2
 800d6f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d6f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	687a      	ldr	r2, [r7, #4]
 800d6fc:	62da      	str	r2, [r3, #44]	; 0x2c
        pContext->appCallback = userCallback;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	683a      	ldr	r2, [r7, #0]
 800d702:	631a      	str	r2, [r3, #48]	; 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d708:	3320      	adds	r3, #32
 800d70a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d70e:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	2201      	movs	r2, #1
 800d716:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    return status;
 800d718:	7dfb      	ldrb	r3, [r7, #23]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	371c      	adds	r7, #28
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd90      	pop	{r4, r7, pc}

0800d722 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800d722:	b580      	push	{r7, lr}
 800d724:	b08e      	sub	sp, #56	; 0x38
 800d726:	af02      	add	r7, sp, #8
 800d728:	60f8      	str	r0, [r7, #12]
 800d72a:	60b9      	str	r1, [r7, #8]
 800d72c:	607a      	str	r2, [r7, #4]
 800d72e:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800d730:	2300      	movs	r3, #0
 800d732:	62bb      	str	r3, [r7, #40]	; 0x28
 800d734:	2300      	movs	r3, #0
 800d736:	627b      	str	r3, [r7, #36]	; 0x24
    MQTTStatus_t status = MQTTSuccess;
 800d738:	2300      	movs	r3, #0
 800d73a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800d73e:	f107 0314 	add.w	r3, r7, #20
 800d742:	2200      	movs	r2, #0
 800d744:	601a      	str	r2, [r3, #0]
 800d746:	605a      	str	r2, [r3, #4]
 800d748:	609a      	str	r2, [r3, #8]
 800d74a:	60da      	str	r2, [r3, #12]

    incomingPacket.type = ( uint8_t ) 0;
 800d74c:	2300      	movs	r3, #0
 800d74e:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d005      	beq.n	800d762 <MQTT_Connect+0x40>
 800d756:	68bb      	ldr	r3, [r7, #8]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d002      	beq.n	800d762 <MQTT_Connect+0x40>
 800d75c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d102      	bne.n	800d768 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800d762:	2301      	movs	r3, #1
 800d764:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800d768:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d10a      	bne.n	800d786 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800d770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d774:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d778:	6879      	ldr	r1, [r7, #4]
 800d77a:	68b8      	ldr	r0, [r7, #8]
 800d77c:	f000 fe78 	bl	800e470 <MQTT_GetConnectPacketSize>
 800d780:	4603      	mov	r3, r0
 800d782:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800d786:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d108      	bne.n	800d7a0 <MQTT_Connect+0x7e>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendConnectWithoutCopy( pContext,
 800d78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	68b9      	ldr	r1, [r7, #8]
 800d794:	68f8      	ldr	r0, [r7, #12]
 800d796:	f7ff fd21 	bl	800d1dc <sendConnectWithoutCopy>
 800d79a:	4603      	mov	r3, r0
 800d79c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        MQTT_POST_SEND_HOOK( pContext );
    }

    /* Read CONNACK from transport layer. */
    if( status == MQTTSuccess )
 800d7a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d10d      	bne.n	800d7c4 <MQTT_Connect+0xa2>
    {
        status = receiveConnack( pContext,
                                 timeoutMs,
                                 pConnectInfo->cleanSession,
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	781a      	ldrb	r2, [r3, #0]
        status = receiveConnack( pContext,
 800d7ac:	f107 0114 	add.w	r1, r7, #20
 800d7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7b2:	9300      	str	r3, [sp, #0]
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	6839      	ldr	r1, [r7, #0]
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f7ff fe2b 	bl	800d414 <receiveConnack>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 &incomingPacket,
                                 pSessionPresent );
    }

    if( status == MQTTSuccess )
 800d7c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d108      	bne.n	800d7de <MQTT_Connect+0xbc>
    {
        /* Resend PUBRELs when reestablishing a session, or clear records for new sessions. */
        status = handleSessionResumption( pContext, *pSessionPresent );
 800d7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	68f8      	ldr	r0, [r7, #12]
 800d7d4:	f7ff fee0 	bl	800d598 <handleSessionResumption>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800d7de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d10f      	bne.n	800d806 <MQTT_Connect+0xe4>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
        pContext->connectStatus = MQTTConnected;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        /* Initialize keep-alive fields after a successful connection. */
        pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	885a      	ldrh	r2, [r3, #2]
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        pContext->waitingForPingResp = false;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pContext->pingReqSendTimeMs = 0U;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	2200      	movs	r2, #0
 800d804:	649a      	str	r2, [r3, #72]	; 0x48
    {
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800d806:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	3730      	adds	r7, #48	; 0x30
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}

0800d812 <MQTT_Subscribe>:

MQTTStatus_t MQTT_Subscribe( MQTTContext_t * pContext,
                             const MQTTSubscribeInfo_t * pSubscriptionList,
                             size_t subscriptionCount,
                             uint16_t packetId )
{
 800d812:	b580      	push	{r7, lr}
 800d814:	b08a      	sub	sp, #40	; 0x28
 800d816:	af02      	add	r7, sp, #8
 800d818:	60f8      	str	r0, [r7, #12]
 800d81a:	60b9      	str	r1, [r7, #8]
 800d81c:	607a      	str	r2, [r7, #4]
 800d81e:	807b      	strh	r3, [r7, #2]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800d820:	2300      	movs	r3, #0
 800d822:	61bb      	str	r3, [r7, #24]
 800d824:	2300      	movs	r3, #0
 800d826:	617b      	str	r3, [r7, #20]

    /* Validate arguments. */
    MQTTStatus_t status = validateSubscribeUnsubscribeParams( pContext,
 800d828:	887b      	ldrh	r3, [r7, #2]
 800d82a:	687a      	ldr	r2, [r7, #4]
 800d82c:	68b9      	ldr	r1, [r7, #8]
 800d82e:	68f8      	ldr	r0, [r7, #12]
 800d830:	f7ff fb9c 	bl	800cf6c <validateSubscribeUnsubscribeParams>
 800d834:	4603      	mov	r3, r0
 800d836:	77fb      	strb	r3, [r7, #31]
                                                              pSubscriptionList,
                                                              subscriptionCount,
                                                              packetId );

    if( status == MQTTSuccess )
 800d838:	7ffb      	ldrb	r3, [r7, #31]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d109      	bne.n	800d852 <MQTT_Subscribe+0x40>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetSubscribePacketSize( pSubscriptionList,
 800d83e:	f107 0314 	add.w	r3, r7, #20
 800d842:	f107 0218 	add.w	r2, r7, #24
 800d846:	6879      	ldr	r1, [r7, #4]
 800d848:	68b8      	ldr	r0, [r7, #8]
 800d84a:	f000 fe7d 	bl	800e548 <MQTT_GetSubscribePacketSize>
 800d84e:	4603      	mov	r3, r0
 800d850:	77fb      	strb	r3, [r7, #31]
        LogDebug( ( "SUBSCRIBE packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800d852:	7ffb      	ldrb	r3, [r7, #31]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d10a      	bne.n	800d86e <MQTT_Subscribe+0x5c>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        /* Send MQTT SUBSCRIBE packet. */
        status = sendSubscribeWithoutCopy( pContext,
 800d858:	69bb      	ldr	r3, [r7, #24]
 800d85a:	887a      	ldrh	r2, [r7, #2]
 800d85c:	9300      	str	r3, [sp, #0]
 800d85e:	4613      	mov	r3, r2
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	68b9      	ldr	r1, [r7, #8]
 800d864:	68f8      	ldr	r0, [r7, #12]
 800d866:	f7ff fc13 	bl	800d090 <sendSubscribeWithoutCopy>
 800d86a:	4603      	mov	r3, r0
 800d86c:	77fb      	strb	r3, [r7, #31]
                                           remainingLength );

        MQTT_POST_SEND_HOOK( pContext );
    }

    return status;
 800d86e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d870:	4618      	mov	r0, r3
 800d872:	3720      	adds	r7, #32
 800d874:	46bd      	mov	sp, r7
 800d876:	bd80      	pop	{r7, pc}

0800d878 <MQTT_Ping>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b088      	sub	sp, #32
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800d880:	2300      	movs	r3, #0
 800d882:	61bb      	str	r3, [r7, #24]
    MQTTStatus_t status = MQTTSuccess;
 800d884:	2300      	movs	r3, #0
 800d886:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0U;
 800d888:	2300      	movs	r3, #0
 800d88a:	617b      	str	r3, [r7, #20]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;

    localBuffer.pBuffer = pingreqPacket;
 800d88c:	f107 0310 	add.w	r3, r7, #16
 800d890:	60bb      	str	r3, [r7, #8]
    localBuffer.size = sizeof( pingreqPacket );
 800d892:	2302      	movs	r3, #2
 800d894:	60fb      	str	r3, [r7, #12]

    if( pContext == NULL )
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d101      	bne.n	800d8a0 <MQTT_Ping+0x28>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800d89c:	2301      	movs	r3, #1
 800d89e:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d8a0:	7ffb      	ldrb	r3, [r7, #31]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d114      	bne.n	800d8d0 <MQTT_Ping+0x58>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800d8a6:	f107 0314 	add.w	r3, r7, #20
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f000 fef0 	bl	800e690 <MQTT_GetPingreqPacketSize>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	77fb      	strb	r3, [r7, #31]

        if( status == MQTTSuccess )
 800d8b4:	7ffb      	ldrb	r3, [r7, #31]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d10a      	bne.n	800d8d0 <MQTT_Ping+0x58>
        {
            assert( packetSize == localBuffer.size );
 800d8ba:	68fa      	ldr	r2, [r7, #12]
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d006      	beq.n	800d8d0 <MQTT_Ping+0x58>
 800d8c2:	4b18      	ldr	r3, [pc, #96]	; (800d924 <MQTT_Ping+0xac>)
 800d8c4:	4a18      	ldr	r2, [pc, #96]	; (800d928 <MQTT_Ping+0xb0>)
 800d8c6:	f640 3184 	movw	r1, #2948	; 0xb84
 800d8ca:	4818      	ldr	r0, [pc, #96]	; (800d92c <MQTT_Ping+0xb4>)
 800d8cc:	f005 fa0e 	bl	8012cec <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800d8d0:	7ffb      	ldrb	r3, [r7, #31]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d106      	bne.n	800d8e4 <MQTT_Ping+0x6c>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800d8d6:	f107 0308 	add.w	r3, r7, #8
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f000 feee 	bl	800e6bc <MQTT_SerializePingreq>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d8e4:	7ffb      	ldrb	r3, [r7, #31]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d116      	bne.n	800d918 <MQTT_Ping+0xa0>
        /* Send the serialized PINGREQ packet to transport layer.
         * Here, we do not use the vectored IO approach for efficiency as the
         * Ping packet does not have numerous fields which need to be copied
         * from the user provided buffers. Thus it can be sent directly. */
        sendResult = sendBuffer( pContext,
                                 localBuffer.pBuffer,
 800d8ea:	68bb      	ldr	r3, [r7, #8]
        sendResult = sendBuffer( pContext,
 800d8ec:	697a      	ldr	r2, [r7, #20]
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f7fe fc8f 	bl	800c214 <sendBuffer>
 800d8f6:	61b8      	str	r0, [r7, #24]

        /* Give the mutex away. */
        MQTT_POST_SEND_HOOK( pContext );

        /* It is an error to not send the entire PINGREQ packet. */
        if( sendResult < ( int32_t ) packetSize )
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	461a      	mov	r2, r3
 800d8fc:	69bb      	ldr	r3, [r7, #24]
 800d8fe:	4293      	cmp	r3, r2
 800d900:	da02      	bge.n	800d908 <MQTT_Ping+0x90>
        {
            LogError( ( "Transport send failed for PINGREQ packet." ) );
            status = MQTTSendFailed;
 800d902:	2303      	movs	r3, #3
 800d904:	77fb      	strb	r3, [r7, #31]
 800d906:	e007      	b.n	800d918 <MQTT_Ping+0xa0>
        }
        else
        {
            pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	649a      	str	r2, [r3, #72]	; 0x48
            pContext->waitingForPingResp = true;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2201      	movs	r2, #1
 800d914:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            LogDebug( ( "Sent %ld bytes of PINGREQ packet.",
                        ( long int ) sendResult ) );
        }
    }

    return status;
 800d918:	7ffb      	ldrb	r3, [r7, #31]
}
 800d91a:	4618      	mov	r0, r3
 800d91c:	3720      	adds	r7, #32
 800d91e:	46bd      	mov	sp, r7
 800d920:	bd80      	pop	{r7, pc}
 800d922:	bf00      	nop
 800d924:	08018794 	.word	0x08018794
 800d928:	08019174 	.word	0x08019174
 800d92c:	0801843c 	.word	0x0801843c

0800d930 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b084      	sub	sp, #16
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800d938:	2301      	movs	r3, #1
 800d93a:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d011      	beq.n	800d966 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d946:	2b00      	cmp	r3, #0
 800d948:	d00d      	beq.n	800d966 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6a1b      	ldr	r3, [r3, #32]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d009      	beq.n	800d966 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	2200      	movs	r2, #0
 800d956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        status = receiveSingleIteration( pContext, true );
 800d95a:	2101      	movs	r1, #1
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f7ff fa19 	bl	800cd94 <receiveSingleIteration>
 800d962:	4603      	mov	r3, r0
 800d964:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800d966:	7bfb      	ldrb	r3, [r7, #15]
}
 800d968:	4618      	mov	r0, r3
 800d96a:	3710      	adds	r7, #16
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}

0800d970 <MQTT_GetPacketId>:
}

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 800d970:	b480      	push	{r7}
 800d972:	b085      	sub	sp, #20
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 800d978:	2300      	movs	r3, #0
 800d97a:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d012      	beq.n	800d9a8 <MQTT_GetPacketId+0x38>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        packetId = pContext->nextPacketId;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d986:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d98c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d990:	4293      	cmp	r3, r2
 800d992:	d103      	bne.n	800d99c <MQTT_GetPacketId+0x2c>
        {
            pContext->nextPacketId = 1;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2201      	movs	r2, #1
 800d998:	851a      	strh	r2, [r3, #40]	; 0x28
 800d99a:	e005      	b.n	800d9a8 <MQTT_GetPacketId+0x38>
        }
        else
        {
            pContext->nextPacketId++;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d9a0:	3301      	adds	r3, #1
 800d9a2:	b29a      	uxth	r2, r3
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	851a      	strh	r2, [r3, #40]	; 0x28
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return packetId;
 800d9a8:	89fb      	ldrh	r3, [r7, #14]
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3714      	adds	r7, #20
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b4:	4770      	bx	lr

0800d9b6 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800d9b6:	b480      	push	{r7}
 800d9b8:	b085      	sub	sp, #20
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2b7f      	cmp	r3, #127	; 0x7f
 800d9c2:	d802      	bhi.n	800d9ca <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	60fb      	str	r3, [r7, #12]
 800d9c8:	e00f      	b.n	800d9ea <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d9d0:	d202      	bcs.n	800d9d8 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800d9d2:	2302      	movs	r3, #2
 800d9d4:	60fb      	str	r3, [r7, #12]
 800d9d6:	e008      	b.n	800d9ea <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d9de:	d202      	bcs.n	800d9e6 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800d9e0:	2303      	movs	r3, #3
 800d9e2:	60fb      	str	r3, [r7, #12]
 800d9e4:	e001      	b.n	800d9ea <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800d9e6:	2304      	movs	r3, #4
 800d9e8:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3714      	adds	r7, #20
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b086      	sub	sp, #24
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
 800da00:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800da02:	2300      	movs	r3, #0
 800da04:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d106      	bne.n	800da1e <encodeRemainingLength+0x26>
 800da10:	4b12      	ldr	r3, [pc, #72]	; (800da5c <encodeRemainingLength+0x64>)
 800da12:	4a13      	ldr	r2, [pc, #76]	; (800da60 <encodeRemainingLength+0x68>)
 800da14:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800da18:	4812      	ldr	r0, [pc, #72]	; (800da64 <encodeRemainingLength+0x6c>)
 800da1a:	f005 f967 	bl	8012cec <__assert_func>

    pLengthEnd = pDestination;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	b2db      	uxtb	r3, r3
 800da26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da2a:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	09db      	lsrs	r3, r3, #7
 800da30:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d003      	beq.n	800da40 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800da38:	7dfb      	ldrb	r3, [r7, #23]
 800da3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800da3e:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	7dfa      	ldrb	r2, [r7, #23]
 800da44:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	3301      	adds	r3, #1
 800da4a:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d1e7      	bne.n	800da22 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800da52:	693b      	ldr	r3, [r7, #16]
}
 800da54:	4618      	mov	r0, r3
 800da56:	3718      	adds	r7, #24
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}
 800da5c:	080188ac 	.word	0x080188ac
 800da60:	08019180 	.word	0x08019180
 800da64:	080188c4 	.word	0x080188c4

0800da68 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b086      	sub	sp, #24
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	60f8      	str	r0, [r7, #12]
 800da70:	60b9      	str	r1, [r7, #8]
 800da72:	4613      	mov	r3, r2
 800da74:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800da76:	2300      	movs	r3, #0
 800da78:	617b      	str	r3, [r7, #20]

    /* Typecast const char * typed source buffer to const uint8_t *.
     * This is to use same type buffers in memcpy. */
    const uint8_t * pSourceBuffer = ( const uint8_t * ) pSource;
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	613b      	str	r3, [r7, #16]

    assert( pDestination != NULL );
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d106      	bne.n	800da92 <encodeString+0x2a>
 800da84:	4b15      	ldr	r3, [pc, #84]	; (800dadc <encodeString+0x74>)
 800da86:	4a16      	ldr	r2, [pc, #88]	; (800dae0 <encodeString+0x78>)
 800da88:	f44f 7105 	mov.w	r1, #532	; 0x214
 800da8c:	4815      	ldr	r0, [pc, #84]	; (800dae4 <encodeString+0x7c>)
 800da8e:	f005 f92d 	bl	8012cec <__assert_func>

    pBuffer = pDestination;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800da96:	88fb      	ldrh	r3, [r7, #6]
 800da98:	0a1b      	lsrs	r3, r3, #8
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	b2da      	uxtb	r2, r3
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800daa2:	697b      	ldr	r3, [r7, #20]
 800daa4:	3301      	adds	r3, #1
 800daa6:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800daa8:	88fb      	ldrh	r3, [r7, #6]
 800daaa:	b2da      	uxtb	r2, r3
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800dab0:	697b      	ldr	r3, [r7, #20]
 800dab2:	3301      	adds	r3, #1
 800dab4:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSourceBuffer != NULL )
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d005      	beq.n	800dac8 <encodeString+0x60>
    {
        ( void ) memcpy( pBuffer, pSourceBuffer, sourceLength );
 800dabc:	88fb      	ldrh	r3, [r7, #6]
 800dabe:	461a      	mov	r2, r3
 800dac0:	6939      	ldr	r1, [r7, #16]
 800dac2:	6978      	ldr	r0, [r7, #20]
 800dac4:	f006 fbbb 	bl	801423e <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800dac8:	88fb      	ldrh	r3, [r7, #6]
 800daca:	697a      	ldr	r2, [r7, #20]
 800dacc:	4413      	add	r3, r2
 800dace:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800dad0:	697b      	ldr	r3, [r7, #20]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3718      	adds	r7, #24
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
 800dada:	bf00      	nop
 800dadc:	080188ac 	.word	0x080188ac
 800dae0:	08019198 	.word	0x08019198
 800dae4:	080188c4 	.word	0x080188c4

0800dae8 <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b088      	sub	sp, #32
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800daf2:	2300      	movs	r3, #0
 800daf4:	61fb      	str	r3, [r7, #28]
 800daf6:	2301      	movs	r3, #1
 800daf8:	61bb      	str	r3, [r7, #24]
 800dafa:	2300      	movs	r3, #0
 800dafc:	617b      	str	r3, [r7, #20]
 800dafe:	2300      	movs	r3, #0
 800db00:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800db02:	2300      	movs	r3, #0
 800db04:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800db06:	2300      	movs	r3, #0
 800db08:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800db0a:	69bb      	ldr	r3, [r7, #24]
 800db0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800db10:	d903      	bls.n	800db1a <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800db12:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800db16:	61fb      	str	r3, [r7, #28]
 800db18:	e01c      	b.n	800db54 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800db1a:	f107 010b 	add.w	r1, r7, #11
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2201      	movs	r2, #1
 800db22:	6838      	ldr	r0, [r7, #0]
 800db24:	4798      	blx	r3
 800db26:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	2b01      	cmp	r3, #1
 800db2c:	d10f      	bne.n	800db4e <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800db2e:	7afb      	ldrb	r3, [r7, #11]
 800db30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db34:	69ba      	ldr	r2, [r7, #24]
 800db36:	fb02 f303 	mul.w	r3, r2, r3
 800db3a:	69fa      	ldr	r2, [r7, #28]
 800db3c:	4413      	add	r3, r2
 800db3e:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800db40:	69bb      	ldr	r3, [r7, #24]
 800db42:	01db      	lsls	r3, r3, #7
 800db44:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	3301      	adds	r3, #1
 800db4a:	617b      	str	r3, [r7, #20]
 800db4c:	e002      	b.n	800db54 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800db4e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800db52:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800db54:	69fb      	ldr	r3, [r7, #28]
 800db56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800db5a:	d004      	beq.n	800db66 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800db5c:	7afb      	ldrb	r3, [r7, #11]
 800db5e:	b25b      	sxtb	r3, r3
 800db60:	2b00      	cmp	r3, #0
 800db62:	dbd2      	blt.n	800db0a <getRemainingLength+0x22>
 800db64:	e000      	b.n	800db68 <getRemainingLength+0x80>
            break;
 800db66:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800db68:	69fb      	ldr	r3, [r7, #28]
 800db6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800db6e:	d00a      	beq.n	800db86 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800db70:	69f8      	ldr	r0, [r7, #28]
 800db72:	f7ff ff20 	bl	800d9b6 <remainingLengthEncodedSize>
 800db76:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800db78:	697a      	ldr	r2, [r7, #20]
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d002      	beq.n	800db86 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800db80:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800db84:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800db86:	69fb      	ldr	r3, [r7, #28]
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3720      	adds	r7, #32
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}

0800db90 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b08a      	sub	sp, #40	; 0x28
 800db94:	af00      	add	r7, sp, #0
 800db96:	60f8      	str	r0, [r7, #12]
 800db98:	60b9      	str	r1, [r7, #8]
 800db9a:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800db9c:	2300      	movs	r3, #0
 800db9e:	627b      	str	r3, [r7, #36]	; 0x24
    size_t multiplier = 1;
 800dba0:	2301      	movs	r3, #1
 800dba2:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800dba4:	2300      	movs	r3, #0
 800dba6:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800dbac:	2300      	movs	r3, #0
 800dbae:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800dbb4:	6a3b      	ldr	r3, [r7, #32]
 800dbb6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dbba:	d905      	bls.n	800dbc8 <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800dbbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dbc0:	627b      	str	r3, [r7, #36]	; 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800dbc2:	2305      	movs	r3, #5
 800dbc4:	76bb      	strb	r3, [r7, #26]
 800dbc6:	e01d      	b.n	800dc04 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	681a      	ldr	r2, [r3, #0]
 800dbcc:	69fb      	ldr	r3, [r7, #28]
 800dbce:	3301      	adds	r3, #1
 800dbd0:	429a      	cmp	r2, r3
 800dbd2:	d915      	bls.n	800dc00 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800dbd4:	69fb      	ldr	r3, [r7, #28]
 800dbd6:	3301      	adds	r3, #1
 800dbd8:	68fa      	ldr	r2, [r7, #12]
 800dbda:	4413      	add	r3, r2
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800dbe0:	7efb      	ldrb	r3, [r7, #27]
 800dbe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbe6:	6a3a      	ldr	r2, [r7, #32]
 800dbe8:	fb02 f303 	mul.w	r3, r2, r3
 800dbec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dbee:	4413      	add	r3, r2
 800dbf0:	627b      	str	r3, [r7, #36]	; 0x24
                multiplier *= 128U;
 800dbf2:	6a3b      	ldr	r3, [r7, #32]
 800dbf4:	01db      	lsls	r3, r3, #7
 800dbf6:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800dbf8:	69fb      	ldr	r3, [r7, #28]
 800dbfa:	3301      	adds	r3, #1
 800dbfc:	61fb      	str	r3, [r7, #28]
 800dbfe:	e001      	b.n	800dc04 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800dc00:	230b      	movs	r3, #11
 800dc02:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800dc04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dc0a:	d006      	beq.n	800dc1a <processRemainingLength+0x8a>
 800dc0c:	7ebb      	ldrb	r3, [r7, #26]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d103      	bne.n	800dc1a <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800dc12:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	dbcc      	blt.n	800dbb4 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800dc1a:	7ebb      	ldrb	r3, [r7, #26]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d111      	bne.n	800dc44 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800dc20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc22:	f7ff fec8 	bl	800d9b6 <remainingLengthEncodedSize>
 800dc26:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800dc28:	69fa      	ldr	r2, [r7, #28]
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d002      	beq.n	800dc36 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800dc30:	2305      	movs	r3, #5
 800dc32:	76bb      	strb	r3, [r7, #26]
 800dc34:	e006      	b.n	800dc44 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc3a:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	1c5a      	adds	r2, r3, #1
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800dc44:	7ebb      	ldrb	r3, [r7, #26]
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3728      	adds	r7, #40	; 0x28
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}

0800dc4e <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800dc4e:	b480      	push	{r7}
 800dc50:	b085      	sub	sp, #20
 800dc52:	af00      	add	r7, sp, #0
 800dc54:	4603      	mov	r3, r0
 800dc56:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800dc5c:	79fb      	ldrb	r3, [r7, #7]
 800dc5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dc62:	2bd0      	cmp	r3, #208	; 0xd0
 800dc64:	d01d      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc66:	2bd0      	cmp	r3, #208	; 0xd0
 800dc68:	d826      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc6a:	2bb0      	cmp	r3, #176	; 0xb0
 800dc6c:	d019      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc6e:	2bb0      	cmp	r3, #176	; 0xb0
 800dc70:	d822      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc72:	2b90      	cmp	r3, #144	; 0x90
 800dc74:	d015      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc76:	2b90      	cmp	r3, #144	; 0x90
 800dc78:	d81e      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc7a:	2b70      	cmp	r3, #112	; 0x70
 800dc7c:	d011      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc7e:	2b70      	cmp	r3, #112	; 0x70
 800dc80:	d81a      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc82:	2b60      	cmp	r3, #96	; 0x60
 800dc84:	d010      	beq.n	800dca8 <incomingPacketValid+0x5a>
 800dc86:	2b60      	cmp	r3, #96	; 0x60
 800dc88:	d816      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc8a:	2b50      	cmp	r3, #80	; 0x50
 800dc8c:	d009      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc8e:	2b50      	cmp	r3, #80	; 0x50
 800dc90:	d812      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc92:	2b40      	cmp	r3, #64	; 0x40
 800dc94:	d005      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc96:	2b40      	cmp	r3, #64	; 0x40
 800dc98:	d80e      	bhi.n	800dcb8 <incomingPacketValid+0x6a>
 800dc9a:	2b20      	cmp	r3, #32
 800dc9c:	d001      	beq.n	800dca2 <incomingPacketValid+0x54>
 800dc9e:	2b30      	cmp	r3, #48	; 0x30
 800dca0:	d10a      	bne.n	800dcb8 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800dca2:	2301      	movs	r3, #1
 800dca4:	73fb      	strb	r3, [r7, #15]
            break;
 800dca6:	e00a      	b.n	800dcbe <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800dca8:	79fb      	ldrb	r3, [r7, #7]
 800dcaa:	f003 0302 	and.w	r3, r3, #2
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d004      	beq.n	800dcbc <incomingPacketValid+0x6e>
            {
                status = true;
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800dcb6:	e001      	b.n	800dcbc <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800dcb8:	bf00      	nop
 800dcba:	e000      	b.n	800dcbe <incomingPacketValid+0x70>
            break;
 800dcbc:	bf00      	nop
    }

    return status;
 800dcbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3714      	adds	r7, #20
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr

0800dccc <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800dccc:	b480      	push	{r7}
 800dcce:	b087      	sub	sp, #28
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	60f8      	str	r0, [r7, #12]
 800dcd4:	460b      	mov	r3, r1
 800dcd6:	607a      	str	r2, [r7, #4]
 800dcd8:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800dcde:	7afb      	ldrb	r3, [r7, #11]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d106      	bne.n	800dcf2 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800dce4:	68fa      	ldr	r2, [r7, #12]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	429a      	cmp	r2, r3
 800dcea:	d209      	bcs.n	800dd00 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800dcec:	2305      	movs	r3, #5
 800dcee:	75fb      	strb	r3, [r7, #23]
 800dcf0:	e006      	b.n	800dd00 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	3302      	adds	r3, #2
 800dcf6:	68fa      	ldr	r2, [r7, #12]
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d201      	bcs.n	800dd00 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800dcfc:	2305      	movs	r3, #5
 800dcfe:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800dd00:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	371c      	adds	r7, #28
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
	...

0800dd10 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	4603      	mov	r3, r0
 800dd18:	6039      	str	r1, [r7, #0]
 800dd1a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d106      	bne.n	800dd34 <processPublishFlags+0x24>
 800dd26:	4b20      	ldr	r3, [pc, #128]	; (800dda8 <processPublishFlags+0x98>)
 800dd28:	4a20      	ldr	r2, [pc, #128]	; (800ddac <processPublishFlags+0x9c>)
 800dd2a:	f240 31ee 	movw	r1, #1006	; 0x3ee
 800dd2e:	4820      	ldr	r0, [pc, #128]	; (800ddb0 <processPublishFlags+0xa0>)
 800dd30:	f004 ffdc 	bl	8012cec <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800dd34:	79fb      	ldrb	r3, [r7, #7]
 800dd36:	f003 0304 	and.w	r3, r3, #4
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d00b      	beq.n	800dd56 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800dd3e:	79fb      	ldrb	r3, [r7, #7]
 800dd40:	f003 0302 	and.w	r3, r3, #2
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d002      	beq.n	800dd4e <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800dd48:	2305      	movs	r3, #5
 800dd4a:	73fb      	strb	r3, [r7, #15]
 800dd4c:	e00f      	b.n	800dd6e <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	2202      	movs	r2, #2
 800dd52:	701a      	strb	r2, [r3, #0]
 800dd54:	e00b      	b.n	800dd6e <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800dd56:	79fb      	ldrb	r3, [r7, #7]
 800dd58:	f003 0302 	and.w	r3, r3, #2
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d003      	beq.n	800dd68 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	2201      	movs	r2, #1
 800dd64:	701a      	strb	r2, [r3, #0]
 800dd66:	e002      	b.n	800dd6e <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800dd6e:	7bfb      	ldrb	r3, [r7, #15]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d113      	bne.n	800dd9c <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800dd74:	79fb      	ldrb	r3, [r7, #7]
 800dd76:	f003 0301 	and.w	r3, r3, #1
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	bf14      	ite	ne
 800dd7e:	2301      	movne	r3, #1
 800dd80:	2300      	moveq	r3, #0
 800dd82:	b2da      	uxtb	r2, r3
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800dd88:	79fb      	ldrb	r3, [r7, #7]
 800dd8a:	f003 0308 	and.w	r3, r3, #8
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	bf14      	ite	ne
 800dd92:	2301      	movne	r3, #1
 800dd94:	2300      	moveq	r3, #0
 800dd96:	b2da      	uxtb	r2, r3
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800dd9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3710      	adds	r7, #16
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	080188f8 	.word	0x080188f8
 800ddac:	080191a8 	.word	0x080191a8
 800ddb0:	080188c4 	.word	0x080188c4

0800ddb4 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800ddb4:	b5b0      	push	{r4, r5, r7, lr}
 800ddb6:	b088      	sub	sp, #32
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	4603      	mov	r3, r0
 800ddbc:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800ddbe:	4b0c      	ldr	r3, [pc, #48]	; (800ddf0 <logConnackResponse+0x3c>)
 800ddc0:	f107 0408 	add.w	r4, r7, #8
 800ddc4:	461d      	mov	r5, r3
 800ddc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddca:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ddce:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800ddd2:	79fb      	ldrb	r3, [r7, #7]
 800ddd4:	2b05      	cmp	r3, #5
 800ddd6:	d906      	bls.n	800dde6 <logConnackResponse+0x32>
 800ddd8:	4b06      	ldr	r3, [pc, #24]	; (800ddf4 <logConnackResponse+0x40>)
 800ddda:	4a07      	ldr	r2, [pc, #28]	; (800ddf8 <logConnackResponse+0x44>)
 800dddc:	f240 412e 	movw	r1, #1070	; 0x42e
 800dde0:	4806      	ldr	r0, [pc, #24]	; (800ddfc <logConnackResponse+0x48>)
 800dde2:	f004 ff83 	bl	8012cec <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800dde6:	bf00      	nop
 800dde8:	3720      	adds	r7, #32
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bdb0      	pop	{r4, r5, r7, pc}
 800ddee:	bf00      	nop
 800ddf0:	08018b4c 	.word	0x08018b4c
 800ddf4:	08018a44 	.word	0x08018a44
 800ddf8:	080191bc 	.word	0x080191bc
 800ddfc:	080188c4 	.word	0x080188c4

0800de00 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b084      	sub	sp, #16
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
 800de08:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800de0a:	2300      	movs	r3, #0
 800de0c:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800de0e:	2300      	movs	r3, #0
 800de10:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d106      	bne.n	800de26 <deserializeConnack+0x26>
 800de18:	4b2a      	ldr	r3, [pc, #168]	; (800dec4 <deserializeConnack+0xc4>)
 800de1a:	4a2b      	ldr	r2, [pc, #172]	; (800dec8 <deserializeConnack+0xc8>)
 800de1c:	f240 4144 	movw	r1, #1092	; 0x444
 800de20:	482a      	ldr	r0, [pc, #168]	; (800decc <deserializeConnack+0xcc>)
 800de22:	f004 ff63 	bl	8012cec <__assert_func>
    assert( pSessionPresent != NULL );
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d106      	bne.n	800de3a <deserializeConnack+0x3a>
 800de2c:	4b28      	ldr	r3, [pc, #160]	; (800ded0 <deserializeConnack+0xd0>)
 800de2e:	4a26      	ldr	r2, [pc, #152]	; (800dec8 <deserializeConnack+0xc8>)
 800de30:	f240 4145 	movw	r1, #1093	; 0x445
 800de34:	4825      	ldr	r0, [pc, #148]	; (800decc <deserializeConnack+0xcc>)
 800de36:	f004 ff59 	bl	8012cec <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	685b      	ldr	r3, [r3, #4]
 800de3e:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	2b02      	cmp	r3, #2
 800de46:	d002      	beq.n	800de4e <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800de48:	2305      	movs	r3, #5
 800de4a:	73fb      	strb	r3, [r7, #15]
 800de4c:	e01d      	b.n	800de8a <deserializeConnack+0x8a>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800de4e:	68bb      	ldr	r3, [r7, #8]
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	f043 0301 	orr.w	r3, r3, #1
 800de56:	b2db      	uxtb	r3, r3
 800de58:	2b01      	cmp	r3, #1
 800de5a:	d002      	beq.n	800de62 <deserializeConnack+0x62>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800de5c:	2305      	movs	r3, #5
 800de5e:	73fb      	strb	r3, [r7, #15]
 800de60:	e013      	b.n	800de8a <deserializeConnack+0x8a>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	f003 0301 	and.w	r3, r3, #1
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d00a      	beq.n	800de84 <deserializeConnack+0x84>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	2201      	movs	r2, #1
 800de72:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	3301      	adds	r3, #1
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d005      	beq.n	800de8a <deserializeConnack+0x8a>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800de7e:	2305      	movs	r3, #5
 800de80:	73fb      	strb	r3, [r7, #15]
 800de82:	e002      	b.n	800de8a <deserializeConnack+0x8a>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	2200      	movs	r2, #0
 800de88:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800de8a:	7bfb      	ldrb	r3, [r7, #15]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d114      	bne.n	800deba <deserializeConnack+0xba>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	3301      	adds	r3, #1
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	2b05      	cmp	r3, #5
 800de98:	d902      	bls.n	800dea0 <deserializeConnack+0xa0>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800de9a:	2305      	movs	r3, #5
 800de9c:	73fb      	strb	r3, [r7, #15]
 800de9e:	e00c      	b.n	800deba <deserializeConnack+0xba>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	3301      	adds	r3, #1
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7ff ff84 	bl	800ddb4 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	3301      	adds	r3, #1
 800deb0:	781b      	ldrb	r3, [r3, #0]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d001      	beq.n	800deba <deserializeConnack+0xba>
            {
                status = MQTTServerRefused;
 800deb6:	2306      	movs	r3, #6
 800deb8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800deba:	7bfb      	ldrb	r3, [r7, #15]
}
 800debc:	4618      	mov	r0, r3
 800debe:	3710      	adds	r7, #16
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}
 800dec4:	08018b64 	.word	0x08018b64
 800dec8:	080191d0 	.word	0x080191d0
 800decc:	080188c4 	.word	0x080188c4
 800ded0:	08018b78 	.word	0x08018b78

0800ded4 <calculateSubscriptionPacketSize>:
static MQTTStatus_t calculateSubscriptionPacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                                     size_t subscriptionCount,
                                                     size_t * pRemainingLength,
                                                     size_t * pPacketSize,
                                                     MQTTSubscriptionType_t subscriptionType )
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b088      	sub	sp, #32
 800ded8:	af00      	add	r7, sp, #0
 800deda:	60f8      	str	r0, [r7, #12]
 800dedc:	60b9      	str	r1, [r7, #8]
 800dede:	607a      	str	r2, [r7, #4]
 800dee0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800dee2:	2300      	movs	r3, #0
 800dee4:	77fb      	strb	r3, [r7, #31]
    size_t i = 0, packetSize = 0;
 800dee6:	2300      	movs	r3, #0
 800dee8:	61bb      	str	r3, [r7, #24]
 800deea:	2300      	movs	r3, #0
 800deec:	617b      	str	r3, [r7, #20]

    assert( pSubscriptionList != NULL );
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d106      	bne.n	800df02 <calculateSubscriptionPacketSize+0x2e>
 800def4:	4b3d      	ldr	r3, [pc, #244]	; (800dfec <calculateSubscriptionPacketSize+0x118>)
 800def6:	4a3e      	ldr	r2, [pc, #248]	; (800dff0 <calculateSubscriptionPacketSize+0x11c>)
 800def8:	f240 419a 	movw	r1, #1178	; 0x49a
 800defc:	483d      	ldr	r0, [pc, #244]	; (800dff4 <calculateSubscriptionPacketSize+0x120>)
 800defe:	f004 fef5 	bl	8012cec <__assert_func>
    assert( subscriptionCount != 0U );
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d106      	bne.n	800df16 <calculateSubscriptionPacketSize+0x42>
 800df08:	4b3b      	ldr	r3, [pc, #236]	; (800dff8 <calculateSubscriptionPacketSize+0x124>)
 800df0a:	4a39      	ldr	r2, [pc, #228]	; (800dff0 <calculateSubscriptionPacketSize+0x11c>)
 800df0c:	f240 419b 	movw	r1, #1179	; 0x49b
 800df10:	4838      	ldr	r0, [pc, #224]	; (800dff4 <calculateSubscriptionPacketSize+0x120>)
 800df12:	f004 feeb 	bl	8012cec <__assert_func>
    assert( pRemainingLength != NULL );
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d106      	bne.n	800df2a <calculateSubscriptionPacketSize+0x56>
 800df1c:	4b37      	ldr	r3, [pc, #220]	; (800dffc <calculateSubscriptionPacketSize+0x128>)
 800df1e:	4a34      	ldr	r2, [pc, #208]	; (800dff0 <calculateSubscriptionPacketSize+0x11c>)
 800df20:	f240 419c 	movw	r1, #1180	; 0x49c
 800df24:	4833      	ldr	r0, [pc, #204]	; (800dff4 <calculateSubscriptionPacketSize+0x120>)
 800df26:	f004 fee1 	bl	8012cec <__assert_func>
    assert( pPacketSize != NULL );
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d106      	bne.n	800df3e <calculateSubscriptionPacketSize+0x6a>
 800df30:	4b33      	ldr	r3, [pc, #204]	; (800e000 <calculateSubscriptionPacketSize+0x12c>)
 800df32:	4a2f      	ldr	r2, [pc, #188]	; (800dff0 <calculateSubscriptionPacketSize+0x11c>)
 800df34:	f240 419d 	movw	r1, #1181	; 0x49d
 800df38:	482e      	ldr	r0, [pc, #184]	; (800dff4 <calculateSubscriptionPacketSize+0x120>)
 800df3a:	f004 fed7 	bl	8012cec <__assert_func>

    /* The variable header of a subscription packet consists of a 2-byte packet
     * identifier. */
    packetSize += sizeof( uint16_t );
 800df3e:	697b      	ldr	r3, [r7, #20]
 800df40:	3302      	adds	r3, #2
 800df42:	617b      	str	r3, [r7, #20]

    /* Sum the lengths of all subscription topic filters; add 1 byte for each
     * subscription's QoS if type is MQTT_SUBSCRIBE. */
    for( i = 0; i < subscriptionCount; i++ )
 800df44:	2300      	movs	r3, #0
 800df46:	61bb      	str	r3, [r7, #24]
 800df48:	e02f      	b.n	800dfaa <calculateSubscriptionPacketSize+0xd6>
    {
        /* Add the length of the topic filter. MQTT strings are prepended
         * with 2 byte string length field. Hence 2 bytes are added to size. */
        packetSize += pSubscriptionList[ i ].topicFilterLength + sizeof( uint16_t );
 800df4a:	69ba      	ldr	r2, [r7, #24]
 800df4c:	4613      	mov	r3, r2
 800df4e:	005b      	lsls	r3, r3, #1
 800df50:	4413      	add	r3, r2
 800df52:	009b      	lsls	r3, r3, #2
 800df54:	461a      	mov	r2, r3
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	4413      	add	r3, r2
 800df5a:	891b      	ldrh	r3, [r3, #8]
 800df5c:	461a      	mov	r2, r3
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	4413      	add	r3, r2
 800df62:	3302      	adds	r3, #2
 800df64:	617b      	str	r3, [r7, #20]

        /* Only SUBSCRIBE packets include the QoS. */
        if( subscriptionType == MQTT_SUBSCRIBE )
 800df66:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d102      	bne.n	800df74 <calculateSubscriptionPacketSize+0xa0>
        {
            packetSize += 1U;
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	3301      	adds	r3, #1
 800df72:	617b      	str	r3, [r7, #20]
        }

        /* Validate each topic filter. */
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800df74:	69ba      	ldr	r2, [r7, #24]
 800df76:	4613      	mov	r3, r2
 800df78:	005b      	lsls	r3, r3, #1
 800df7a:	4413      	add	r3, r2
 800df7c:	009b      	lsls	r3, r3, #2
 800df7e:	461a      	mov	r2, r3
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	4413      	add	r3, r2
 800df84:	891b      	ldrh	r3, [r3, #8]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d00a      	beq.n	800dfa0 <calculateSubscriptionPacketSize+0xcc>
            ( pSubscriptionList[ i ].pTopicFilter == NULL ) )
 800df8a:	69ba      	ldr	r2, [r7, #24]
 800df8c:	4613      	mov	r3, r2
 800df8e:	005b      	lsls	r3, r3, #1
 800df90:	4413      	add	r3, r2
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	461a      	mov	r2, r3
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	4413      	add	r3, r2
 800df9a:	685b      	ldr	r3, [r3, #4]
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d101      	bne.n	800dfa4 <calculateSubscriptionPacketSize+0xd0>
        {
            status = MQTTBadParameter;
 800dfa0:	2301      	movs	r3, #1
 800dfa2:	77fb      	strb	r3, [r7, #31]
    for( i = 0; i < subscriptionCount; i++ )
 800dfa4:	69bb      	ldr	r3, [r7, #24]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	61bb      	str	r3, [r7, #24]
 800dfaa:	69ba      	ldr	r2, [r7, #24]
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	429a      	cmp	r2, r3
 800dfb0:	d3cb      	bcc.n	800df4a <calculateSubscriptionPacketSize+0x76>
    }

    /* At this point, the "Remaining length" has been calculated. Return error
     * if the "Remaining length" exceeds what is allowed by MQTT 3.1.1. Otherwise,
     * set the output parameter.*/
    if( packetSize > MQTT_MAX_REMAINING_LENGTH )
 800dfb2:	697b      	ldr	r3, [r7, #20]
 800dfb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dfb8:	d301      	bcc.n	800dfbe <calculateSubscriptionPacketSize+0xea>
    {
        LogError( ( "Subscription packet length of %lu exceeds"
                    "the MQTT 3.1.1 maximum packet length of %lu.",
                    ( unsigned long ) packetSize,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = MQTTBadParameter;
 800dfba:	2301      	movs	r3, #1
 800dfbc:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800dfbe:	7ffb      	ldrb	r3, [r7, #31]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d10d      	bne.n	800dfe0 <calculateSubscriptionPacketSize+0x10c>
    {
        *pRemainingLength = packetSize;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	697a      	ldr	r2, [r7, #20]
 800dfc8:	601a      	str	r2, [r3, #0]

        /* Calculate the full size of the subscription packet by adding
         * number of bytes required to encode the "Remaining length" field
         * plus 1 byte for the "Packet type" field. */
        packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800dfca:	6978      	ldr	r0, [r7, #20]
 800dfcc:	f7ff fcf3 	bl	800d9b6 <remainingLengthEncodedSize>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	3301      	adds	r3, #1
 800dfd4:	697a      	ldr	r2, [r7, #20]
 800dfd6:	4413      	add	r3, r2
 800dfd8:	617b      	str	r3, [r7, #20]

        /*Set the pPacketSize output parameter. */
        *pPacketSize = packetSize;
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	697a      	ldr	r2, [r7, #20]
 800dfde:	601a      	str	r2, [r3, #0]

    LogDebug( ( "Subscription packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );

    return status;
 800dfe0:	7ffb      	ldrb	r3, [r7, #31]
}
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	3720      	adds	r7, #32
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}
 800dfea:	bf00      	nop
 800dfec:	08018b90 	.word	0x08018b90
 800dff0:	080191e4 	.word	0x080191e4
 800dff4:	080188c4 	.word	0x080188c4
 800dff8:	08018bac 	.word	0x08018bac
 800dffc:	08018910 	.word	0x08018910
 800e000:	0801892c 	.word	0x0801892c

0800e004 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b086      	sub	sp, #24
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e00e:	2300      	movs	r3, #0
 800e010:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800e012:	2300      	movs	r3, #0
 800e014:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800e016:	2300      	movs	r3, #0
 800e018:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d106      	bne.n	800e02e <readSubackStatus+0x2a>
 800e020:	4b17      	ldr	r3, [pc, #92]	; (800e080 <readSubackStatus+0x7c>)
 800e022:	4a18      	ldr	r2, [pc, #96]	; (800e084 <readSubackStatus+0x80>)
 800e024:	f240 41e6 	movw	r1, #1254	; 0x4e6
 800e028:	4817      	ldr	r0, [pc, #92]	; (800e088 <readSubackStatus+0x84>)
 800e02a:	f004 fe5f 	bl	8012cec <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800e02e:	2300      	movs	r3, #0
 800e030:	613b      	str	r3, [r7, #16]
 800e032:	e019      	b.n	800e068 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800e034:	683a      	ldr	r2, [r7, #0]
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	4413      	add	r3, r2
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800e03e:	7bfb      	ldrb	r3, [r7, #15]
 800e040:	2b02      	cmp	r3, #2
 800e042:	dc02      	bgt.n	800e04a <readSubackStatus+0x46>
 800e044:	2b00      	cmp	r3, #0
 800e046:	da08      	bge.n	800e05a <readSubackStatus+0x56>
 800e048:	e004      	b.n	800e054 <readSubackStatus+0x50>
 800e04a:	2b80      	cmp	r3, #128	; 0x80
 800e04c:	d102      	bne.n	800e054 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800e04e:	2306      	movs	r3, #6
 800e050:	75fb      	strb	r3, [r7, #23]

                break;
 800e052:	e003      	b.n	800e05c <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800e054:	2305      	movs	r3, #5
 800e056:	75fb      	strb	r3, [r7, #23]

                break;
 800e058:	e000      	b.n	800e05c <readSubackStatus+0x58>
                break;
 800e05a:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800e05c:	7dfb      	ldrb	r3, [r7, #23]
 800e05e:	2b05      	cmp	r3, #5
 800e060:	d007      	beq.n	800e072 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800e062:	693b      	ldr	r3, [r7, #16]
 800e064:	3301      	adds	r3, #1
 800e066:	613b      	str	r3, [r7, #16]
 800e068:	693a      	ldr	r2, [r7, #16]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	429a      	cmp	r2, r3
 800e06e:	d3e1      	bcc.n	800e034 <readSubackStatus+0x30>
 800e070:	e000      	b.n	800e074 <readSubackStatus+0x70>
        {
            break;
 800e072:	bf00      	nop
        }
    }

    return status;
 800e074:	7dfb      	ldrb	r3, [r7, #23]
}
 800e076:	4618      	mov	r0, r3
 800e078:	3718      	adds	r7, #24
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
 800e07e:	bf00      	nop
 800e080:	08018bc4 	.word	0x08018bc4
 800e084:	08019204 	.word	0x08019204
 800e088:	080188c4 	.word	0x080188c4

0800e08c <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b086      	sub	sp, #24
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e096:	2300      	movs	r3, #0
 800e098:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800e09a:	2300      	movs	r3, #0
 800e09c:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d106      	bne.n	800e0b2 <deserializeSuback+0x26>
 800e0a4:	4b1f      	ldr	r3, [pc, #124]	; (800e124 <deserializeSuback+0x98>)
 800e0a6:	4a20      	ldr	r2, [pc, #128]	; (800e128 <deserializeSuback+0x9c>)
 800e0a8:	f240 511f 	movw	r1, #1311	; 0x51f
 800e0ac:	481f      	ldr	r0, [pc, #124]	; (800e12c <deserializeSuback+0xa0>)
 800e0ae:	f004 fe1d 	bl	8012cec <__assert_func>
    assert( pPacketIdentifier != NULL );
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d106      	bne.n	800e0c6 <deserializeSuback+0x3a>
 800e0b8:	4b1d      	ldr	r3, [pc, #116]	; (800e130 <deserializeSuback+0xa4>)
 800e0ba:	4a1b      	ldr	r2, [pc, #108]	; (800e128 <deserializeSuback+0x9c>)
 800e0bc:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800e0c0:	481a      	ldr	r0, [pc, #104]	; (800e12c <deserializeSuback+0xa0>)
 800e0c2:	f004 fe13 	bl	8012cec <__assert_func>

    remainingLength = pSuback->remainingLength;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	689b      	ldr	r3, [r3, #8]
 800e0ca:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	2b02      	cmp	r3, #2
 800e0d6:	d802      	bhi.n	800e0de <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800e0d8:	2305      	movs	r3, #5
 800e0da:	75fb      	strb	r3, [r7, #23]
 800e0dc:	e01d      	b.n	800e11a <deserializeSuback+0x8e>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	781b      	ldrb	r3, [r3, #0]
 800e0e2:	021b      	lsls	r3, r3, #8
 800e0e4:	b21a      	sxth	r2, r3
 800e0e6:	693b      	ldr	r3, [r7, #16]
 800e0e8:	3301      	adds	r3, #1
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	b21b      	sxth	r3, r3
 800e0ee:	4313      	orrs	r3, r2
 800e0f0:	b21b      	sxth	r3, r3
 800e0f2:	b29a      	uxth	r2, r3
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	881b      	ldrh	r3, [r3, #0]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d102      	bne.n	800e106 <deserializeSuback+0x7a>
        {
            status = MQTTBadResponse;
 800e100:	2305      	movs	r3, #5
 800e102:	75fb      	strb	r3, [r7, #23]
 800e104:	e009      	b.n	800e11a <deserializeSuback+0x8e>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	1e9a      	subs	r2, r3, #2
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	3302      	adds	r3, #2
 800e10e:	4619      	mov	r1, r3
 800e110:	4610      	mov	r0, r2
 800e112:	f7ff ff77 	bl	800e004 <readSubackStatus>
 800e116:	4603      	mov	r3, r0
 800e118:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800e11a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3718      	adds	r7, #24
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}
 800e124:	08018bdc 	.word	0x08018bdc
 800e128:	08019218 	.word	0x08019218
 800e12c:	080188c4 	.word	0x080188c4
 800e130:	08018bec 	.word	0x08018bec

0800e134 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b088      	sub	sp, #32
 800e138:	af00      	add	r7, sp, #0
 800e13a:	60f8      	str	r0, [r7, #12]
 800e13c:	60b9      	str	r1, [r7, #8]
 800e13e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e140:	2300      	movs	r3, #0
 800e142:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800e144:	2300      	movs	r3, #0
 800e146:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d106      	bne.n	800e15c <deserializePublish+0x28>
 800e14e:	4b53      	ldr	r3, [pc, #332]	; (800e29c <deserializePublish+0x168>)
 800e150:	4a53      	ldr	r2, [pc, #332]	; (800e2a0 <deserializePublish+0x16c>)
 800e152:	f240 5184 	movw	r1, #1412	; 0x584
 800e156:	4853      	ldr	r0, [pc, #332]	; (800e2a4 <deserializePublish+0x170>)
 800e158:	f004 fdc8 	bl	8012cec <__assert_func>
    assert( pPacketId != NULL );
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d106      	bne.n	800e170 <deserializePublish+0x3c>
 800e162:	4b51      	ldr	r3, [pc, #324]	; (800e2a8 <deserializePublish+0x174>)
 800e164:	4a4e      	ldr	r2, [pc, #312]	; (800e2a0 <deserializePublish+0x16c>)
 800e166:	f240 5185 	movw	r1, #1413	; 0x585
 800e16a:	484e      	ldr	r0, [pc, #312]	; (800e2a4 <deserializePublish+0x170>)
 800e16c:	f004 fdbe 	bl	8012cec <__assert_func>
    assert( pPublishInfo != NULL );
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d106      	bne.n	800e184 <deserializePublish+0x50>
 800e176:	4b4d      	ldr	r3, [pc, #308]	; (800e2ac <deserializePublish+0x178>)
 800e178:	4a49      	ldr	r2, [pc, #292]	; (800e2a0 <deserializePublish+0x16c>)
 800e17a:	f240 5186 	movw	r1, #1414	; 0x586
 800e17e:	4849      	ldr	r0, [pc, #292]	; (800e2a4 <deserializePublish+0x170>)
 800e180:	f004 fdb4 	bl	8012cec <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	685b      	ldr	r3, [r3, #4]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d106      	bne.n	800e19a <deserializePublish+0x66>
 800e18c:	4b48      	ldr	r3, [pc, #288]	; (800e2b0 <deserializePublish+0x17c>)
 800e18e:	4a44      	ldr	r2, [pc, #272]	; (800e2a0 <deserializePublish+0x16c>)
 800e190:	f240 5187 	movw	r1, #1415	; 0x587
 800e194:	4843      	ldr	r0, [pc, #268]	; (800e2a4 <deserializePublish+0x170>)
 800e196:	f004 fda9 	bl	8012cec <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	685b      	ldr	r3, [r3, #4]
 800e19e:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	781b      	ldrb	r3, [r3, #0]
 800e1a4:	f003 030f 	and.w	r3, r3, #15
 800e1a8:	b2db      	uxtb	r3, r3
 800e1aa:	6879      	ldr	r1, [r7, #4]
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f7ff fdaf 	bl	800dd10 <processPublishFlags>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800e1b6:	7ffb      	ldrb	r3, [r7, #31]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d109      	bne.n	800e1d0 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	6898      	ldr	r0, [r3, #8]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	781b      	ldrb	r3, [r3, #0]
 800e1c4:	2203      	movs	r2, #3
 800e1c6:	4619      	mov	r1, r3
 800e1c8:	f7ff fd80 	bl	800dccc <checkPublishRemainingLength>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800e1d0:	7ffb      	ldrb	r3, [r7, #31]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d118      	bne.n	800e208 <deserializePublish+0xd4>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	021b      	lsls	r3, r3, #8
 800e1dc:	b21a      	sxth	r2, r3
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	781b      	ldrb	r3, [r3, #0]
 800e1e4:	b21b      	sxth	r3, r3
 800e1e6:	4313      	orrs	r3, r2
 800e1e8:	b21b      	sxth	r3, r3
 800e1ea:	b29a      	uxth	r2, r3
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6898      	ldr	r0, [r3, #8]
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800e1fc:	3302      	adds	r3, #2
 800e1fe:	461a      	mov	r2, r3
 800e200:	f7ff fd64 	bl	800dccc <checkPublishRemainingLength>
 800e204:	4603      	mov	r3, r0
 800e206:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800e208:	7ffb      	ldrb	r3, [r7, #31]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d123      	bne.n	800e256 <deserializePublish+0x122>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	1c9a      	adds	r2, r3, #2
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	685b      	ldr	r3, [r3, #4]
 800e21a:	687a      	ldr	r2, [r7, #4]
 800e21c:	8912      	ldrh	r2, [r2, #8]
 800e21e:	4413      	add	r3, r2
 800e220:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d015      	beq.n	800e256 <deserializePublish+0x122>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800e22a:	69bb      	ldr	r3, [r7, #24]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	021b      	lsls	r3, r3, #8
 800e230:	b21a      	sxth	r2, r3
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	3301      	adds	r3, #1
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	b21b      	sxth	r3, r3
 800e23a:	4313      	orrs	r3, r2
 800e23c:	b21b      	sxth	r3, r3
 800e23e:	b29a      	uxth	r2, r3
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800e244:	69bb      	ldr	r3, [r7, #24]
 800e246:	3302      	adds	r3, #2
 800e248:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	881b      	ldrh	r3, [r3, #0]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d101      	bne.n	800e256 <deserializePublish+0x122>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800e252:	2305      	movs	r3, #5
 800e254:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800e256:	7ffb      	ldrb	r3, [r7, #31]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d119      	bne.n	800e290 <deserializePublish+0x15c>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	689b      	ldr	r3, [r3, #8]
 800e260:	687a      	ldr	r2, [r7, #4]
 800e262:	8912      	ldrh	r2, [r2, #8]
 800e264:	1a9b      	subs	r3, r3, r2
 800e266:	1e9a      	subs	r2, r3, #2
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	781b      	ldrb	r3, [r3, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d004      	beq.n	800e27e <deserializePublish+0x14a>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	691b      	ldr	r3, [r3, #16]
 800e278:	1e9a      	subs	r2, r3, #2
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	691b      	ldr	r3, [r3, #16]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d001      	beq.n	800e28a <deserializePublish+0x156>
 800e286:	69bb      	ldr	r3, [r7, #24]
 800e288:	e000      	b.n	800e28c <deserializePublish+0x158>
 800e28a:	2300      	movs	r3, #0
 800e28c:	687a      	ldr	r2, [r7, #4]
 800e28e:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800e290:	7ffb      	ldrb	r3, [r7, #31]
}
 800e292:	4618      	mov	r0, r3
 800e294:	3720      	adds	r7, #32
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
 800e29a:	bf00      	nop
 800e29c:	08018c08 	.word	0x08018c08
 800e2a0:	0801922c 	.word	0x0801922c
 800e2a4:	080188c4 	.word	0x080188c4
 800e2a8:	08018c20 	.word	0x08018c20
 800e2ac:	080188f8 	.word	0x080188f8
 800e2b0:	08018c34 	.word	0x08018c34

0800e2b4 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b084      	sub	sp, #16
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d106      	bne.n	800e2d6 <deserializeSimpleAck+0x22>
 800e2c8:	4b18      	ldr	r3, [pc, #96]	; (800e32c <deserializeSimpleAck+0x78>)
 800e2ca:	4a19      	ldr	r2, [pc, #100]	; (800e330 <deserializeSimpleAck+0x7c>)
 800e2cc:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 800e2d0:	4818      	ldr	r0, [pc, #96]	; (800e334 <deserializeSimpleAck+0x80>)
 800e2d2:	f004 fd0b 	bl	8012cec <__assert_func>
    assert( pPacketIdentifier != NULL );
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d106      	bne.n	800e2ea <deserializeSimpleAck+0x36>
 800e2dc:	4b16      	ldr	r3, [pc, #88]	; (800e338 <deserializeSimpleAck+0x84>)
 800e2de:	4a14      	ldr	r2, [pc, #80]	; (800e330 <deserializeSimpleAck+0x7c>)
 800e2e0:	f240 51e1 	movw	r1, #1505	; 0x5e1
 800e2e4:	4813      	ldr	r0, [pc, #76]	; (800e334 <deserializeSimpleAck+0x80>)
 800e2e6:	f004 fd01 	bl	8012cec <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	689b      	ldr	r3, [r3, #8]
 800e2ee:	2b02      	cmp	r3, #2
 800e2f0:	d002      	beq.n	800e2f8 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800e2f2:	2305      	movs	r3, #5
 800e2f4:	73fb      	strb	r3, [r7, #15]
 800e2f6:	e014      	b.n	800e322 <deserializeSimpleAck+0x6e>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	021b      	lsls	r3, r3, #8
 800e300:	b21a      	sxth	r2, r3
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	685b      	ldr	r3, [r3, #4]
 800e306:	3301      	adds	r3, #1
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	b21b      	sxth	r3, r3
 800e30c:	4313      	orrs	r3, r2
 800e30e:	b21b      	sxth	r3, r3
 800e310:	b29a      	uxth	r2, r3
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	881b      	ldrh	r3, [r3, #0]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d101      	bne.n	800e322 <deserializeSimpleAck+0x6e>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800e31e:	2305      	movs	r3, #5
 800e320:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800e322:	7bfb      	ldrb	r3, [r7, #15]
}
 800e324:	4618      	mov	r0, r3
 800e326:	3710      	adds	r7, #16
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}
 800e32c:	08018c5c 	.word	0x08018c5c
 800e330:	08019240 	.word	0x08019240
 800e334:	080188c4 	.word	0x080188c4
 800e338:	08018bec 	.word	0x08018bec

0800e33c <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b084      	sub	sp, #16
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e344:	2300      	movs	r3, #0
 800e346:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d106      	bne.n	800e35c <deserializePingresp+0x20>
 800e34e:	4b09      	ldr	r3, [pc, #36]	; (800e374 <deserializePingresp+0x38>)
 800e350:	4a09      	ldr	r2, [pc, #36]	; (800e378 <deserializePingresp+0x3c>)
 800e352:	f240 6104 	movw	r1, #1540	; 0x604
 800e356:	4809      	ldr	r0, [pc, #36]	; (800e37c <deserializePingresp+0x40>)
 800e358:	f004 fcc8 	bl	8012cec <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	689b      	ldr	r3, [r3, #8]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d001      	beq.n	800e368 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800e364:	2305      	movs	r3, #5
 800e366:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800e368:	7bfb      	ldrb	r3, [r7, #15]
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3710      	adds	r7, #16
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}
 800e372:	bf00      	nop
 800e374:	08018c6c 	.word	0x08018c6c
 800e378:	08019258 	.word	0x08019258
 800e37c:	080188c4 	.word	0x080188c4

0800e380 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b086      	sub	sp, #24
 800e384:	af00      	add	r7, sp, #0
 800e386:	60f8      	str	r0, [r7, #12]
 800e388:	60b9      	str	r1, [r7, #8]
 800e38a:	607a      	str	r2, [r7, #4]
 800e38c:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800e392:	2300      	movs	r3, #0
 800e394:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800e396:	693b      	ldr	r3, [r7, #16]
 800e398:	2210      	movs	r2, #16
 800e39a:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800e39c:	693b      	ldr	r3, [r7, #16]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800e3a2:	6839      	ldr	r1, [r7, #0]
 800e3a4:	6938      	ldr	r0, [r7, #16]
 800e3a6:	f7ff fb27 	bl	800d9f8 <encodeRemainingLength>
 800e3aa:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800e3ac:	2204      	movs	r2, #4
 800e3ae:	492f      	ldr	r1, [pc, #188]	; (800e46c <MQTT_SerializeConnectFixedHeader+0xec>)
 800e3b0:	6938      	ldr	r0, [r7, #16]
 800e3b2:	f7ff fb59 	bl	800da68 <encodeString>
 800e3b6:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800e3b8:	693b      	ldr	r3, [r7, #16]
 800e3ba:	2204      	movs	r2, #4
 800e3bc:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	3301      	adds	r3, #1
 800e3c2:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d003      	beq.n	800e3d4 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800e3cc:	7dfb      	ldrb	r3, [r7, #23]
 800e3ce:	f043 0302 	orr.w	r3, r3, #2
 800e3d2:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	68db      	ldr	r3, [r3, #12]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d003      	beq.n	800e3e4 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800e3dc:	7dfb      	ldrb	r3, [r7, #23]
 800e3de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e3e2:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	695b      	ldr	r3, [r3, #20]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d003      	beq.n	800e3f4 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800e3ec:	7dfb      	ldrb	r3, [r7, #23]
 800e3ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3f2:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d01c      	beq.n	800e434 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800e3fa:	7dfb      	ldrb	r3, [r7, #23]
 800e3fc:	f043 0304 	orr.w	r3, r3, #4
 800e400:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	2b01      	cmp	r3, #1
 800e408:	d104      	bne.n	800e414 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800e40a:	7dfb      	ldrb	r3, [r7, #23]
 800e40c:	f043 0308 	orr.w	r3, r3, #8
 800e410:	75fb      	strb	r3, [r7, #23]
 800e412:	e007      	b.n	800e424 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	2b02      	cmp	r3, #2
 800e41a:	d103      	bne.n	800e424 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800e41c:	7dfb      	ldrb	r3, [r7, #23]
 800e41e:	f043 0310 	orr.w	r3, r3, #16
 800e422:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	785b      	ldrb	r3, [r3, #1]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d003      	beq.n	800e434 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800e42c:	7dfb      	ldrb	r3, [r7, #23]
 800e42e:	f043 0320 	orr.w	r3, r3, #32
 800e432:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	7dfa      	ldrb	r2, [r7, #23]
 800e438:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800e43a:	693b      	ldr	r3, [r7, #16]
 800e43c:	3301      	adds	r3, #1
 800e43e:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800e440:	68bb      	ldr	r3, [r7, #8]
 800e442:	885b      	ldrh	r3, [r3, #2]
 800e444:	0a1b      	lsrs	r3, r3, #8
 800e446:	b29b      	uxth	r3, r3
 800e448:	b2da      	uxtb	r2, r3
 800e44a:	693b      	ldr	r3, [r7, #16]
 800e44c:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800e44e:	68bb      	ldr	r3, [r7, #8]
 800e450:	885a      	ldrh	r2, [r3, #2]
 800e452:	693b      	ldr	r3, [r7, #16]
 800e454:	3301      	adds	r3, #1
 800e456:	b2d2      	uxtb	r2, r2
 800e458:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800e45a:	693b      	ldr	r3, [r7, #16]
 800e45c:	3302      	adds	r3, #2
 800e45e:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800e460:	693b      	ldr	r3, [r7, #16]
}
 800e462:	4618      	mov	r0, r3
 800e464:	3718      	adds	r7, #24
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}
 800e46a:	bf00      	nop
 800e46c:	08018c80 	.word	0x08018c80

0800e470 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b088      	sub	sp, #32
 800e474:	af00      	add	r7, sp, #0
 800e476:	60f8      	str	r0, [r7, #12]
 800e478:	60b9      	str	r1, [r7, #8]
 800e47a:	607a      	str	r2, [r7, #4]
 800e47c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e47e:	2300      	movs	r3, #0
 800e480:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800e482:	230a      	movs	r3, #10
 800e484:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d005      	beq.n	800e498 <MQTT_GetConnectPacketSize+0x28>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d002      	beq.n	800e498 <MQTT_GetConnectPacketSize+0x28>
 800e492:	683b      	ldr	r3, [r7, #0]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d102      	bne.n	800e49e <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800e498:	2301      	movs	r3, #1
 800e49a:	77fb      	strb	r3, [r7, #31]
 800e49c:	e04f      	b.n	800e53e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) || ( pConnectInfo->pClientIdentifier == NULL ) )
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	891b      	ldrh	r3, [r3, #8]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d003      	beq.n	800e4ae <MQTT_GetConnectPacketSize+0x3e>
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d102      	bne.n	800e4b4 <MQTT_GetConnectPacketSize+0x44>
    {
        LogError( ( "Mqtt_GetConnectPacketSize() client identifier must be set." ) );
        status = MQTTBadParameter;
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	77fb      	strb	r3, [r7, #31]
 800e4b2:	e044      	b.n	800e53e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d007      	beq.n	800e4ca <MQTT_GetConnectPacketSize+0x5a>
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	691b      	ldr	r3, [r3, #16]
 800e4be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e4c2:	d302      	bcc.n	800e4ca <MQTT_GetConnectPacketSize+0x5a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800e4c4:	2301      	movs	r3, #1
 800e4c6:	77fb      	strb	r3, [r7, #31]
 800e4c8:	e039      	b.n	800e53e <MQTT_GetConnectPacketSize+0xce>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	891b      	ldrh	r3, [r3, #8]
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	69bb      	ldr	r3, [r7, #24]
 800e4d2:	4413      	add	r3, r2
 800e4d4:	3302      	adds	r3, #2
 800e4d6:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d009      	beq.n	800e4f2 <MQTT_GetConnectPacketSize+0x82>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	891b      	ldrh	r3, [r3, #8]
 800e4e2:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800e4e8:	441a      	add	r2, r3
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	4413      	add	r3, r2
 800e4ee:	3304      	adds	r3, #4
 800e4f0:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	68db      	ldr	r3, [r3, #12]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d006      	beq.n	800e508 <MQTT_GetConnectPacketSize+0x98>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	8a1b      	ldrh	r3, [r3, #16]
 800e4fe:	461a      	mov	r2, r3
 800e500:	69bb      	ldr	r3, [r7, #24]
 800e502:	4413      	add	r3, r2
 800e504:	3302      	adds	r3, #2
 800e506:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	695b      	ldr	r3, [r3, #20]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d006      	beq.n	800e51e <MQTT_GetConnectPacketSize+0xae>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	8b1b      	ldrh	r3, [r3, #24]
 800e514:	461a      	mov	r2, r3
 800e516:	69bb      	ldr	r3, [r7, #24]
 800e518:	4413      	add	r3, r2
 800e51a:	3302      	adds	r3, #2
 800e51c:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800e51e:	69bb      	ldr	r3, [r7, #24]
 800e520:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800e522:	69b8      	ldr	r0, [r7, #24]
 800e524:	f7ff fa47 	bl	800d9b6 <remainingLengthEncodedSize>
 800e528:	4603      	mov	r3, r0
 800e52a:	3301      	adds	r3, #1
 800e52c:	69ba      	ldr	r2, [r7, #24]
 800e52e:	4413      	add	r3, r2
 800e530:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	697a      	ldr	r2, [r7, #20]
 800e536:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	69ba      	ldr	r2, [r7, #24]
 800e53c:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800e53e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e540:	4618      	mov	r0, r3
 800e542:	3720      	adds	r7, #32
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}

0800e548 <MQTT_GetSubscribePacketSize>:

MQTTStatus_t MQTT_GetSubscribePacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                          size_t subscriptionCount,
                                          size_t * pRemainingLength,
                                          size_t * pPacketSize )
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b088      	sub	sp, #32
 800e54c:	af02      	add	r7, sp, #8
 800e54e:	60f8      	str	r0, [r7, #12]
 800e550:	60b9      	str	r1, [r7, #8]
 800e552:	607a      	str	r2, [r7, #4]
 800e554:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e556:	2300      	movs	r3, #0
 800e558:	75fb      	strb	r3, [r7, #23]

    /* Validate parameters. */
    if( ( pSubscriptionList == NULL ) || ( pRemainingLength == NULL ) ||
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d005      	beq.n	800e56c <MQTT_GetSubscribePacketSize+0x24>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d002      	beq.n	800e56c <MQTT_GetSubscribePacketSize+0x24>
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d102      	bne.n	800e572 <MQTT_GetSubscribePacketSize+0x2a>
        LogError( ( "Argument cannot be NULL: pSubscriptionList=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pSubscriptionList,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800e56c:	2301      	movs	r3, #1
 800e56e:	75fb      	strb	r3, [r7, #23]
 800e570:	e00f      	b.n	800e592 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else if( subscriptionCount == 0U )
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d102      	bne.n	800e57e <MQTT_GetSubscribePacketSize+0x36>
    {
        LogError( ( "subscriptionCount is 0." ) );
        status = MQTTBadParameter;
 800e578:	2301      	movs	r3, #1
 800e57a:	75fb      	strb	r3, [r7, #23]
 800e57c:	e009      	b.n	800e592 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else
    {
        /* Calculate the MQTT SUBSCRIBE packet size. */
        status = calculateSubscriptionPacketSize( pSubscriptionList,
 800e57e:	2300      	movs	r3, #0
 800e580:	9300      	str	r3, [sp, #0]
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	687a      	ldr	r2, [r7, #4]
 800e586:	68b9      	ldr	r1, [r7, #8]
 800e588:	68f8      	ldr	r0, [r7, #12]
 800e58a:	f7ff fca3 	bl	800ded4 <calculateSubscriptionPacketSize>
 800e58e:	4603      	mov	r3, r0
 800e590:	75fb      	strb	r3, [r7, #23]
                                                  pRemainingLength,
                                                  pPacketSize,
                                                  MQTT_SUBSCRIBE );
    }

    return status;
 800e592:	7dfb      	ldrb	r3, [r7, #23]
}
 800e594:	4618      	mov	r0, r3
 800e596:	3718      	adds	r7, #24
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}

0800e59c <MQTT_SerializeSubscribeHeader>:
/*-----------------------------------------------------------*/

uint8_t * MQTT_SerializeSubscribeHeader( size_t remainingLength,
                                         uint8_t * pIndex,
                                         uint16_t packetId )
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b086      	sub	sp, #24
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	60b9      	str	r1, [r7, #8]
 800e5a6:	4613      	mov	r3, r2
 800e5a8:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIterator = pIndex;
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	617b      	str	r3, [r7, #20]

    /* The first byte in SUBSCRIBE is the packet type. */
    *pIterator = MQTT_PACKET_TYPE_SUBSCRIBE;
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	2282      	movs	r2, #130	; 0x82
 800e5b2:	701a      	strb	r2, [r3, #0]
    pIterator++;
 800e5b4:	697b      	ldr	r3, [r7, #20]
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	617b      	str	r3, [r7, #20]

    /* Encode the "Remaining length" starting from the second byte. */
    pIterator = encodeRemainingLength( pIterator, remainingLength );
 800e5ba:	68f9      	ldr	r1, [r7, #12]
 800e5bc:	6978      	ldr	r0, [r7, #20]
 800e5be:	f7ff fa1b 	bl	800d9f8 <encodeRemainingLength>
 800e5c2:	6178      	str	r0, [r7, #20]

    /* Place the packet identifier into the SUBSCRIBE packet. */
    pIterator[ 0 ] = UINT16_HIGH_BYTE( packetId );
 800e5c4:	88fb      	ldrh	r3, [r7, #6]
 800e5c6:	0a1b      	lsrs	r3, r3, #8
 800e5c8:	b29b      	uxth	r3, r3
 800e5ca:	b2da      	uxtb	r2, r3
 800e5cc:	697b      	ldr	r3, [r7, #20]
 800e5ce:	701a      	strb	r2, [r3, #0]
    pIterator[ 1 ] = UINT16_LOW_BYTE( packetId );
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	3301      	adds	r3, #1
 800e5d4:	88fa      	ldrh	r2, [r7, #6]
 800e5d6:	b2d2      	uxtb	r2, r2
 800e5d8:	701a      	strb	r2, [r3, #0]
    /* Advance the pointer. */
    pIterator = &pIterator[ 2 ];
 800e5da:	697b      	ldr	r3, [r7, #20]
 800e5dc:	3302      	adds	r3, #2
 800e5de:	617b      	str	r3, [r7, #20]

    return pIterator;
 800e5e0:	697b      	ldr	r3, [r7, #20]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3718      	adds	r7, #24
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800e5ea:	b480      	push	{r7}
 800e5ec:	b085      	sub	sp, #20
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	70fb      	strb	r3, [r7, #3]
 800e5f6:	4613      	mov	r3, r2
 800e5f8:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d102      	bne.n	800e60a <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800e604:	2301      	movs	r3, #1
 800e606:	73fb      	strb	r3, [r7, #15]
 800e608:	e03b      	b.n	800e682 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d102      	bne.n	800e618 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800e612:	2301      	movs	r3, #1
 800e614:	73fb      	strb	r3, [r7, #15]
 800e616:	e034      	b.n	800e682 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	685b      	ldr	r3, [r3, #4]
 800e61c:	2b03      	cmp	r3, #3
 800e61e:	d802      	bhi.n	800e626 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800e620:	2302      	movs	r3, #2
 800e622:	73fb      	strb	r3, [r7, #15]
 800e624:	e02d      	b.n	800e682 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800e626:	883b      	ldrh	r3, [r7, #0]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d102      	bne.n	800e632 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800e62c:	2301      	movs	r3, #1
 800e62e:	73fb      	strb	r3, [r7, #15]
 800e630:	e027      	b.n	800e682 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800e632:	78fb      	ldrb	r3, [r7, #3]
 800e634:	2b70      	cmp	r3, #112	; 0x70
 800e636:	d009      	beq.n	800e64c <MQTT_SerializeAck+0x62>
 800e638:	2b70      	cmp	r3, #112	; 0x70
 800e63a:	dc1f      	bgt.n	800e67c <MQTT_SerializeAck+0x92>
 800e63c:	2b62      	cmp	r3, #98	; 0x62
 800e63e:	d005      	beq.n	800e64c <MQTT_SerializeAck+0x62>
 800e640:	2b62      	cmp	r3, #98	; 0x62
 800e642:	dc1b      	bgt.n	800e67c <MQTT_SerializeAck+0x92>
 800e644:	2b40      	cmp	r3, #64	; 0x40
 800e646:	d001      	beq.n	800e64c <MQTT_SerializeAck+0x62>
 800e648:	2b50      	cmp	r3, #80	; 0x50
 800e64a:	d117      	bne.n	800e67c <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	78fa      	ldrb	r2, [r7, #3]
 800e652:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	3301      	adds	r3, #1
 800e65a:	2202      	movs	r2, #2
 800e65c:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800e65e:	883b      	ldrh	r3, [r7, #0]
 800e660:	0a1b      	lsrs	r3, r3, #8
 800e662:	b29a      	uxth	r2, r3
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	3302      	adds	r3, #2
 800e66a:	b2d2      	uxtb	r2, r2
 800e66c:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	3303      	adds	r3, #3
 800e674:	883a      	ldrh	r2, [r7, #0]
 800e676:	b2d2      	uxtb	r2, r2
 800e678:	701a      	strb	r2, [r3, #0]
                break;
 800e67a:	e002      	b.n	800e682 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800e67c:	2301      	movs	r3, #1
 800e67e:	73fb      	strb	r3, [r7, #15]
                break;
 800e680:	bf00      	nop
        }
    }

    return status;
 800e682:	7bfb      	ldrb	r3, [r7, #15]
}
 800e684:	4618      	mov	r0, r3
 800e686:	3714      	adds	r7, #20
 800e688:	46bd      	mov	sp, r7
 800e68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68e:	4770      	bx	lr

0800e690 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800e690:	b480      	push	{r7}
 800e692:	b085      	sub	sp, #20
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e698:	2300      	movs	r3, #0
 800e69a:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d102      	bne.n	800e6a8 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	73fb      	strb	r3, [r7, #15]
 800e6a6:	e002      	b.n	800e6ae <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2202      	movs	r2, #2
 800e6ac:	601a      	str	r2, [r3, #0]
    }

    return status;
 800e6ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3714      	adds	r7, #20
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ba:	4770      	bx	lr

0800e6bc <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b085      	sub	sp, #20
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d102      	bne.n	800e6d4 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	73fb      	strb	r3, [r7, #15]
 800e6d2:	e005      	b.n	800e6e0 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d101      	bne.n	800e6e0 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800e6dc:	2301      	movs	r3, #1
 800e6de:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800e6e0:	7bfb      	ldrb	r3, [r7, #15]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d105      	bne.n	800e6f2 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	685b      	ldr	r3, [r3, #4]
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	d801      	bhi.n	800e6f2 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800e6ee:	2302      	movs	r3, #2
 800e6f0:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800e6f2:	7bfb      	ldrb	r3, [r7, #15]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d108      	bne.n	800e70a <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	22c0      	movs	r2, #192	; 0xc0
 800e6fe:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	3301      	adds	r3, #1
 800e706:	2200      	movs	r2, #0
 800e708:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800e70a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e70c:	4618      	mov	r0, r3
 800e70e:	3714      	adds	r7, #20
 800e710:	46bd      	mov	sp, r7
 800e712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e716:	4770      	bx	lr

0800e718 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b086      	sub	sp, #24
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	60f8      	str	r0, [r7, #12]
 800e720:	60b9      	str	r1, [r7, #8]
 800e722:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e724:	2300      	movs	r3, #0
 800e726:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d005      	beq.n	800e73a <MQTT_DeserializePublish+0x22>
 800e72e:	68bb      	ldr	r3, [r7, #8]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d002      	beq.n	800e73a <MQTT_DeserializePublish+0x22>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d102      	bne.n	800e740 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800e73a:	2301      	movs	r3, #1
 800e73c:	75fb      	strb	r3, [r7, #23]
 800e73e:	e016      	b.n	800e76e <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	781b      	ldrb	r3, [r3, #0]
 800e744:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e748:	2b30      	cmp	r3, #48	; 0x30
 800e74a:	d002      	beq.n	800e752 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800e74c:	2301      	movs	r3, #1
 800e74e:	75fb      	strb	r3, [r7, #23]
 800e750:	e00d      	b.n	800e76e <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d102      	bne.n	800e760 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800e75a:	2301      	movs	r3, #1
 800e75c:	75fb      	strb	r3, [r7, #23]
 800e75e:	e006      	b.n	800e76e <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	68b9      	ldr	r1, [r7, #8]
 800e764:	68f8      	ldr	r0, [r7, #12]
 800e766:	f7ff fce5 	bl	800e134 <deserializePublish>
 800e76a:	4603      	mov	r3, r0
 800e76c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800e76e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e770:	4618      	mov	r0, r3
 800e772:	3718      	adds	r7, #24
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}

0800e778 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b086      	sub	sp, #24
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	60f8      	str	r0, [r7, #12]
 800e780:	60b9      	str	r1, [r7, #8]
 800e782:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e784:	2300      	movs	r3, #0
 800e786:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d102      	bne.n	800e794 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800e78e:	2301      	movs	r3, #1
 800e790:	75fb      	strb	r3, [r7, #23]
 800e792:	e05f      	b.n	800e854 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800e794:	68bb      	ldr	r3, [r7, #8]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d10a      	bne.n	800e7b0 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800e79e:	2b20      	cmp	r3, #32
 800e7a0:	d006      	beq.n	800e7b0 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800e7a6:	2bd0      	cmp	r3, #208	; 0xd0
 800e7a8:	d002      	beq.n	800e7b0 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	75fb      	strb	r3, [r7, #23]
 800e7ae:	e051      	b.n	800e854 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d106      	bne.n	800e7c4 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800e7ba:	2b20      	cmp	r3, #32
 800e7bc:	d102      	bne.n	800e7c4 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800e7be:	2301      	movs	r3, #1
 800e7c0:	75fb      	strb	r3, [r7, #23]
 800e7c2:	e047      	b.n	800e854 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	685b      	ldr	r3, [r3, #4]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d106      	bne.n	800e7da <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800e7d0:	2bd0      	cmp	r3, #208	; 0xd0
 800e7d2:	d002      	beq.n	800e7da <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	75fb      	strb	r3, [r7, #23]
 800e7d8:	e03c      	b.n	800e854 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	2bd0      	cmp	r3, #208	; 0xd0
 800e7e0:	d028      	beq.n	800e834 <MQTT_DeserializeAck+0xbc>
 800e7e2:	2bd0      	cmp	r3, #208	; 0xd0
 800e7e4:	dc33      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e7e6:	2bb0      	cmp	r3, #176	; 0xb0
 800e7e8:	d02a      	beq.n	800e840 <MQTT_DeserializeAck+0xc8>
 800e7ea:	2bb0      	cmp	r3, #176	; 0xb0
 800e7ec:	dc2f      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e7ee:	2b90      	cmp	r3, #144	; 0x90
 800e7f0:	d019      	beq.n	800e826 <MQTT_DeserializeAck+0xae>
 800e7f2:	2b90      	cmp	r3, #144	; 0x90
 800e7f4:	dc2b      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e7f6:	2b70      	cmp	r3, #112	; 0x70
 800e7f8:	d022      	beq.n	800e840 <MQTT_DeserializeAck+0xc8>
 800e7fa:	2b70      	cmp	r3, #112	; 0x70
 800e7fc:	dc27      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e7fe:	2b62      	cmp	r3, #98	; 0x62
 800e800:	d01e      	beq.n	800e840 <MQTT_DeserializeAck+0xc8>
 800e802:	2b62      	cmp	r3, #98	; 0x62
 800e804:	dc23      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e806:	2b50      	cmp	r3, #80	; 0x50
 800e808:	d01a      	beq.n	800e840 <MQTT_DeserializeAck+0xc8>
 800e80a:	2b50      	cmp	r3, #80	; 0x50
 800e80c:	dc1f      	bgt.n	800e84e <MQTT_DeserializeAck+0xd6>
 800e80e:	2b20      	cmp	r3, #32
 800e810:	d002      	beq.n	800e818 <MQTT_DeserializeAck+0xa0>
 800e812:	2b40      	cmp	r3, #64	; 0x40
 800e814:	d014      	beq.n	800e840 <MQTT_DeserializeAck+0xc8>
 800e816:	e01a      	b.n	800e84e <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800e818:	6879      	ldr	r1, [r7, #4]
 800e81a:	68f8      	ldr	r0, [r7, #12]
 800e81c:	f7ff faf0 	bl	800de00 <deserializeConnack>
 800e820:	4603      	mov	r3, r0
 800e822:	75fb      	strb	r3, [r7, #23]
                break;
 800e824:	e016      	b.n	800e854 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800e826:	68b9      	ldr	r1, [r7, #8]
 800e828:	68f8      	ldr	r0, [r7, #12]
 800e82a:	f7ff fc2f 	bl	800e08c <deserializeSuback>
 800e82e:	4603      	mov	r3, r0
 800e830:	75fb      	strb	r3, [r7, #23]
                break;
 800e832:	e00f      	b.n	800e854 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f7ff fd81 	bl	800e33c <deserializePingresp>
 800e83a:	4603      	mov	r3, r0
 800e83c:	75fb      	strb	r3, [r7, #23]
                break;
 800e83e:	e009      	b.n	800e854 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800e840:	68b9      	ldr	r1, [r7, #8]
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	f7ff fd36 	bl	800e2b4 <deserializeSimpleAck>
 800e848:	4603      	mov	r3, r0
 800e84a:	75fb      	strb	r3, [r7, #23]
                break;
 800e84c:	e002      	b.n	800e854 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800e84e:	2305      	movs	r3, #5
 800e850:	75fb      	strb	r3, [r7, #23]
                break;
 800e852:	bf00      	nop
        }
    }

    return status;
 800e854:	7dfb      	ldrb	r3, [r7, #23]
}
 800e856:	4618      	mov	r0, r3
 800e858:	3718      	adds	r7, #24
 800e85a:	46bd      	mov	sp, r7
 800e85c:	bd80      	pop	{r7, pc}

0800e85e <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800e85e:	b580      	push	{r7, lr}
 800e860:	b086      	sub	sp, #24
 800e862:	af00      	add	r7, sp, #0
 800e864:	60f8      	str	r0, [r7, #12]
 800e866:	60b9      	str	r1, [r7, #8]
 800e868:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e86a:	2300      	movs	r3, #0
 800e86c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800e86e:	2300      	movs	r3, #0
 800e870:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d102      	bne.n	800e87e <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800e878:	2301      	movs	r3, #1
 800e87a:	75fb      	strb	r3, [r7, #23]
 800e87c:	e005      	b.n	800e88a <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800e87e:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	2201      	movs	r2, #1
 800e884:	68b8      	ldr	r0, [r7, #8]
 800e886:	4798      	blx	r3
 800e888:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	d119      	bne.n	800e8c4 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	4618      	mov	r0, r3
 800e896:	f7ff f9da 	bl	800dc4e <incomingPacketValid>
 800e89a:	4603      	mov	r3, r0
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d00e      	beq.n	800e8be <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800e8a0:	68b9      	ldr	r1, [r7, #8]
 800e8a2:	68f8      	ldr	r0, [r7, #12]
 800e8a4:	f7ff f920 	bl	800dae8 <getRemainingLength>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	689b      	ldr	r3, [r3, #8]
 800e8b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e8b6:	d113      	bne.n	800e8e0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800e8b8:	2305      	movs	r3, #5
 800e8ba:	75fb      	strb	r3, [r7, #23]
 800e8bc:	e010      	b.n	800e8e0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800e8be:	2305      	movs	r3, #5
 800e8c0:	75fb      	strb	r3, [r7, #23]
 800e8c2:	e00d      	b.n	800e8e0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800e8c4:	7dfb      	ldrb	r3, [r7, #23]
 800e8c6:	2b01      	cmp	r3, #1
 800e8c8:	d005      	beq.n	800e8d6 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800e8ca:	693b      	ldr	r3, [r7, #16]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d102      	bne.n	800e8d6 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800e8d0:	2307      	movs	r3, #7
 800e8d2:	75fb      	strb	r3, [r7, #23]
 800e8d4:	e004      	b.n	800e8e0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800e8d6:	7dfb      	ldrb	r3, [r7, #23]
 800e8d8:	2b01      	cmp	r3, #1
 800e8da:	d001      	beq.n	800e8e0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800e8dc:	2304      	movs	r3, #4
 800e8de:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800e8e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	3718      	adds	r7, #24
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}

0800e8ea <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b086      	sub	sp, #24
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	60f8      	str	r0, [r7, #12]
 800e8f2:	60b9      	str	r1, [r7, #8]
 800e8f4:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d102      	bne.n	800e906 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800e900:	2301      	movs	r3, #1
 800e902:	75fb      	strb	r3, [r7, #23]
 800e904:	e016      	b.n	800e934 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d102      	bne.n	800e912 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800e90c:	2301      	movs	r3, #1
 800e90e:	75fb      	strb	r3, [r7, #23]
 800e910:	e010      	b.n	800e934 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d102      	bne.n	800e91e <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800e918:	2301      	movs	r3, #1
 800e91a:	75fb      	strb	r3, [r7, #23]
 800e91c:	e00a      	b.n	800e934 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800e91e:	68bb      	ldr	r3, [r7, #8]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d102      	bne.n	800e92c <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800e926:	2307      	movs	r3, #7
 800e928:	75fb      	strb	r3, [r7, #23]
 800e92a:	e003      	b.n	800e934 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	781a      	ldrb	r2, [r3, #0]
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800e934:	7dfb      	ldrb	r3, [r7, #23]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d111      	bne.n	800e95e <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	4618      	mov	r0, r3
 800e940:	f7ff f985 	bl	800dc4e <incomingPacketValid>
 800e944:	4603      	mov	r3, r0
 800e946:	2b00      	cmp	r3, #0
 800e948:	d007      	beq.n	800e95a <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800e94a:	687a      	ldr	r2, [r7, #4]
 800e94c:	68b9      	ldr	r1, [r7, #8]
 800e94e:	68f8      	ldr	r0, [r7, #12]
 800e950:	f7ff f91e 	bl	800db90 <processRemainingLength>
 800e954:	4603      	mov	r3, r0
 800e956:	75fb      	strb	r3, [r7, #23]
 800e958:	e001      	b.n	800e95e <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800e95a:	2305      	movs	r3, #5
 800e95c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800e95e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e960:	4618      	mov	r0, r3
 800e962:	3718      	adds	r7, #24
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}

0800e968 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800e968:	b490      	push	{r4, r7}
 800e96a:	b084      	sub	sp, #16
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	4604      	mov	r4, r0
 800e970:	4608      	mov	r0, r1
 800e972:	4611      	mov	r1, r2
 800e974:	461a      	mov	r2, r3
 800e976:	4623      	mov	r3, r4
 800e978:	71fb      	strb	r3, [r7, #7]
 800e97a:	4603      	mov	r3, r0
 800e97c:	71bb      	strb	r3, [r7, #6]
 800e97e:	460b      	mov	r3, r1
 800e980:	717b      	strb	r3, [r7, #5]
 800e982:	4613      	mov	r3, r2
 800e984:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800e986:	2300      	movs	r3, #0
 800e988:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800e98a:	79fb      	ldrb	r3, [r7, #7]
 800e98c:	2b07      	cmp	r3, #7
 800e98e:	d848      	bhi.n	800ea22 <validateTransitionPublish+0xba>
 800e990:	a201      	add	r2, pc, #4	; (adr r2, 800e998 <validateTransitionPublish+0x30>)
 800e992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e996:	bf00      	nop
 800e998:	0800e9b9 	.word	0x0800e9b9
 800e99c:	0800e9dd 	.word	0x0800e9dd
 800e9a0:	0800ea23 	.word	0x0800ea23
 800e9a4:	0800ea23 	.word	0x0800ea23
 800e9a8:	0800ea23 	.word	0x0800ea23
 800e9ac:	0800ea23 	.word	0x0800ea23
 800e9b0:	0800ea07 	.word	0x0800ea07
 800e9b4:	0800ea15 	.word	0x0800ea15
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800e9b8:	797b      	ldrb	r3, [r7, #5]
 800e9ba:	2b01      	cmp	r3, #1
 800e9bc:	d133      	bne.n	800ea26 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800e9be:	79bb      	ldrb	r3, [r7, #6]
 800e9c0:	2b02      	cmp	r3, #2
 800e9c2:	d002      	beq.n	800e9ca <validateTransitionPublish+0x62>
 800e9c4:	79bb      	ldrb	r3, [r7, #6]
 800e9c6:	2b03      	cmp	r3, #3
 800e9c8:	d101      	bne.n	800e9ce <validateTransitionPublish+0x66>
 800e9ca:	2301      	movs	r3, #1
 800e9cc:	e000      	b.n	800e9d0 <validateTransitionPublish+0x68>
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	73fb      	strb	r3, [r7, #15]
 800e9d2:	7bfb      	ldrb	r3, [r7, #15]
 800e9d4:	f003 0301 	and.w	r3, r3, #1
 800e9d8:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800e9da:	e024      	b.n	800ea26 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800e9dc:	793b      	ldrb	r3, [r7, #4]
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d002      	beq.n	800e9e8 <validateTransitionPublish+0x80>
 800e9e2:	2b02      	cmp	r3, #2
 800e9e4:	d007      	beq.n	800e9f6 <validateTransitionPublish+0x8e>
                    break;

                case MQTTQoS0:
                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800e9e6:	e00d      	b.n	800ea04 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800e9e8:	79bb      	ldrb	r3, [r7, #6]
 800e9ea:	2b06      	cmp	r3, #6
 800e9ec:	bf0c      	ite	eq
 800e9ee:	2301      	moveq	r3, #1
 800e9f0:	2300      	movne	r3, #0
 800e9f2:	73fb      	strb	r3, [r7, #15]
                    break;
 800e9f4:	e006      	b.n	800ea04 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800e9f6:	79bb      	ldrb	r3, [r7, #6]
 800e9f8:	2b07      	cmp	r3, #7
 800e9fa:	bf0c      	ite	eq
 800e9fc:	2301      	moveq	r3, #1
 800e9fe:	2300      	movne	r3, #0
 800ea00:	73fb      	strb	r3, [r7, #15]
                    break;
 800ea02:	bf00      	nop
            }

            break;
 800ea04:	e010      	b.n	800ea28 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800ea06:	79bb      	ldrb	r3, [r7, #6]
 800ea08:	2b06      	cmp	r3, #6
 800ea0a:	bf0c      	ite	eq
 800ea0c:	2301      	moveq	r3, #1
 800ea0e:	2300      	movne	r3, #0
 800ea10:	73fb      	strb	r3, [r7, #15]

            break;
 800ea12:	e009      	b.n	800ea28 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800ea14:	79bb      	ldrb	r3, [r7, #6]
 800ea16:	2b07      	cmp	r3, #7
 800ea18:	bf0c      	ite	eq
 800ea1a:	2301      	moveq	r3, #1
 800ea1c:	2300      	movne	r3, #0
 800ea1e:	73fb      	strb	r3, [r7, #15]

            break;
 800ea20:	e002      	b.n	800ea28 <validateTransitionPublish+0xc0>
        case MQTTPubRelPending:
        case MQTTPubRelSend:
        case MQTTPublishDone:
        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800ea22:	bf00      	nop
 800ea24:	e000      	b.n	800ea28 <validateTransitionPublish+0xc0>
            break;
 800ea26:	bf00      	nop
    }

    return isValid;
 800ea28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	3710      	adds	r7, #16
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bc90      	pop	{r4, r7}
 800ea32:	4770      	bx	lr

0800ea34 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800ea34:	b480      	push	{r7}
 800ea36:	b085      	sub	sp, #20
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	4603      	mov	r3, r0
 800ea3c:	460a      	mov	r2, r1
 800ea3e:	71fb      	strb	r3, [r7, #7]
 800ea40:	4613      	mov	r3, r2
 800ea42:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800ea44:	2300      	movs	r3, #0
 800ea46:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800ea48:	79fb      	ldrb	r3, [r7, #7]
 800ea4a:	3b02      	subs	r3, #2
 800ea4c:	2b07      	cmp	r3, #7
 800ea4e:	d85c      	bhi.n	800eb0a <validateTransitionAck+0xd6>
 800ea50:	a201      	add	r2, pc, #4	; (adr r2, 800ea58 <validateTransitionAck+0x24>)
 800ea52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea56:	bf00      	nop
 800ea58:	0800ea79 	.word	0x0800ea79
 800ea5c:	0800ea87 	.word	0x0800ea87
 800ea60:	0800eadf 	.word	0x0800eadf
 800ea64:	0800eab3 	.word	0x0800eab3
 800ea68:	0800ea79 	.word	0x0800ea79
 800ea6c:	0800ead1 	.word	0x0800ead1
 800ea70:	0800ea95 	.word	0x0800ea95
 800ea74:	0800eaed 	.word	0x0800eaed
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800ea78:	79bb      	ldrb	r3, [r7, #6]
 800ea7a:	2b0a      	cmp	r3, #10
 800ea7c:	bf0c      	ite	eq
 800ea7e:	2301      	moveq	r3, #1
 800ea80:	2300      	movne	r3, #0
 800ea82:	73fb      	strb	r3, [r7, #15]
            break;
 800ea84:	e042      	b.n	800eb0c <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800ea86:	79bb      	ldrb	r3, [r7, #6]
 800ea88:	2b08      	cmp	r3, #8
 800ea8a:	bf0c      	ite	eq
 800ea8c:	2301      	moveq	r3, #1
 800ea8e:	2300      	movne	r3, #0
 800ea90:	73fb      	strb	r3, [r7, #15]
            break;
 800ea92:	e03b      	b.n	800eb0c <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800ea94:	79bb      	ldrb	r3, [r7, #6]
 800ea96:	2b05      	cmp	r3, #5
 800ea98:	d002      	beq.n	800eaa0 <validateTransitionAck+0x6c>
 800ea9a:	79bb      	ldrb	r3, [r7, #6]
 800ea9c:	2b08      	cmp	r3, #8
 800ea9e:	d101      	bne.n	800eaa4 <validateTransitionAck+0x70>
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	e000      	b.n	800eaa6 <validateTransitionAck+0x72>
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	73fb      	strb	r3, [r7, #15]
 800eaa8:	7bfb      	ldrb	r3, [r7, #15]
 800eaaa:	f003 0301 	and.w	r3, r3, #1
 800eaae:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800eab0:	e02c      	b.n	800eb0c <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800eab2:	79bb      	ldrb	r3, [r7, #6]
 800eab4:	2b0a      	cmp	r3, #10
 800eab6:	d002      	beq.n	800eabe <validateTransitionAck+0x8a>
 800eab8:	79bb      	ldrb	r3, [r7, #6]
 800eaba:	2b05      	cmp	r3, #5
 800eabc:	d101      	bne.n	800eac2 <validateTransitionAck+0x8e>
 800eabe:	2301      	movs	r3, #1
 800eac0:	e000      	b.n	800eac4 <validateTransitionAck+0x90>
 800eac2:	2300      	movs	r3, #0
 800eac4:	73fb      	strb	r3, [r7, #15]
 800eac6:	7bfb      	ldrb	r3, [r7, #15]
 800eac8:	f003 0301 	and.w	r3, r3, #1
 800eacc:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800eace:	e01d      	b.n	800eb0c <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800ead0:	79bb      	ldrb	r3, [r7, #6]
 800ead2:	2b04      	cmp	r3, #4
 800ead4:	bf0c      	ite	eq
 800ead6:	2301      	moveq	r3, #1
 800ead8:	2300      	movne	r3, #0
 800eada:	73fb      	strb	r3, [r7, #15]
            break;
 800eadc:	e016      	b.n	800eb0c <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800eade:	79bb      	ldrb	r3, [r7, #6]
 800eae0:	2b09      	cmp	r3, #9
 800eae2:	bf0c      	ite	eq
 800eae4:	2301      	moveq	r3, #1
 800eae6:	2300      	movne	r3, #0
 800eae8:	73fb      	strb	r3, [r7, #15]
            break;
 800eaea:	e00f      	b.n	800eb0c <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800eaec:	79bb      	ldrb	r3, [r7, #6]
 800eaee:	2b0a      	cmp	r3, #10
 800eaf0:	d002      	beq.n	800eaf8 <validateTransitionAck+0xc4>
 800eaf2:	79bb      	ldrb	r3, [r7, #6]
 800eaf4:	2b09      	cmp	r3, #9
 800eaf6:	d101      	bne.n	800eafc <validateTransitionAck+0xc8>
 800eaf8:	2301      	movs	r3, #1
 800eafa:	e000      	b.n	800eafe <validateTransitionAck+0xca>
 800eafc:	2300      	movs	r3, #0
 800eafe:	73fb      	strb	r3, [r7, #15]
 800eb00:	7bfb      	ldrb	r3, [r7, #15]
 800eb02:	f003 0301 	and.w	r3, r3, #1
 800eb06:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800eb08:	e000      	b.n	800eb0c <validateTransitionAck+0xd8>
        /* If an ack was sent/received we shouldn't have been in this state. */
        case MQTTStateNull:
        /* If an ack was sent/received the record should exist. */
        default:
            /* Invalid. */
            break;
 800eb0a:	bf00      	nop
    }

    return isValid;
 800eb0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3714      	adds	r7, #20
 800eb12:	46bd      	mov	sp, r7
 800eb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb18:	4770      	bx	lr
 800eb1a:	bf00      	nop

0800eb1c <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800eb1c:	b480      	push	{r7}
 800eb1e:	b085      	sub	sp, #20
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	4603      	mov	r3, r0
 800eb24:	460a      	mov	r2, r1
 800eb26:	71fb      	strb	r3, [r7, #7]
 800eb28:	4613      	mov	r3, r2
 800eb2a:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800eb30:	79fb      	ldrb	r3, [r7, #7]
 800eb32:	2b03      	cmp	r3, #3
 800eb34:	d009      	beq.n	800eb4a <isPublishOutgoing+0x2e>
 800eb36:	2b03      	cmp	r3, #3
 800eb38:	dc15      	bgt.n	800eb66 <isPublishOutgoing+0x4a>
 800eb3a:	2b01      	cmp	r3, #1
 800eb3c:	dc02      	bgt.n	800eb44 <isPublishOutgoing+0x28>
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	da03      	bge.n	800eb4a <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800eb42:	e010      	b.n	800eb66 <isPublishOutgoing+0x4a>
    switch( packetType )
 800eb44:	2b02      	cmp	r3, #2
 800eb46:	d007      	beq.n	800eb58 <isPublishOutgoing+0x3c>
            break;
 800eb48:	e00d      	b.n	800eb66 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800eb4a:	79bb      	ldrb	r3, [r7, #6]
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	bf0c      	ite	eq
 800eb50:	2301      	moveq	r3, #1
 800eb52:	2300      	movne	r3, #0
 800eb54:	73fb      	strb	r3, [r7, #15]
            break;
 800eb56:	e007      	b.n	800eb68 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800eb58:	79bb      	ldrb	r3, [r7, #6]
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	bf0c      	ite	eq
 800eb5e:	2301      	moveq	r3, #1
 800eb60:	2300      	movne	r3, #0
 800eb62:	73fb      	strb	r3, [r7, #15]
            break;
 800eb64:	e000      	b.n	800eb68 <isPublishOutgoing+0x4c>
            break;
 800eb66:	bf00      	nop
    }

    return isOutgoing;
 800eb68:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	3714      	adds	r7, #20
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr
	...

0800eb78 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b086      	sub	sp, #24
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	60f8      	str	r0, [r7, #12]
 800eb80:	60b9      	str	r1, [r7, #8]
 800eb82:	603b      	str	r3, [r7, #0]
 800eb84:	4613      	mov	r3, r2
 800eb86:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800eb8c:	88fb      	ldrh	r3, [r7, #6]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d106      	bne.n	800eba0 <findInRecord+0x28>
 800eb92:	4b1b      	ldr	r3, [pc, #108]	; (800ec00 <findInRecord+0x88>)
 800eb94:	4a1b      	ldr	r2, [pc, #108]	; (800ec04 <findInRecord+0x8c>)
 800eb96:	f240 11c7 	movw	r1, #455	; 0x1c7
 800eb9a:	481b      	ldr	r0, [pc, #108]	; (800ec08 <findInRecord+0x90>)
 800eb9c:	f004 f8a6 	bl	8012cec <__assert_func>

    *pCurrentState = MQTTStateNull;
 800eba0:	6a3b      	ldr	r3, [r7, #32]
 800eba2:	2200      	movs	r2, #0
 800eba4:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800eba6:	2300      	movs	r3, #0
 800eba8:	617b      	str	r3, [r7, #20]
 800ebaa:	e019      	b.n	800ebe0 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800ebac:	697b      	ldr	r3, [r7, #20]
 800ebae:	009b      	lsls	r3, r3, #2
 800ebb0:	68fa      	ldr	r2, [r7, #12]
 800ebb2:	4413      	add	r3, r2
 800ebb4:	881b      	ldrh	r3, [r3, #0]
 800ebb6:	88fa      	ldrh	r2, [r7, #6]
 800ebb8:	429a      	cmp	r2, r3
 800ebba:	d10e      	bne.n	800ebda <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	68fa      	ldr	r2, [r7, #12]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	789a      	ldrb	r2, [r3, #2]
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	009b      	lsls	r3, r3, #2
 800ebce:	68fa      	ldr	r2, [r7, #12]
 800ebd0:	4413      	add	r3, r2
 800ebd2:	78da      	ldrb	r2, [r3, #3]
 800ebd4:	6a3b      	ldr	r3, [r7, #32]
 800ebd6:	701a      	strb	r2, [r3, #0]
            break;
 800ebd8:	e006      	b.n	800ebe8 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	3301      	adds	r3, #1
 800ebde:	617b      	str	r3, [r7, #20]
 800ebe0:	697a      	ldr	r2, [r7, #20]
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d3e1      	bcc.n	800ebac <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800ebe8:	697a      	ldr	r2, [r7, #20]
 800ebea:	68bb      	ldr	r3, [r7, #8]
 800ebec:	429a      	cmp	r2, r3
 800ebee:	d102      	bne.n	800ebf6 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	43db      	mvns	r3, r3
 800ebf4:	617b      	str	r3, [r7, #20]
    }

    return index;
 800ebf6:	697b      	ldr	r3, [r7, #20]
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3718      	adds	r7, #24
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}
 800ec00:	08018ca0 	.word	0x08018ca0
 800ec04:	0801926c 	.word	0x0801926c
 800ec08:	08018cc4 	.word	0x08018cc4

0800ec0c <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b084      	sub	sp, #16
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
 800ec14:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800ec16:	2300      	movs	r3, #0
 800ec18:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	43db      	mvns	r3, r3
 800ec1e:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d150      	bne.n	800ecc8 <compactRecords+0xbc>
 800ec26:	4b2d      	ldr	r3, [pc, #180]	; (800ecdc <compactRecords+0xd0>)
 800ec28:	4a2d      	ldr	r2, [pc, #180]	; (800ece0 <compactRecords+0xd4>)
 800ec2a:	f240 11e5 	movw	r1, #485	; 0x1e5
 800ec2e:	482d      	ldr	r0, [pc, #180]	; (800ece4 <compactRecords+0xd8>)
 800ec30:	f004 f85c 	bl	8012cec <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	009b      	lsls	r3, r3, #2
 800ec38:	687a      	ldr	r2, [r7, #4]
 800ec3a:	4413      	add	r3, r2
 800ec3c:	881b      	ldrh	r3, [r3, #0]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d107      	bne.n	800ec52 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800ec42:	2300      	movs	r3, #0
 800ec44:	43db      	mvns	r3, r3
 800ec46:	68ba      	ldr	r2, [r7, #8]
 800ec48:	429a      	cmp	r2, r3
 800ec4a:	d13a      	bne.n	800ecc2 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	60bb      	str	r3, [r7, #8]
 800ec50:	e037      	b.n	800ecc2 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800ec52:	2300      	movs	r3, #0
 800ec54:	43db      	mvns	r3, r3
 800ec56:	68ba      	ldr	r2, [r7, #8]
 800ec58:	429a      	cmp	r2, r3
 800ec5a:	d032      	beq.n	800ecc2 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	009b      	lsls	r3, r3, #2
 800ec60:	687a      	ldr	r2, [r7, #4]
 800ec62:	441a      	add	r2, r3
 800ec64:	68bb      	ldr	r3, [r7, #8]
 800ec66:	009b      	lsls	r3, r3, #2
 800ec68:	6879      	ldr	r1, [r7, #4]
 800ec6a:	440b      	add	r3, r1
 800ec6c:	8812      	ldrh	r2, [r2, #0]
 800ec6e:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	009b      	lsls	r3, r3, #2
 800ec74:	687a      	ldr	r2, [r7, #4]
 800ec76:	441a      	add	r2, r3
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	009b      	lsls	r3, r3, #2
 800ec7c:	6879      	ldr	r1, [r7, #4]
 800ec7e:	440b      	add	r3, r1
 800ec80:	7892      	ldrb	r2, [r2, #2]
 800ec82:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	009b      	lsls	r3, r3, #2
 800ec88:	687a      	ldr	r2, [r7, #4]
 800ec8a:	441a      	add	r2, r3
 800ec8c:	68bb      	ldr	r3, [r7, #8]
 800ec8e:	009b      	lsls	r3, r3, #2
 800ec90:	6879      	ldr	r1, [r7, #4]
 800ec92:	440b      	add	r3, r1
 800ec94:	78d2      	ldrb	r2, [r2, #3]
 800ec96:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	009b      	lsls	r3, r3, #2
 800ec9c:	687a      	ldr	r2, [r7, #4]
 800ec9e:	4413      	add	r3, r2
 800eca0:	2200      	movs	r2, #0
 800eca2:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	009b      	lsls	r3, r3, #2
 800eca8:	687a      	ldr	r2, [r7, #4]
 800ecaa:	4413      	add	r3, r2
 800ecac:	2200      	movs	r2, #0
 800ecae:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	009b      	lsls	r3, r3, #2
 800ecb4:	687a      	ldr	r2, [r7, #4]
 800ecb6:	4413      	add	r3, r2
 800ecb8:	2200      	movs	r2, #0
 800ecba:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	3301      	adds	r3, #1
 800ecc6:	60fb      	str	r3, [r7, #12]
 800ecc8:	68fa      	ldr	r2, [r7, #12]
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	429a      	cmp	r2, r3
 800ecce:	d3b1      	bcc.n	800ec34 <compactRecords+0x28>
            }
        }
    }
}
 800ecd0:	bf00      	nop
 800ecd2:	bf00      	nop
 800ecd4:	3710      	adds	r7, #16
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	08018cf4 	.word	0x08018cf4
 800ece0:	0801927c 	.word	0x0801927c
 800ece4:	08018cc4 	.word	0x08018cc4

0800ece8 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b088      	sub	sp, #32
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	60f8      	str	r0, [r7, #12]
 800ecf0:	60b9      	str	r1, [r7, #8]
 800ecf2:	4611      	mov	r1, r2
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	80fb      	strh	r3, [r7, #6]
 800ecfa:	4613      	mov	r3, r2
 800ecfc:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800ecfe:	2302      	movs	r3, #2
 800ed00:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800ed02:	2300      	movs	r3, #0
 800ed04:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800ed06:	68bb      	ldr	r3, [r7, #8]
 800ed08:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800ed0e:	88fb      	ldrh	r3, [r7, #6]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d106      	bne.n	800ed22 <addRecord+0x3a>
 800ed14:	4b32      	ldr	r3, [pc, #200]	; (800ede0 <addRecord+0xf8>)
 800ed16:	4a33      	ldr	r2, [pc, #204]	; (800ede4 <addRecord+0xfc>)
 800ed18:	f44f 7105 	mov.w	r1, #532	; 0x214
 800ed1c:	4832      	ldr	r0, [pc, #200]	; (800ede8 <addRecord+0x100>)
 800ed1e:	f003 ffe5 	bl	8012cec <__assert_func>
    assert( qos != MQTTQoS0 );
 800ed22:	797b      	ldrb	r3, [r7, #5]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d106      	bne.n	800ed36 <addRecord+0x4e>
 800ed28:	4b30      	ldr	r3, [pc, #192]	; (800edec <addRecord+0x104>)
 800ed2a:	4a2e      	ldr	r2, [pc, #184]	; (800ede4 <addRecord+0xfc>)
 800ed2c:	f240 2115 	movw	r1, #533	; 0x215
 800ed30:	482d      	ldr	r0, [pc, #180]	; (800ede8 <addRecord+0x100>)
 800ed32:	f003 ffdb 	bl	8012cec <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ed3c:	3b01      	subs	r3, #1
 800ed3e:	009b      	lsls	r3, r3, #2
 800ed40:	68fa      	ldr	r2, [r7, #12]
 800ed42:	4413      	add	r3, r2
 800ed44:	881b      	ldrh	r3, [r3, #0]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d003      	beq.n	800ed52 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800ed4a:	68b9      	ldr	r1, [r7, #8]
 800ed4c:	68f8      	ldr	r0, [r7, #12]
 800ed4e:	f7ff ff5d 	bl	800ec0c <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	3b01      	subs	r3, #1
 800ed56:	61bb      	str	r3, [r7, #24]
 800ed58:	e021      	b.n	800ed9e <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	009b      	lsls	r3, r3, #2
 800ed5e:	68fa      	ldr	r2, [r7, #12]
 800ed60:	4413      	add	r3, r2
 800ed62:	881b      	ldrh	r3, [r3, #0]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d108      	bne.n	800ed7a <addRecord+0x92>
        {
            if( validEntryFound == false )
 800ed68:	7cfb      	ldrb	r3, [r7, #19]
 800ed6a:	f083 0301 	eor.w	r3, r3, #1
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d011      	beq.n	800ed98 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800ed74:	69bb      	ldr	r3, [r7, #24]
 800ed76:	617b      	str	r3, [r7, #20]
 800ed78:	e00e      	b.n	800ed98 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800ed7e:	69bb      	ldr	r3, [r7, #24]
 800ed80:	009b      	lsls	r3, r3, #2
 800ed82:	68fa      	ldr	r2, [r7, #12]
 800ed84:	4413      	add	r3, r2
 800ed86:	881b      	ldrh	r3, [r3, #0]
 800ed88:	88fa      	ldrh	r2, [r7, #6]
 800ed8a:	429a      	cmp	r2, r3
 800ed8c:	d104      	bne.n	800ed98 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800ed8e:	2309      	movs	r3, #9
 800ed90:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	617b      	str	r3, [r7, #20]
                break;
 800ed96:	e005      	b.n	800eda4 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800ed98:	69bb      	ldr	r3, [r7, #24]
 800ed9a:	3b01      	subs	r3, #1
 800ed9c:	61bb      	str	r3, [r7, #24]
 800ed9e:	69bb      	ldr	r3, [r7, #24]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	dada      	bge.n	800ed5a <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800eda4:	697a      	ldr	r2, [r7, #20]
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	429a      	cmp	r2, r3
 800edaa:	d214      	bcs.n	800edd6 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	009b      	lsls	r3, r3, #2
 800edb0:	68fa      	ldr	r2, [r7, #12]
 800edb2:	4413      	add	r3, r2
 800edb4:	88fa      	ldrh	r2, [r7, #6]
 800edb6:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800edb8:	697b      	ldr	r3, [r7, #20]
 800edba:	009b      	lsls	r3, r3, #2
 800edbc:	68fa      	ldr	r2, [r7, #12]
 800edbe:	4413      	add	r3, r2
 800edc0:	797a      	ldrb	r2, [r7, #5]
 800edc2:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	009b      	lsls	r3, r3, #2
 800edc8:	68fa      	ldr	r2, [r7, #12]
 800edca:	4413      	add	r3, r2
 800edcc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800edd0:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800edd2:	2300      	movs	r3, #0
 800edd4:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800edd6:	7ffb      	ldrb	r3, [r7, #31]
}
 800edd8:	4618      	mov	r0, r3
 800edda:	3720      	adds	r7, #32
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}
 800ede0:	08018ca0 	.word	0x08018ca0
 800ede4:	0801928c 	.word	0x0801928c
 800ede8:	08018cc4 	.word	0x08018cc4
 800edec:	08018d04 	.word	0x08018d04

0800edf0 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	60f8      	str	r0, [r7, #12]
 800edf8:	60b9      	str	r1, [r7, #8]
 800edfa:	4611      	mov	r1, r2
 800edfc:	461a      	mov	r2, r3
 800edfe:	460b      	mov	r3, r1
 800ee00:	71fb      	strb	r3, [r7, #7]
 800ee02:	4613      	mov	r3, r2
 800ee04:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d106      	bne.n	800ee1a <updateRecord+0x2a>
 800ee0c:	4b13      	ldr	r3, [pc, #76]	; (800ee5c <updateRecord+0x6c>)
 800ee0e:	4a14      	ldr	r2, [pc, #80]	; (800ee60 <updateRecord+0x70>)
 800ee10:	f240 2151 	movw	r1, #593	; 0x251
 800ee14:	4813      	ldr	r0, [pc, #76]	; (800ee64 <updateRecord+0x74>)
 800ee16:	f003 ff69 	bl	8012cec <__assert_func>

    if( shouldDelete == true )
 800ee1a:	79bb      	ldrb	r3, [r7, #6]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d012      	beq.n	800ee46 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	009b      	lsls	r3, r3, #2
 800ee24:	68fa      	ldr	r2, [r7, #12]
 800ee26:	4413      	add	r3, r2
 800ee28:	2200      	movs	r2, #0
 800ee2a:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800ee2c:	68bb      	ldr	r3, [r7, #8]
 800ee2e:	009b      	lsls	r3, r3, #2
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	4413      	add	r3, r2
 800ee34:	2200      	movs	r2, #0
 800ee36:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800ee38:	68bb      	ldr	r3, [r7, #8]
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	68fa      	ldr	r2, [r7, #12]
 800ee3e:	4413      	add	r3, r2
 800ee40:	2200      	movs	r2, #0
 800ee42:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800ee44:	e005      	b.n	800ee52 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800ee46:	68bb      	ldr	r3, [r7, #8]
 800ee48:	009b      	lsls	r3, r3, #2
 800ee4a:	68fa      	ldr	r2, [r7, #12]
 800ee4c:	4413      	add	r3, r2
 800ee4e:	79fa      	ldrb	r2, [r7, #7]
 800ee50:	70da      	strb	r2, [r3, #3]
}
 800ee52:	bf00      	nop
 800ee54:	3710      	adds	r7, #16
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}
 800ee5a:	bf00      	nop
 800ee5c:	08018cf4 	.word	0x08018cf4
 800ee60:	08019298 	.word	0x08019298
 800ee64:	08018cc4 	.word	0x08018cc4

0800ee68 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b088      	sub	sp, #32
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	60f8      	str	r0, [r7, #12]
 800ee70:	460b      	mov	r3, r1
 800ee72:	607a      	str	r2, [r7, #4]
 800ee74:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800ee76:	2300      	movs	r3, #0
 800ee78:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800ee82:	2300      	movs	r3, #0
 800ee84:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d106      	bne.n	800ee9a <stateSelect+0x32>
 800ee8c:	4b43      	ldr	r3, [pc, #268]	; (800ef9c <stateSelect+0x134>)
 800ee8e:	4a44      	ldr	r2, [pc, #272]	; (800efa0 <stateSelect+0x138>)
 800ee90:	f44f 711b 	mov.w	r1, #620	; 0x26c
 800ee94:	4843      	ldr	r0, [pc, #268]	; (800efa4 <stateSelect+0x13c>)
 800ee96:	f003 ff29 	bl	8012cec <__assert_func>
    assert( searchStates != 0U );
 800ee9a:	897b      	ldrh	r3, [r7, #10]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d106      	bne.n	800eeae <stateSelect+0x46>
 800eea0:	4b41      	ldr	r3, [pc, #260]	; (800efa8 <stateSelect+0x140>)
 800eea2:	4a3f      	ldr	r2, [pc, #252]	; (800efa0 <stateSelect+0x138>)
 800eea4:	f240 216d 	movw	r1, #621	; 0x26d
 800eea8:	483e      	ldr	r0, [pc, #248]	; (800efa4 <stateSelect+0x13c>)
 800eeaa:	f003 ff1f 	bl	8012cec <__assert_func>
    assert( pCursor != NULL );
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d106      	bne.n	800eec2 <stateSelect+0x5a>
 800eeb4:	4b3d      	ldr	r3, [pc, #244]	; (800efac <stateSelect+0x144>)
 800eeb6:	4a3a      	ldr	r2, [pc, #232]	; (800efa0 <stateSelect+0x138>)
 800eeb8:	f240 216e 	movw	r1, #622	; 0x26e
 800eebc:	4839      	ldr	r0, [pc, #228]	; (800efa4 <stateSelect+0x13c>)
 800eebe:	f003 ff15 	bl	8012cec <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800eec2:	8bbb      	ldrh	r3, [r7, #28]
 800eec4:	f043 0302 	orr.w	r3, r3, #2
 800eec8:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800eeca:	8bbb      	ldrh	r3, [r7, #28]
 800eecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eed0:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800eed2:	8bbb      	ldrh	r3, [r7, #28]
 800eed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eed8:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800eeda:	8bbb      	ldrh	r3, [r7, #28]
 800eedc:	f043 0310 	orr.w	r3, r3, #16
 800eee0:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800eee2:	8bbb      	ldrh	r3, [r7, #28]
 800eee4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eee8:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800eeea:	8bba      	ldrh	r2, [r7, #28]
 800eeec:	897b      	ldrh	r3, [r7, #10]
 800eeee:	4013      	ands	r3, r2
 800eef0:	b29b      	uxth	r3, r3
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d106      	bne.n	800ef04 <stateSelect+0x9c>
 800eef6:	4b2e      	ldr	r3, [pc, #184]	; (800efb0 <stateSelect+0x148>)
 800eef8:	4a29      	ldr	r2, [pc, #164]	; (800efa0 <stateSelect+0x138>)
 800eefa:	f44f 711e 	mov.w	r1, #632	; 0x278
 800eefe:	4829      	ldr	r0, [pc, #164]	; (800efa4 <stateSelect+0x13c>)
 800ef00:	f003 fef4 	bl	8012cec <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800ef04:	8bbb      	ldrh	r3, [r7, #28]
 800ef06:	43da      	mvns	r2, r3
 800ef08:	897b      	ldrh	r3, [r7, #10]
 800ef0a:	4013      	ands	r3, r2
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d006      	beq.n	800ef1e <stateSelect+0xb6>
 800ef10:	4b28      	ldr	r3, [pc, #160]	; (800efb4 <stateSelect+0x14c>)
 800ef12:	4a23      	ldr	r2, [pc, #140]	; (800efa0 <stateSelect+0x138>)
 800ef14:	f240 2179 	movw	r1, #633	; 0x279
 800ef18:	4822      	ldr	r0, [pc, #136]	; (800efa4 <stateSelect+0x13c>)
 800ef1a:	f003 fee7 	bl	8012cec <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	689b      	ldr	r3, [r3, #8]
 800ef28:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800ef2a:	e02d      	b.n	800ef88 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800ef2c:	897a      	ldrh	r2, [r7, #10]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	009b      	lsls	r3, r3, #2
 800ef34:	69b9      	ldr	r1, [r7, #24]
 800ef36:	440b      	add	r3, r1
 800ef38:	78db      	ldrb	r3, [r3, #3]
 800ef3a:	4619      	mov	r1, r3
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	408b      	lsls	r3, r1
 800ef40:	401a      	ands	r2, r3
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	009b      	lsls	r3, r3, #2
 800ef48:	69b9      	ldr	r1, [r7, #24]
 800ef4a:	440b      	add	r3, r1
 800ef4c:	78db      	ldrb	r3, [r3, #3]
 800ef4e:	4619      	mov	r1, r3
 800ef50:	2301      	movs	r3, #1
 800ef52:	408b      	lsls	r3, r1
 800ef54:	429a      	cmp	r2, r3
 800ef56:	bf0c      	ite	eq
 800ef58:	2301      	moveq	r3, #1
 800ef5a:	2300      	movne	r3, #0
 800ef5c:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800ef5e:	7dfb      	ldrb	r3, [r7, #23]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d00c      	beq.n	800ef7e <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	009b      	lsls	r3, r3, #2
 800ef6a:	69ba      	ldr	r2, [r7, #24]
 800ef6c:	4413      	add	r3, r2
 800ef6e:	881b      	ldrh	r3, [r3, #0]
 800ef70:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	1c5a      	adds	r2, r3, #1
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	601a      	str	r2, [r3, #0]
            break;
 800ef7c:	e009      	b.n	800ef92 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	1c5a      	adds	r2, r3, #1
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	693a      	ldr	r2, [r7, #16]
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	d8cc      	bhi.n	800ef2c <stateSelect+0xc4>
    }

    return packetId;
 800ef92:	8bfb      	ldrh	r3, [r7, #30]
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3720      	adds	r7, #32
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	08018d14 	.word	0x08018d14
 800efa0:	080192a8 	.word	0x080192a8
 800efa4:	08018cc4 	.word	0x08018cc4
 800efa8:	08018d2c 	.word	0x08018d2c
 800efac:	08018d40 	.word	0x08018d40
 800efb0:	08018d50 	.word	0x08018d50
 800efb4:	08018d78 	.word	0x08018d78

0800efb8 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800efb8:	b480      	push	{r7}
 800efba:	b085      	sub	sp, #20
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	4603      	mov	r3, r0
 800efc0:	71fb      	strb	r3, [r7, #7]
 800efc2:	460b      	mov	r3, r1
 800efc4:	71bb      	strb	r3, [r7, #6]
 800efc6:	4613      	mov	r3, r2
 800efc8:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800efca:	2300      	movs	r3, #0
 800efcc:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800efce:	797b      	ldrb	r3, [r7, #5]
 800efd0:	2b02      	cmp	r3, #2
 800efd2:	bf0c      	ite	eq
 800efd4:	2301      	moveq	r3, #1
 800efd6:	2300      	movne	r3, #0
 800efd8:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800efda:	79fb      	ldrb	r3, [r7, #7]
 800efdc:	2b03      	cmp	r3, #3
 800efde:	d827      	bhi.n	800f030 <MQTT_CalculateStateAck+0x78>
 800efe0:	a201      	add	r2, pc, #4	; (adr r2, 800efe8 <MQTT_CalculateStateAck+0x30>)
 800efe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efe6:	bf00      	nop
 800efe8:	0800eff9 	.word	0x0800eff9
 800efec:	0800f00b 	.word	0x0800f00b
 800eff0:	0800f01b 	.word	0x0800f01b
 800eff4:	0800f02b 	.word	0x0800f02b
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800eff8:	797b      	ldrb	r3, [r7, #5]
 800effa:	2b01      	cmp	r3, #1
 800effc:	bf0c      	ite	eq
 800effe:	2301      	moveq	r3, #1
 800f000:	2300      	movne	r3, #0
 800f002:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800f004:	230a      	movs	r3, #10
 800f006:	73fb      	strb	r3, [r7, #15]
            break;
 800f008:	e013      	b.n	800f032 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800f00a:	79bb      	ldrb	r3, [r7, #6]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d101      	bne.n	800f014 <MQTT_CalculateStateAck+0x5c>
 800f010:	2308      	movs	r3, #8
 800f012:	e000      	b.n	800f016 <MQTT_CalculateStateAck+0x5e>
 800f014:	2304      	movs	r3, #4
 800f016:	73fb      	strb	r3, [r7, #15]
            break;
 800f018:	e00b      	b.n	800f032 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800f01a:	79bb      	ldrb	r3, [r7, #6]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d101      	bne.n	800f024 <MQTT_CalculateStateAck+0x6c>
 800f020:	2309      	movs	r3, #9
 800f022:	e000      	b.n	800f026 <MQTT_CalculateStateAck+0x6e>
 800f024:	2305      	movs	r3, #5
 800f026:	73fb      	strb	r3, [r7, #15]
            break;
 800f028:	e003      	b.n	800f032 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800f02a:	230a      	movs	r3, #10
 800f02c:	73fb      	strb	r3, [r7, #15]
            break;
 800f02e:	e000      	b.n	800f032 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800f030:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800f032:	7bbb      	ldrb	r3, [r7, #14]
 800f034:	f083 0301 	eor.w	r3, r3, #1
 800f038:	b2db      	uxtb	r3, r3
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d001      	beq.n	800f042 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800f042:	7bfb      	ldrb	r3, [r7, #15]
}
 800f044:	4618      	mov	r0, r3
 800f046:	3714      	adds	r7, #20
 800f048:	46bd      	mov	sp, r7
 800f04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04e:	4770      	bx	lr

0800f050 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b088      	sub	sp, #32
 800f054:	af02      	add	r7, sp, #8
 800f056:	60f8      	str	r0, [r7, #12]
 800f058:	60b9      	str	r1, [r7, #8]
 800f05a:	607a      	str	r2, [r7, #4]
 800f05c:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800f05e:	2308      	movs	r3, #8
 800f060:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800f062:	2300      	movs	r3, #0
 800f064:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800f066:	2300      	movs	r3, #0
 800f068:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d106      	bne.n	800f07e <updateStateAck+0x2e>
 800f070:	4b22      	ldr	r3, [pc, #136]	; (800f0fc <updateStateAck+0xac>)
 800f072:	4a23      	ldr	r2, [pc, #140]	; (800f100 <updateStateAck+0xb0>)
 800f074:	f240 21ce 	movw	r1, #718	; 0x2ce
 800f078:	4822      	ldr	r0, [pc, #136]	; (800f104 <updateStateAck+0xb4>)
 800f07a:	f003 fe37 	bl	8012cec <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800f07e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f082:	2b0a      	cmp	r3, #10
 800f084:	d003      	beq.n	800f08e <updateStateAck+0x3e>
 800f086:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f08a:	2b04      	cmp	r3, #4
 800f08c:	d101      	bne.n	800f092 <updateStateAck+0x42>
 800f08e:	2301      	movs	r3, #1
 800f090:	e000      	b.n	800f094 <updateStateAck+0x44>
 800f092:	2300      	movs	r3, #0
 800f094:	75bb      	strb	r3, [r7, #22]
 800f096:	7dbb      	ldrb	r3, [r7, #22]
 800f098:	f003 0301 	and.w	r3, r3, #1
 800f09c:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800f09e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800f0a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f0a6:	4611      	mov	r1, r2
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f7ff fcc3 	bl	800ea34 <validateTransitionAck>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800f0b2:	7d7b      	ldrb	r3, [r7, #21]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d01c      	beq.n	800f0f2 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800f0bc:	f897 2020 	ldrb.w	r2, [r7, #32]
 800f0c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d014      	beq.n	800f0f2 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800f0c8:	7dbb      	ldrb	r3, [r7, #22]
 800f0ca:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800f0ce:	6879      	ldr	r1, [r7, #4]
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f7ff fe8d 	bl	800edf0 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800f0d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f0da:	2b04      	cmp	r3, #4
 800f0dc:	d109      	bne.n	800f0f2 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800f0de:	887a      	ldrh	r2, [r7, #2]
 800f0e0:	2304      	movs	r3, #4
 800f0e2:	9300      	str	r3, [sp, #0]
 800f0e4:	2302      	movs	r3, #2
 800f0e6:	68b9      	ldr	r1, [r7, #8]
 800f0e8:	68f8      	ldr	r0, [r7, #12]
 800f0ea:	f7ff fdfd 	bl	800ece8 <addRecord>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800f0f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	3718      	adds	r7, #24
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	bd80      	pop	{r7, pc}
 800f0fc:	08018cf4 	.word	0x08018cf4
 800f100:	080192b4 	.word	0x080192b4
 800f104:	08018cc4 	.word	0x08018cc4

0800f108 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800f108:	b590      	push	{r4, r7, lr}
 800f10a:	b089      	sub	sp, #36	; 0x24
 800f10c:	af02      	add	r7, sp, #8
 800f10e:	60f8      	str	r0, [r7, #12]
 800f110:	60b9      	str	r1, [r7, #8]
 800f112:	4611      	mov	r1, r2
 800f114:	461a      	mov	r2, r3
 800f116:	460b      	mov	r3, r1
 800f118:	80fb      	strh	r3, [r7, #6]
 800f11a:	4613      	mov	r3, r2
 800f11c:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800f11e:	2300      	movs	r3, #0
 800f120:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800f122:	2300      	movs	r3, #0
 800f124:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d106      	bne.n	800f13a <updateStatePublish+0x32>
 800f12c:	4b29      	ldr	r3, [pc, #164]	; (800f1d4 <updateStatePublish+0xcc>)
 800f12e:	4a2a      	ldr	r2, [pc, #168]	; (800f1d8 <updateStatePublish+0xd0>)
 800f130:	f240 310b 	movw	r1, #779	; 0x30b
 800f134:	4829      	ldr	r0, [pc, #164]	; (800f1dc <updateStatePublish+0xd4>)
 800f136:	f003 fdd9 	bl	8012cec <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800f13a:	88fb      	ldrh	r3, [r7, #6]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d106      	bne.n	800f14e <updateStatePublish+0x46>
 800f140:	4b27      	ldr	r3, [pc, #156]	; (800f1e0 <updateStatePublish+0xd8>)
 800f142:	4a25      	ldr	r2, [pc, #148]	; (800f1d8 <updateStatePublish+0xd0>)
 800f144:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800f148:	4824      	ldr	r0, [pc, #144]	; (800f1dc <updateStatePublish+0xd4>)
 800f14a:	f003 fdcf 	bl	8012cec <__assert_func>
    assert( qos != MQTTQoS0 );
 800f14e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f152:	2b00      	cmp	r3, #0
 800f154:	d106      	bne.n	800f164 <updateStatePublish+0x5c>
 800f156:	4b23      	ldr	r3, [pc, #140]	; (800f1e4 <updateStatePublish+0xdc>)
 800f158:	4a1f      	ldr	r2, [pc, #124]	; (800f1d8 <updateStatePublish+0xd0>)
 800f15a:	f240 310d 	movw	r1, #781	; 0x30d
 800f15e:	481f      	ldr	r0, [pc, #124]	; (800f1dc <updateStatePublish+0xd4>)
 800f160:	f003 fdc4 	bl	8012cec <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800f164:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f168:	797a      	ldrb	r2, [r7, #5]
 800f16a:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 800f16e:	f897 002c 	ldrb.w	r0, [r7, #44]	; 0x2c
 800f172:	f7ff fbf9 	bl	800e968 <validateTransitionPublish>
 800f176:	4603      	mov	r3, r0
 800f178:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800f17a:	7dbb      	ldrb	r3, [r7, #22]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d021      	beq.n	800f1c4 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800f180:	797b      	ldrb	r3, [r7, #5]
 800f182:	2b01      	cmp	r3, #1
 800f184:	d10f      	bne.n	800f1a6 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800f18e:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800f192:	88fa      	ldrh	r2, [r7, #6]
 800f194:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800f198:	9300      	str	r3, [sp, #0]
 800f19a:	4623      	mov	r3, r4
 800f19c:	f7ff fda4 	bl	800ece8 <addRecord>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	75fb      	strb	r3, [r7, #23]
 800f1a4:	e010      	b.n	800f1c8 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800f1a6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800f1aa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800f1ae:	429a      	cmp	r2, r3
 800f1b0:	d00a      	beq.n	800f1c8 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	6818      	ldr	r0, [r3, #0]
 800f1b6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	68b9      	ldr	r1, [r7, #8]
 800f1be:	f7ff fe17 	bl	800edf0 <updateRecord>
 800f1c2:	e001      	b.n	800f1c8 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800f1c4:	2308      	movs	r3, #8
 800f1c6:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800f1c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	371c      	adds	r7, #28
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd90      	pop	{r4, r7, pc}
 800f1d2:	bf00      	nop
 800f1d4:	08018d14 	.word	0x08018d14
 800f1d8:	080192c4 	.word	0x080192c4
 800f1dc:	08018cc4 	.word	0x08018cc4
 800f1e0:	08018ca0 	.word	0x08018ca0
 800f1e4:	08018d04 	.word	0x08018d04

0800f1e8 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800f1e8:	b480      	push	{r7}
 800f1ea:	b085      	sub	sp, #20
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	460a      	mov	r2, r1
 800f1f2:	71fb      	strb	r3, [r7, #7]
 800f1f4:	4613      	mov	r3, r2
 800f1f6:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800f1fc:	79bb      	ldrb	r3, [r7, #6]
 800f1fe:	2b02      	cmp	r3, #2
 800f200:	d011      	beq.n	800f226 <MQTT_CalculateStatePublish+0x3e>
 800f202:	2b02      	cmp	r3, #2
 800f204:	dc17      	bgt.n	800f236 <MQTT_CalculateStatePublish+0x4e>
 800f206:	2b00      	cmp	r3, #0
 800f208:	d002      	beq.n	800f210 <MQTT_CalculateStatePublish+0x28>
 800f20a:	2b01      	cmp	r3, #1
 800f20c:	d003      	beq.n	800f216 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800f20e:	e012      	b.n	800f236 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800f210:	230a      	movs	r3, #10
 800f212:	73fb      	strb	r3, [r7, #15]
            break;
 800f214:	e010      	b.n	800f238 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800f216:	79fb      	ldrb	r3, [r7, #7]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d101      	bne.n	800f220 <MQTT_CalculateStatePublish+0x38>
 800f21c:	2306      	movs	r3, #6
 800f21e:	e000      	b.n	800f222 <MQTT_CalculateStatePublish+0x3a>
 800f220:	2302      	movs	r3, #2
 800f222:	73fb      	strb	r3, [r7, #15]
            break;
 800f224:	e008      	b.n	800f238 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800f226:	79fb      	ldrb	r3, [r7, #7]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d101      	bne.n	800f230 <MQTT_CalculateStatePublish+0x48>
 800f22c:	2307      	movs	r3, #7
 800f22e:	e000      	b.n	800f232 <MQTT_CalculateStatePublish+0x4a>
 800f230:	2303      	movs	r3, #3
 800f232:	73fb      	strb	r3, [r7, #15]
            break;
 800f234:	e000      	b.n	800f238 <MQTT_CalculateStatePublish+0x50>
            break;
 800f236:	bf00      	nop
    }

    return calculatedState;
 800f238:	7bfb      	ldrb	r3, [r7, #15]
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3714      	adds	r7, #20
 800f23e:	46bd      	mov	sp, r7
 800f240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f244:	4770      	bx	lr

0800f246 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800f246:	b590      	push	{r4, r7, lr}
 800f248:	b08b      	sub	sp, #44	; 0x2c
 800f24a:	af04      	add	r7, sp, #16
 800f24c:	6078      	str	r0, [r7, #4]
 800f24e:	4608      	mov	r0, r1
 800f250:	4611      	mov	r1, r2
 800f252:	461a      	mov	r2, r3
 800f254:	4603      	mov	r3, r0
 800f256:	807b      	strh	r3, [r7, #2]
 800f258:	460b      	mov	r3, r1
 800f25a:	707b      	strb	r3, [r7, #1]
 800f25c:	4613      	mov	r3, r2
 800f25e:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800f260:	2300      	movs	r3, #0
 800f262:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800f264:	2300      	movs	r3, #0
 800f266:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800f268:	2300      	movs	r3, #0
 800f26a:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800f26c:	2300      	movs	r3, #0
 800f26e:	43db      	mvns	r3, r3
 800f270:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800f272:	2300      	movs	r3, #0
 800f274:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d002      	beq.n	800f282 <MQTT_UpdateStatePublish+0x3c>
 800f27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d102      	bne.n	800f288 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800f282:	2301      	movs	r3, #1
 800f284:	75fb      	strb	r3, [r7, #23]
 800f286:	e028      	b.n	800f2da <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800f288:	783b      	ldrb	r3, [r7, #0]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d103      	bne.n	800f296 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800f28e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f290:	220a      	movs	r2, #10
 800f292:	701a      	strb	r2, [r3, #0]
 800f294:	e021      	b.n	800f2da <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800f296:	887b      	ldrh	r3, [r7, #2]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d102      	bne.n	800f2a2 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800f29c:	2301      	movs	r3, #1
 800f29e:	75fb      	strb	r3, [r7, #23]
 800f2a0:	e01b      	b.n	800f2da <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800f2a2:	787b      	ldrb	r3, [r7, #1]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d118      	bne.n	800f2da <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800f2b0:	f107 040d 	add.w	r4, r7, #13
 800f2b4:	887a      	ldrh	r2, [r7, #2]
 800f2b6:	f107 030e 	add.w	r3, r7, #14
 800f2ba:	9300      	str	r3, [sp, #0]
 800f2bc:	4623      	mov	r3, r4
 800f2be:	f7ff fc5b 	bl	800eb78 <findInRecord>
 800f2c2:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	43db      	mvns	r3, r3
 800f2c8:	693a      	ldr	r2, [r7, #16]
 800f2ca:	429a      	cmp	r2, r3
 800f2cc:	d003      	beq.n	800f2d6 <MQTT_UpdateStatePublish+0x90>
 800f2ce:	7b7b      	ldrb	r3, [r7, #13]
 800f2d0:	783a      	ldrb	r2, [r7, #0]
 800f2d2:	429a      	cmp	r2, r3
 800f2d4:	d001      	beq.n	800f2da <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800f2d6:	2301      	movs	r3, #1
 800f2d8:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800f2da:	783b      	ldrb	r3, [r7, #0]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d020      	beq.n	800f322 <MQTT_UpdateStatePublish+0xdc>
 800f2e0:	7dfb      	ldrb	r3, [r7, #23]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d11d      	bne.n	800f322 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800f2e6:	783a      	ldrb	r2, [r7, #0]
 800f2e8:	787b      	ldrb	r3, [r7, #1]
 800f2ea:	4611      	mov	r1, r2
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f7ff ff7b 	bl	800f1e8 <MQTT_CalculateStatePublish>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800f2f6:	7bbb      	ldrb	r3, [r7, #14]
 800f2f8:	7878      	ldrb	r0, [r7, #1]
 800f2fa:	8879      	ldrh	r1, [r7, #2]
 800f2fc:	7bfa      	ldrb	r2, [r7, #15]
 800f2fe:	9202      	str	r2, [sp, #8]
 800f300:	9301      	str	r3, [sp, #4]
 800f302:	783b      	ldrb	r3, [r7, #0]
 800f304:	9300      	str	r3, [sp, #0]
 800f306:	4603      	mov	r3, r0
 800f308:	460a      	mov	r2, r1
 800f30a:	6939      	ldr	r1, [r7, #16]
 800f30c:	6878      	ldr	r0, [r7, #4]
 800f30e:	f7ff fefb 	bl	800f108 <updateStatePublish>
 800f312:	4603      	mov	r3, r0
 800f314:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800f316:	7dfb      	ldrb	r3, [r7, #23]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d102      	bne.n	800f322 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800f31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f31e:	7bfa      	ldrb	r2, [r7, #15]
 800f320:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800f322:	7dfb      	ldrb	r3, [r7, #23]
}
 800f324:	4618      	mov	r0, r3
 800f326:	371c      	adds	r7, #28
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd90      	pop	{r4, r7, pc}

0800f32c <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b08a      	sub	sp, #40	; 0x28
 800f330:	af02      	add	r7, sp, #8
 800f332:	6078      	str	r0, [r7, #4]
 800f334:	4608      	mov	r0, r1
 800f336:	4611      	mov	r1, r2
 800f338:	461a      	mov	r2, r3
 800f33a:	4603      	mov	r3, r0
 800f33c:	807b      	strh	r3, [r7, #2]
 800f33e:	460b      	mov	r3, r1
 800f340:	707b      	strb	r3, [r7, #1]
 800f342:	4613      	mov	r3, r2
 800f344:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800f346:	2300      	movs	r3, #0
 800f348:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800f34a:	2300      	movs	r3, #0
 800f34c:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800f34e:	783a      	ldrb	r2, [r7, #0]
 800f350:	787b      	ldrb	r3, [r7, #1]
 800f352:	4611      	mov	r1, r2
 800f354:	4618      	mov	r0, r3
 800f356:	f7ff fbe1 	bl	800eb1c <isPublishOutgoing>
 800f35a:	4603      	mov	r3, r0
 800f35c:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800f35e:	2300      	movs	r3, #0
 800f360:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800f362:	2300      	movs	r3, #0
 800f364:	43db      	mvns	r3, r3
 800f366:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800f368:	2300      	movs	r3, #0
 800f36a:	43db      	mvns	r3, r3
 800f36c:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800f36e:	2300      	movs	r3, #0
 800f370:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800f372:	2305      	movs	r3, #5
 800f374:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d002      	beq.n	800f382 <MQTT_UpdateStateAck+0x56>
 800f37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d102      	bne.n	800f388 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800f382:	2301      	movs	r3, #1
 800f384:	74fb      	strb	r3, [r7, #19]
 800f386:	e027      	b.n	800f3d8 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800f388:	887b      	ldrh	r3, [r7, #2]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d102      	bne.n	800f394 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800f38e:	2301      	movs	r3, #1
 800f390:	74fb      	strb	r3, [r7, #19]
 800f392:	e021      	b.n	800f3d8 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800f394:	787b      	ldrb	r3, [r7, #1]
 800f396:	2b03      	cmp	r3, #3
 800f398:	d902      	bls.n	800f3a0 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800f39a:	2301      	movs	r3, #1
 800f39c:	74fb      	strb	r3, [r7, #19]
 800f39e:	e01b      	b.n	800f3d8 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800f3a0:	7c7b      	ldrb	r3, [r7, #17]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d006      	beq.n	800f3b4 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	689b      	ldr	r3, [r3, #8]
 800f3b0:	61fb      	str	r3, [r7, #28]
 800f3b2:	e005      	b.n	800f3c0 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	685b      	ldr	r3, [r3, #4]
 800f3b8:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	68db      	ldr	r3, [r3, #12]
 800f3be:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800f3c0:	f107 010f 	add.w	r1, r7, #15
 800f3c4:	887a      	ldrh	r2, [r7, #2]
 800f3c6:	f107 0310 	add.w	r3, r7, #16
 800f3ca:	9300      	str	r3, [sp, #0]
 800f3cc:	460b      	mov	r3, r1
 800f3ce:	69f9      	ldr	r1, [r7, #28]
 800f3d0:	6978      	ldr	r0, [r7, #20]
 800f3d2:	f7ff fbd1 	bl	800eb78 <findInRecord>
 800f3d6:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800f3d8:	2300      	movs	r3, #0
 800f3da:	43db      	mvns	r3, r3
 800f3dc:	69ba      	ldr	r2, [r7, #24]
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d01a      	beq.n	800f418 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800f3e2:	7bfa      	ldrb	r2, [r7, #15]
 800f3e4:	7839      	ldrb	r1, [r7, #0]
 800f3e6:	787b      	ldrb	r3, [r7, #1]
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f7ff fde5 	bl	800efb8 <MQTT_CalculateStateAck>
 800f3ee:	4603      	mov	r3, r0
 800f3f0:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800f3f2:	7c3b      	ldrb	r3, [r7, #16]
 800f3f4:	8879      	ldrh	r1, [r7, #2]
 800f3f6:	7cba      	ldrb	r2, [r7, #18]
 800f3f8:	9201      	str	r2, [sp, #4]
 800f3fa:	9300      	str	r3, [sp, #0]
 800f3fc:	460b      	mov	r3, r1
 800f3fe:	69ba      	ldr	r2, [r7, #24]
 800f400:	69f9      	ldr	r1, [r7, #28]
 800f402:	6978      	ldr	r0, [r7, #20]
 800f404:	f7ff fe24 	bl	800f050 <updateStateAck>
 800f408:	4603      	mov	r3, r0
 800f40a:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800f40c:	7cfb      	ldrb	r3, [r7, #19]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d102      	bne.n	800f418 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800f412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f414:	7cba      	ldrb	r2, [r7, #18]
 800f416:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800f418:	7cfb      	ldrb	r3, [r7, #19]
}
 800f41a:	4618      	mov	r0, r3
 800f41c:	3720      	adds	r7, #32
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}

0800f422 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800f422:	b580      	push	{r7, lr}
 800f424:	b086      	sub	sp, #24
 800f426:	af00      	add	r7, sp, #0
 800f428:	60f8      	str	r0, [r7, #12]
 800f42a:	60b9      	str	r1, [r7, #8]
 800f42c:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800f42e:	2300      	movs	r3, #0
 800f430:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800f432:	2300      	movs	r3, #0
 800f434:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d01b      	beq.n	800f474 <MQTT_PubrelToResend+0x52>
 800f43c:	68bb      	ldr	r3, [r7, #8]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d018      	beq.n	800f474 <MQTT_PubrelToResend+0x52>
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d015      	beq.n	800f474 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800f448:	8abb      	ldrh	r3, [r7, #20]
 800f44a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f44e:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800f450:	8abb      	ldrh	r3, [r7, #20]
 800f452:	f043 0310 	orr.w	r3, r3, #16
 800f456:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800f458:	8abb      	ldrh	r3, [r7, #20]
 800f45a:	68ba      	ldr	r2, [r7, #8]
 800f45c:	4619      	mov	r1, r3
 800f45e:	68f8      	ldr	r0, [r7, #12]
 800f460:	f7ff fd02 	bl	800ee68 <stateSelect>
 800f464:	4603      	mov	r3, r0
 800f466:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800f468:	8afb      	ldrh	r3, [r7, #22]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d002      	beq.n	800f474 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2204      	movs	r2, #4
 800f472:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800f474:	8afb      	ldrh	r3, [r7, #22]
}
 800f476:	4618      	mov	r0, r3
 800f478:	3718      	adds	r7, #24
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
	...

0800f480 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800f480:	b580      	push	{r7, lr}
 800f482:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 800f486:	af02      	add	r7, sp, #8
 800f488:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f48c:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f490:	6018      	str	r0, [r3, #0]
 800f492:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f496:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 800f49a:	6019      	str	r1, [r3, #0]
 800f49c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4a0:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800f4a4:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800f4ac:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4b0:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	781a      	ldrb	r2, [r3, #0]
 800f4b8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4bc:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f4c0:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800f4c2:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4c6:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	88da      	ldrh	r2, [r3, #6]
 800f4ce:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4d2:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f4d6:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800f4d8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4dc:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800f4e4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4e8:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800f4f0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f4f4:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	789a      	ldrb	r2, [r3, #2]
 800f4fc:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f500:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f504:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800f506:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f50a:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	78da      	ldrb	r2, [r3, #3]
 800f512:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f516:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f51a:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800f51c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f520:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	791a      	ldrb	r2, [r3, #4]
 800f528:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f52c:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f530:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800f532:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f536:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	795a      	ldrb	r2, [r3, #5]
 800f53e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f542:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800f546:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800f548:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f54c:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	785b      	ldrb	r3, [r3, #1]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d115      	bne.n	800f584 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800f558:	f107 0314 	add.w	r3, r7, #20
 800f55c:	4619      	mov	r1, r3
 800f55e:	482a      	ldr	r0, [pc, #168]	; (800f608 <transport_recv+0x188>)
 800f560:	f7fb feba 	bl	800b2d8 <ES_WIFI_StartClientConnection>
 800f564:	4603      	mov	r3, r0
 800f566:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800f56a:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d001      	beq.n	800f576 <transport_recv+0xf6>
			return 0;
 800f572:	2300      	movs	r3, #0
 800f574:	e042      	b.n	800f5fc <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800f576:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f57a:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	2201      	movs	r2, #1
 800f582:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800f584:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f588:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	7819      	ldrb	r1, [r3, #0]
 800f590:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f594:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	b298      	uxth	r0, r3
 800f59c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f5a0:	f5a3 6285 	sub.w	r2, r3, #1064	; 0x428
 800f5a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f5a8:	9301      	str	r3, [sp, #4]
 800f5aa:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800f5ae:	9300      	str	r3, [sp, #0]
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	6812      	ldr	r2, [r2, #0]
 800f5b4:	4814      	ldr	r0, [pc, #80]	; (800f608 <transport_recv+0x188>)
 800f5b6:	f7fc f835 	bl	800b624 <ES_WIFI_ReceiveData>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800f5c0:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d00a      	beq.n	800f5de <transport_recv+0x15e>
		socketStatus=0;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		pNetworkContext->socket_open=0;
 800f5ce:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f5d2:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	705a      	strb	r2, [r3, #1]
 800f5dc:	e00c      	b.n	800f5f8 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800f5de:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800f5e2:	461a      	mov	r2, r3
 800f5e4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800f5e8:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800f5ec:	2100      	movs	r1, #0
 800f5ee:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800f5f0:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800f5f4:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
	}

    return socketStatus;
 800f5f8:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
}
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	20001064 	.word	0x20001064

0800f60c <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b08e      	sub	sp, #56	; 0x38
 800f610:	af02      	add	r7, sp, #8
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	60b9      	str	r1, [r7, #8]
 800f616:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800f618:	2300      	movs	r3, #0
 800f61a:	62fb      	str	r3, [r7, #44]	; 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	781b      	ldrb	r3, [r3, #0]
 800f620:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	88db      	ldrh	r3, [r3, #6]
 800f626:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800f628:	2300      	movs	r3, #0
 800f62a:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800f62c:	2300      	movs	r3, #0
 800f62e:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	789b      	ldrb	r3, [r3, #2]
 800f634:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	78db      	ldrb	r3, [r3, #3]
 800f63a:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	791b      	ldrb	r3, [r3, #4]
 800f640:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	795b      	ldrb	r3, [r3, #5]
 800f646:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	785b      	ldrb	r3, [r3, #1]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d111      	bne.n	800f674 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800f650:	f107 0314 	add.w	r3, r7, #20
 800f654:	4619      	mov	r1, r3
 800f656:	481c      	ldr	r0, [pc, #112]	; (800f6c8 <transport_send+0xbc>)
 800f658:	f7fb fe3e 	bl	800b2d8 <ES_WIFI_StartClientConnection>
 800f65c:	4603      	mov	r3, r0
 800f65e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800f662:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f666:	2b00      	cmp	r3, #0
 800f668:	d001      	beq.n	800f66e <transport_send+0x62>
			return 0;
 800f66a:	2300      	movs	r3, #0
 800f66c:	e027      	b.n	800f6be <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2201      	movs	r2, #1
 800f672:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	7819      	ldrb	r1, [r3, #0]
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	b29a      	uxth	r2, r3
 800f67c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f680:	9301      	str	r3, [sp, #4]
 800f682:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f686:	9300      	str	r3, [sp, #0]
 800f688:	4613      	mov	r3, r2
 800f68a:	68ba      	ldr	r2, [r7, #8]
 800f68c:	480e      	ldr	r0, [pc, #56]	; (800f6c8 <transport_send+0xbc>)
 800f68e:	f7fb ff0d 	bl	800b4ac <ES_WIFI_SendData>
 800f692:	4603      	mov	r3, r0
 800f694:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800f698:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d00a      	beq.n	800f6b6 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800f6a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f6aa:	4619      	mov	r1, r3
 800f6ac:	4807      	ldr	r0, [pc, #28]	; (800f6cc <transport_send+0xc0>)
 800f6ae:	f004 fb17 	bl	8013ce0 <iprintf>
		return 0;
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	e003      	b.n	800f6be <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800f6b6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800f6ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

    return socketStatus;
 800f6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3730      	adds	r7, #48	; 0x30
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bd80      	pop	{r7, pc}
 800f6c6:	bf00      	nop
 800f6c8:	20001064 	.word	0x20001064
 800f6cc:	08018e78 	.word	0x08018e78

0800f6d0 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b085      	sub	sp, #20
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60ba      	str	r2, [r7, #8]
 800f6d8:	607b      	str	r3, [r7, #4]
 800f6da:	4603      	mov	r3, r0
 800f6dc:	73fb      	strb	r3, [r7, #15]
 800f6de:	460b      	mov	r3, r1
 800f6e0:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	7bfa      	ldrb	r2, [r7, #15]
 800f6e6:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	7bba      	ldrb	r2, [r7, #14]
 800f6ec:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	4a08      	ldr	r2, [pc, #32]	; (800f714 <init_transport_from_socket+0x44>)
 800f6f2:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	4a08      	ldr	r2, [pc, #32]	; (800f718 <init_transport_from_socket+0x48>)
 800f6f8:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	68ba      	ldr	r2, [r7, #8]
 800f704:	60da      	str	r2, [r3, #12]
}
 800f706:	bf00      	nop
 800f708:	3714      	adds	r7, #20
 800f70a:	46bd      	mov	sp, r7
 800f70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f710:	4770      	bx	lr
 800f712:	bf00      	nop
 800f714:	0800f481 	.word	0x0800f481
 800f718:	0800f60d 	.word	0x0800f60d

0800f71c <__NVIC_SetPriority>:
{
 800f71c:	b480      	push	{r7}
 800f71e:	b083      	sub	sp, #12
 800f720:	af00      	add	r7, sp, #0
 800f722:	4603      	mov	r3, r0
 800f724:	6039      	str	r1, [r7, #0]
 800f726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	db0a      	blt.n	800f746 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	b2da      	uxtb	r2, r3
 800f734:	490c      	ldr	r1, [pc, #48]	; (800f768 <__NVIC_SetPriority+0x4c>)
 800f736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f73a:	0112      	lsls	r2, r2, #4
 800f73c:	b2d2      	uxtb	r2, r2
 800f73e:	440b      	add	r3, r1
 800f740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800f744:	e00a      	b.n	800f75c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	b2da      	uxtb	r2, r3
 800f74a:	4908      	ldr	r1, [pc, #32]	; (800f76c <__NVIC_SetPriority+0x50>)
 800f74c:	79fb      	ldrb	r3, [r7, #7]
 800f74e:	f003 030f 	and.w	r3, r3, #15
 800f752:	3b04      	subs	r3, #4
 800f754:	0112      	lsls	r2, r2, #4
 800f756:	b2d2      	uxtb	r2, r2
 800f758:	440b      	add	r3, r1
 800f75a:	761a      	strb	r2, [r3, #24]
}
 800f75c:	bf00      	nop
 800f75e:	370c      	adds	r7, #12
 800f760:	46bd      	mov	sp, r7
 800f762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f766:	4770      	bx	lr
 800f768:	e000e100 	.word	0xe000e100
 800f76c:	e000ed00 	.word	0xe000ed00

0800f770 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f770:	b580      	push	{r7, lr}
 800f772:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f774:	2100      	movs	r1, #0
 800f776:	f06f 0004 	mvn.w	r0, #4
 800f77a:	f7ff ffcf 	bl	800f71c <__NVIC_SetPriority>
#endif
}
 800f77e:	bf00      	nop
 800f780:	bd80      	pop	{r7, pc}
	...

0800f784 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f784:	b480      	push	{r7}
 800f786:	b083      	sub	sp, #12
 800f788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f78a:	f3ef 8305 	mrs	r3, IPSR
 800f78e:	603b      	str	r3, [r7, #0]
  return(result);
 800f790:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f792:	2b00      	cmp	r3, #0
 800f794:	d003      	beq.n	800f79e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f796:	f06f 0305 	mvn.w	r3, #5
 800f79a:	607b      	str	r3, [r7, #4]
 800f79c:	e00c      	b.n	800f7b8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f79e:	4b0a      	ldr	r3, [pc, #40]	; (800f7c8 <osKernelInitialize+0x44>)
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d105      	bne.n	800f7b2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f7a6:	4b08      	ldr	r3, [pc, #32]	; (800f7c8 <osKernelInitialize+0x44>)
 800f7a8:	2201      	movs	r2, #1
 800f7aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	607b      	str	r3, [r7, #4]
 800f7b0:	e002      	b.n	800f7b8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f7b2:	f04f 33ff 	mov.w	r3, #4294967295
 800f7b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f7b8:	687b      	ldr	r3, [r7, #4]
}
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	370c      	adds	r7, #12
 800f7be:	46bd      	mov	sp, r7
 800f7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c4:	4770      	bx	lr
 800f7c6:	bf00      	nop
 800f7c8:	20001964 	.word	0x20001964

0800f7cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b082      	sub	sp, #8
 800f7d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f7d2:	f3ef 8305 	mrs	r3, IPSR
 800f7d6:	603b      	str	r3, [r7, #0]
  return(result);
 800f7d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d003      	beq.n	800f7e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f7de:	f06f 0305 	mvn.w	r3, #5
 800f7e2:	607b      	str	r3, [r7, #4]
 800f7e4:	e010      	b.n	800f808 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f7e6:	4b0b      	ldr	r3, [pc, #44]	; (800f814 <osKernelStart+0x48>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	2b01      	cmp	r3, #1
 800f7ec:	d109      	bne.n	800f802 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f7ee:	f7ff ffbf 	bl	800f770 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f7f2:	4b08      	ldr	r3, [pc, #32]	; (800f814 <osKernelStart+0x48>)
 800f7f4:	2202      	movs	r2, #2
 800f7f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f7f8:	f001 fbda 	bl	8010fb0 <vTaskStartScheduler>
      stat = osOK;
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	607b      	str	r3, [r7, #4]
 800f800:	e002      	b.n	800f808 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f802:	f04f 33ff 	mov.w	r3, #4294967295
 800f806:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f808:	687b      	ldr	r3, [r7, #4]
}
 800f80a:	4618      	mov	r0, r3
 800f80c:	3708      	adds	r7, #8
 800f80e:	46bd      	mov	sp, r7
 800f810:	bd80      	pop	{r7, pc}
 800f812:	bf00      	nop
 800f814:	20001964 	.word	0x20001964

0800f818 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f818:	b580      	push	{r7, lr}
 800f81a:	b08e      	sub	sp, #56	; 0x38
 800f81c:	af04      	add	r7, sp, #16
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f824:	2300      	movs	r3, #0
 800f826:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f828:	f3ef 8305 	mrs	r3, IPSR
 800f82c:	617b      	str	r3, [r7, #20]
  return(result);
 800f82e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f830:	2b00      	cmp	r3, #0
 800f832:	d17e      	bne.n	800f932 <osThreadNew+0x11a>
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d07b      	beq.n	800f932 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f83a:	2380      	movs	r3, #128	; 0x80
 800f83c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f83e:	2318      	movs	r3, #24
 800f840:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f842:	2300      	movs	r3, #0
 800f844:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f846:	f04f 33ff 	mov.w	r3, #4294967295
 800f84a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d045      	beq.n	800f8de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d002      	beq.n	800f860 <osThreadNew+0x48>
        name = attr->name;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	699b      	ldr	r3, [r3, #24]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d002      	beq.n	800f86e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	699b      	ldr	r3, [r3, #24]
 800f86c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f86e:	69fb      	ldr	r3, [r7, #28]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d008      	beq.n	800f886 <osThreadNew+0x6e>
 800f874:	69fb      	ldr	r3, [r7, #28]
 800f876:	2b38      	cmp	r3, #56	; 0x38
 800f878:	d805      	bhi.n	800f886 <osThreadNew+0x6e>
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	685b      	ldr	r3, [r3, #4]
 800f87e:	f003 0301 	and.w	r3, r3, #1
 800f882:	2b00      	cmp	r3, #0
 800f884:	d001      	beq.n	800f88a <osThreadNew+0x72>
        return (NULL);
 800f886:	2300      	movs	r3, #0
 800f888:	e054      	b.n	800f934 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	695b      	ldr	r3, [r3, #20]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d003      	beq.n	800f89a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	695b      	ldr	r3, [r3, #20]
 800f896:	089b      	lsrs	r3, r3, #2
 800f898:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	689b      	ldr	r3, [r3, #8]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d00e      	beq.n	800f8c0 <osThreadNew+0xa8>
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	68db      	ldr	r3, [r3, #12]
 800f8a6:	2b5b      	cmp	r3, #91	; 0x5b
 800f8a8:	d90a      	bls.n	800f8c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d006      	beq.n	800f8c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	695b      	ldr	r3, [r3, #20]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d002      	beq.n	800f8c0 <osThreadNew+0xa8>
        mem = 1;
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	61bb      	str	r3, [r7, #24]
 800f8be:	e010      	b.n	800f8e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	689b      	ldr	r3, [r3, #8]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d10c      	bne.n	800f8e2 <osThreadNew+0xca>
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	68db      	ldr	r3, [r3, #12]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d108      	bne.n	800f8e2 <osThreadNew+0xca>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	691b      	ldr	r3, [r3, #16]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d104      	bne.n	800f8e2 <osThreadNew+0xca>
          mem = 0;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	61bb      	str	r3, [r7, #24]
 800f8dc:	e001      	b.n	800f8e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f8de:	2300      	movs	r3, #0
 800f8e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f8e2:	69bb      	ldr	r3, [r7, #24]
 800f8e4:	2b01      	cmp	r3, #1
 800f8e6:	d110      	bne.n	800f90a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f8ec:	687a      	ldr	r2, [r7, #4]
 800f8ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f8f0:	9202      	str	r2, [sp, #8]
 800f8f2:	9301      	str	r3, [sp, #4]
 800f8f4:	69fb      	ldr	r3, [r7, #28]
 800f8f6:	9300      	str	r3, [sp, #0]
 800f8f8:	68bb      	ldr	r3, [r7, #8]
 800f8fa:	6a3a      	ldr	r2, [r7, #32]
 800f8fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f8fe:	68f8      	ldr	r0, [r7, #12]
 800f900:	f001 f90a 	bl	8010b18 <xTaskCreateStatic>
 800f904:	4603      	mov	r3, r0
 800f906:	613b      	str	r3, [r7, #16]
 800f908:	e013      	b.n	800f932 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f90a:	69bb      	ldr	r3, [r7, #24]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d110      	bne.n	800f932 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f910:	6a3b      	ldr	r3, [r7, #32]
 800f912:	b29a      	uxth	r2, r3
 800f914:	f107 0310 	add.w	r3, r7, #16
 800f918:	9301      	str	r3, [sp, #4]
 800f91a:	69fb      	ldr	r3, [r7, #28]
 800f91c:	9300      	str	r3, [sp, #0]
 800f91e:	68bb      	ldr	r3, [r7, #8]
 800f920:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f922:	68f8      	ldr	r0, [r7, #12]
 800f924:	f001 f955 	bl	8010bd2 <xTaskCreate>
 800f928:	4603      	mov	r3, r0
 800f92a:	2b01      	cmp	r3, #1
 800f92c:	d001      	beq.n	800f932 <osThreadNew+0x11a>
            hTask = NULL;
 800f92e:	2300      	movs	r3, #0
 800f930:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f932:	693b      	ldr	r3, [r7, #16]
}
 800f934:	4618      	mov	r0, r3
 800f936:	3728      	adds	r7, #40	; 0x28
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b086      	sub	sp, #24
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f948:	f3ef 8305 	mrs	r3, IPSR
 800f94c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f94e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f950:	2b00      	cmp	r3, #0
 800f952:	d003      	beq.n	800f95c <osThreadSuspend+0x20>
    stat = osErrorISR;
 800f954:	f06f 0305 	mvn.w	r3, #5
 800f958:	617b      	str	r3, [r7, #20]
 800f95a:	e00b      	b.n	800f974 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800f95c:	693b      	ldr	r3, [r7, #16]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d103      	bne.n	800f96a <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800f962:	f06f 0303 	mvn.w	r3, #3
 800f966:	617b      	str	r3, [r7, #20]
 800f968:	e004      	b.n	800f974 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800f96a:	2300      	movs	r3, #0
 800f96c:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800f96e:	6938      	ldr	r0, [r7, #16]
 800f970:	f001 faa8 	bl	8010ec4 <vTaskSuspend>
  }

  return (stat);
 800f974:	697b      	ldr	r3, [r7, #20]
}
 800f976:	4618      	mov	r0, r3
 800f978:	3718      	adds	r7, #24
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd80      	pop	{r7, pc}
	...

0800f980 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800f980:	b580      	push	{r7, lr}
 800f982:	b088      	sub	sp, #32
 800f984:	af02      	add	r7, sp, #8
 800f986:	6078      	str	r0, [r7, #4]
 800f988:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d002      	beq.n	800f99a <osThreadFlagsSet+0x1a>
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	2b00      	cmp	r3, #0
 800f998:	da03      	bge.n	800f9a2 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800f99a:	f06f 0303 	mvn.w	r3, #3
 800f99e:	60fb      	str	r3, [r7, #12]
 800f9a0:	e035      	b.n	800fa0e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800f9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f9a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f9a8:	f3ef 8305 	mrs	r3, IPSR
 800f9ac:	613b      	str	r3, [r7, #16]
  return(result);
 800f9ae:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d01f      	beq.n	800f9f4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800f9b8:	f107 0308 	add.w	r3, r7, #8
 800f9bc:	9300      	str	r3, [sp, #0]
 800f9be:	2300      	movs	r3, #0
 800f9c0:	2201      	movs	r2, #1
 800f9c2:	6839      	ldr	r1, [r7, #0]
 800f9c4:	6978      	ldr	r0, [r7, #20]
 800f9c6:	f002 f8d9 	bl	8011b7c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800f9ca:	f107 030c 	add.w	r3, r7, #12
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	9200      	str	r2, [sp, #0]
 800f9d2:	2200      	movs	r2, #0
 800f9d4:	2100      	movs	r1, #0
 800f9d6:	6978      	ldr	r0, [r7, #20]
 800f9d8:	f002 f8d0 	bl	8011b7c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800f9dc:	68bb      	ldr	r3, [r7, #8]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d015      	beq.n	800fa0e <osThreadFlagsSet+0x8e>
 800f9e2:	4b0d      	ldr	r3, [pc, #52]	; (800fa18 <osThreadFlagsSet+0x98>)
 800f9e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9e8:	601a      	str	r2, [r3, #0]
 800f9ea:	f3bf 8f4f 	dsb	sy
 800f9ee:	f3bf 8f6f 	isb	sy
 800f9f2:	e00c      	b.n	800fa0e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	6839      	ldr	r1, [r7, #0]
 800f9fa:	6978      	ldr	r0, [r7, #20]
 800f9fc:	f002 f806 	bl	8011a0c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800fa00:	f107 030c 	add.w	r3, r7, #12
 800fa04:	2200      	movs	r2, #0
 800fa06:	2100      	movs	r1, #0
 800fa08:	6978      	ldr	r0, [r7, #20]
 800fa0a:	f001 ffff 	bl	8011a0c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800fa0e:	68fb      	ldr	r3, [r7, #12]
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3718      	adds	r7, #24
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}
 800fa18:	e000ed04 	.word	0xe000ed04

0800fa1c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b08c      	sub	sp, #48	; 0x30
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	60f8      	str	r0, [r7, #12]
 800fa24:	60b9      	str	r1, [r7, #8]
 800fa26:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fa28:	f3ef 8305 	mrs	r3, IPSR
 800fa2c:	617b      	str	r3, [r7, #20]
  return(result);
 800fa2e:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d003      	beq.n	800fa3c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800fa34:	f06f 0305 	mvn.w	r3, #5
 800fa38:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa3a:	e06b      	b.n	800fb14 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	da03      	bge.n	800fa4a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800fa42:	f06f 0303 	mvn.w	r3, #3
 800fa46:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa48:	e064      	b.n	800fb14 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800fa4a:	68bb      	ldr	r3, [r7, #8]
 800fa4c:	f003 0302 	and.w	r3, r3, #2
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d002      	beq.n	800fa5a <osThreadFlagsWait+0x3e>
      clear = 0U;
 800fa54:	2300      	movs	r3, #0
 800fa56:	62bb      	str	r3, [r7, #40]	; 0x28
 800fa58:	e001      	b.n	800fa5e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800fa5e:	2300      	movs	r3, #0
 800fa60:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800fa66:	f001 fbb5 	bl	80111d4 <xTaskGetTickCount>
 800fa6a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800fa6c:	f107 0210 	add.w	r2, r7, #16
 800fa70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fa74:	2000      	movs	r0, #0
 800fa76:	f001 ff6f 	bl	8011958 <xTaskNotifyWait>
 800fa7a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800fa7c:	69fb      	ldr	r3, [r7, #28]
 800fa7e:	2b01      	cmp	r3, #1
 800fa80:	d137      	bne.n	800faf2 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800fa82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	4013      	ands	r3, r2
 800fa88:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800fa8a:	693b      	ldr	r3, [r7, #16]
 800fa8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	f003 0301 	and.w	r3, r3, #1
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00c      	beq.n	800fab6 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800fa9c:	68fa      	ldr	r2, [r7, #12]
 800fa9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faa0:	4013      	ands	r3, r2
 800faa2:	68fa      	ldr	r2, [r7, #12]
 800faa4:	429a      	cmp	r2, r3
 800faa6:	d032      	beq.n	800fb0e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d10f      	bne.n	800face <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800faae:	f06f 0302 	mvn.w	r3, #2
 800fab2:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800fab4:	e02e      	b.n	800fb14 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800fab6:	68fa      	ldr	r2, [r7, #12]
 800fab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faba:	4013      	ands	r3, r2
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d128      	bne.n	800fb12 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d103      	bne.n	800face <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800fac6:	f06f 0302 	mvn.w	r3, #2
 800faca:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800facc:	e022      	b.n	800fb14 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800face:	f001 fb81 	bl	80111d4 <xTaskGetTickCount>
 800fad2:	4602      	mov	r2, r0
 800fad4:	6a3b      	ldr	r3, [r7, #32]
 800fad6:	1ad3      	subs	r3, r2, r3
 800fad8:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800fada:	69ba      	ldr	r2, [r7, #24]
 800fadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fade:	429a      	cmp	r2, r3
 800fae0:	d902      	bls.n	800fae8 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800fae2:	2300      	movs	r3, #0
 800fae4:	627b      	str	r3, [r7, #36]	; 0x24
 800fae6:	e00e      	b.n	800fb06 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800fae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800faea:	69bb      	ldr	r3, [r7, #24]
 800faec:	1ad3      	subs	r3, r2, r3
 800faee:	627b      	str	r3, [r7, #36]	; 0x24
 800faf0:	e009      	b.n	800fb06 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d103      	bne.n	800fb00 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800faf8:	f06f 0302 	mvn.w	r3, #2
 800fafc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fafe:	e002      	b.n	800fb06 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800fb00:	f06f 0301 	mvn.w	r3, #1
 800fb04:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d1af      	bne.n	800fa6c <osThreadFlagsWait+0x50>
 800fb0c:	e002      	b.n	800fb14 <osThreadFlagsWait+0xf8>
            break;
 800fb0e:	bf00      	nop
 800fb10:	e000      	b.n	800fb14 <osThreadFlagsWait+0xf8>
            break;
 800fb12:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800fb14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3730      	adds	r7, #48	; 0x30
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}

0800fb1e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fb1e:	b580      	push	{r7, lr}
 800fb20:	b084      	sub	sp, #16
 800fb22:	af00      	add	r7, sp, #0
 800fb24:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb26:	f3ef 8305 	mrs	r3, IPSR
 800fb2a:	60bb      	str	r3, [r7, #8]
  return(result);
 800fb2c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d003      	beq.n	800fb3a <osDelay+0x1c>
    stat = osErrorISR;
 800fb32:	f06f 0305 	mvn.w	r3, #5
 800fb36:	60fb      	str	r3, [r7, #12]
 800fb38:	e007      	b.n	800fb4a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d002      	beq.n	800fb4a <osDelay+0x2c>
      vTaskDelay(ticks);
 800fb44:	6878      	ldr	r0, [r7, #4]
 800fb46:	f001 f989 	bl	8010e5c <vTaskDelay>
    }
  }

  return (stat);
 800fb4a:	68fb      	ldr	r3, [r7, #12]
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3710      	adds	r7, #16
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}

0800fb54 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b08a      	sub	sp, #40	; 0x28
 800fb58:	af02      	add	r7, sp, #8
 800fb5a:	60f8      	str	r0, [r7, #12]
 800fb5c:	60b9      	str	r1, [r7, #8]
 800fb5e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800fb60:	2300      	movs	r3, #0
 800fb62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb64:	f3ef 8305 	mrs	r3, IPSR
 800fb68:	613b      	str	r3, [r7, #16]
  return(result);
 800fb6a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d15f      	bne.n	800fc30 <osMessageQueueNew+0xdc>
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d05c      	beq.n	800fc30 <osMessageQueueNew+0xdc>
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d059      	beq.n	800fc30 <osMessageQueueNew+0xdc>
    mem = -1;
 800fb7c:	f04f 33ff 	mov.w	r3, #4294967295
 800fb80:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d029      	beq.n	800fbdc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	689b      	ldr	r3, [r3, #8]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d012      	beq.n	800fbb6 <osMessageQueueNew+0x62>
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	68db      	ldr	r3, [r3, #12]
 800fb94:	2b4f      	cmp	r3, #79	; 0x4f
 800fb96:	d90e      	bls.n	800fbb6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d00a      	beq.n	800fbb6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	695a      	ldr	r2, [r3, #20]
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	68b9      	ldr	r1, [r7, #8]
 800fba8:	fb01 f303 	mul.w	r3, r1, r3
 800fbac:	429a      	cmp	r2, r3
 800fbae:	d302      	bcc.n	800fbb6 <osMessageQueueNew+0x62>
        mem = 1;
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	61bb      	str	r3, [r7, #24]
 800fbb4:	e014      	b.n	800fbe0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	689b      	ldr	r3, [r3, #8]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d110      	bne.n	800fbe0 <osMessageQueueNew+0x8c>
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d10c      	bne.n	800fbe0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d108      	bne.n	800fbe0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	695b      	ldr	r3, [r3, #20]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d104      	bne.n	800fbe0 <osMessageQueueNew+0x8c>
          mem = 0;
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	61bb      	str	r3, [r7, #24]
 800fbda:	e001      	b.n	800fbe0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800fbdc:	2300      	movs	r3, #0
 800fbde:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fbe0:	69bb      	ldr	r3, [r7, #24]
 800fbe2:	2b01      	cmp	r3, #1
 800fbe4:	d10b      	bne.n	800fbfe <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	691a      	ldr	r2, [r3, #16]
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	689b      	ldr	r3, [r3, #8]
 800fbee:	2100      	movs	r1, #0
 800fbf0:	9100      	str	r1, [sp, #0]
 800fbf2:	68b9      	ldr	r1, [r7, #8]
 800fbf4:	68f8      	ldr	r0, [r7, #12]
 800fbf6:	f000 fa51 	bl	801009c <xQueueGenericCreateStatic>
 800fbfa:	61f8      	str	r0, [r7, #28]
 800fbfc:	e008      	b.n	800fc10 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800fbfe:	69bb      	ldr	r3, [r7, #24]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d105      	bne.n	800fc10 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800fc04:	2200      	movs	r2, #0
 800fc06:	68b9      	ldr	r1, [r7, #8]
 800fc08:	68f8      	ldr	r0, [r7, #12]
 800fc0a:	f000 fabf 	bl	801018c <xQueueGenericCreate>
 800fc0e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800fc10:	69fb      	ldr	r3, [r7, #28]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d00c      	beq.n	800fc30 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d003      	beq.n	800fc24 <osMessageQueueNew+0xd0>
        name = attr->name;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	617b      	str	r3, [r7, #20]
 800fc22:	e001      	b.n	800fc28 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800fc24:	2300      	movs	r3, #0
 800fc26:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800fc28:	6979      	ldr	r1, [r7, #20]
 800fc2a:	69f8      	ldr	r0, [r7, #28]
 800fc2c:	f000 ff16 	bl	8010a5c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800fc30:	69fb      	ldr	r3, [r7, #28]
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3720      	adds	r7, #32
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
	...

0800fc3c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b088      	sub	sp, #32
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	60f8      	str	r0, [r7, #12]
 800fc44:	60b9      	str	r1, [r7, #8]
 800fc46:	603b      	str	r3, [r7, #0]
 800fc48:	4613      	mov	r3, r2
 800fc4a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800fc50:	2300      	movs	r3, #0
 800fc52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc54:	f3ef 8305 	mrs	r3, IPSR
 800fc58:	617b      	str	r3, [r7, #20]
  return(result);
 800fc5a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d028      	beq.n	800fcb2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800fc60:	69bb      	ldr	r3, [r7, #24]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d005      	beq.n	800fc72 <osMessageQueuePut+0x36>
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d002      	beq.n	800fc72 <osMessageQueuePut+0x36>
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d003      	beq.n	800fc7a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800fc72:	f06f 0303 	mvn.w	r3, #3
 800fc76:	61fb      	str	r3, [r7, #28]
 800fc78:	e038      	b.n	800fcec <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800fc7e:	f107 0210 	add.w	r2, r7, #16
 800fc82:	2300      	movs	r3, #0
 800fc84:	68b9      	ldr	r1, [r7, #8]
 800fc86:	69b8      	ldr	r0, [r7, #24]
 800fc88:	f000 fbdc 	bl	8010444 <xQueueGenericSendFromISR>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	2b01      	cmp	r3, #1
 800fc90:	d003      	beq.n	800fc9a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800fc92:	f06f 0302 	mvn.w	r3, #2
 800fc96:	61fb      	str	r3, [r7, #28]
 800fc98:	e028      	b.n	800fcec <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800fc9a:	693b      	ldr	r3, [r7, #16]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d025      	beq.n	800fcec <osMessageQueuePut+0xb0>
 800fca0:	4b15      	ldr	r3, [pc, #84]	; (800fcf8 <osMessageQueuePut+0xbc>)
 800fca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fca6:	601a      	str	r2, [r3, #0]
 800fca8:	f3bf 8f4f 	dsb	sy
 800fcac:	f3bf 8f6f 	isb	sy
 800fcb0:	e01c      	b.n	800fcec <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800fcb2:	69bb      	ldr	r3, [r7, #24]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d002      	beq.n	800fcbe <osMessageQueuePut+0x82>
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d103      	bne.n	800fcc6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800fcbe:	f06f 0303 	mvn.w	r3, #3
 800fcc2:	61fb      	str	r3, [r7, #28]
 800fcc4:	e012      	b.n	800fcec <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	683a      	ldr	r2, [r7, #0]
 800fcca:	68b9      	ldr	r1, [r7, #8]
 800fccc:	69b8      	ldr	r0, [r7, #24]
 800fcce:	f000 fabb 	bl	8010248 <xQueueGenericSend>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	2b01      	cmp	r3, #1
 800fcd6:	d009      	beq.n	800fcec <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d003      	beq.n	800fce6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800fcde:	f06f 0301 	mvn.w	r3, #1
 800fce2:	61fb      	str	r3, [r7, #28]
 800fce4:	e002      	b.n	800fcec <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800fce6:	f06f 0302 	mvn.w	r3, #2
 800fcea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800fcec:	69fb      	ldr	r3, [r7, #28]
}
 800fcee:	4618      	mov	r0, r3
 800fcf0:	3720      	adds	r7, #32
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}
 800fcf6:	bf00      	nop
 800fcf8:	e000ed04 	.word	0xe000ed04

0800fcfc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b088      	sub	sp, #32
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	60f8      	str	r0, [r7, #12]
 800fd04:	60b9      	str	r1, [r7, #8]
 800fd06:	607a      	str	r2, [r7, #4]
 800fd08:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd12:	f3ef 8305 	mrs	r3, IPSR
 800fd16:	617b      	str	r3, [r7, #20]
  return(result);
 800fd18:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d028      	beq.n	800fd70 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800fd1e:	69bb      	ldr	r3, [r7, #24]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d005      	beq.n	800fd30 <osMessageQueueGet+0x34>
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d002      	beq.n	800fd30 <osMessageQueueGet+0x34>
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d003      	beq.n	800fd38 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800fd30:	f06f 0303 	mvn.w	r3, #3
 800fd34:	61fb      	str	r3, [r7, #28]
 800fd36:	e037      	b.n	800fda8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800fd38:	2300      	movs	r3, #0
 800fd3a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800fd3c:	f107 0310 	add.w	r3, r7, #16
 800fd40:	461a      	mov	r2, r3
 800fd42:	68b9      	ldr	r1, [r7, #8]
 800fd44:	69b8      	ldr	r0, [r7, #24]
 800fd46:	f000 fcf9 	bl	801073c <xQueueReceiveFromISR>
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	2b01      	cmp	r3, #1
 800fd4e:	d003      	beq.n	800fd58 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800fd50:	f06f 0302 	mvn.w	r3, #2
 800fd54:	61fb      	str	r3, [r7, #28]
 800fd56:	e027      	b.n	800fda8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d024      	beq.n	800fda8 <osMessageQueueGet+0xac>
 800fd5e:	4b15      	ldr	r3, [pc, #84]	; (800fdb4 <osMessageQueueGet+0xb8>)
 800fd60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd64:	601a      	str	r2, [r3, #0]
 800fd66:	f3bf 8f4f 	dsb	sy
 800fd6a:	f3bf 8f6f 	isb	sy
 800fd6e:	e01b      	b.n	800fda8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800fd70:	69bb      	ldr	r3, [r7, #24]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d002      	beq.n	800fd7c <osMessageQueueGet+0x80>
 800fd76:	68bb      	ldr	r3, [r7, #8]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d103      	bne.n	800fd84 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800fd7c:	f06f 0303 	mvn.w	r3, #3
 800fd80:	61fb      	str	r3, [r7, #28]
 800fd82:	e011      	b.n	800fda8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fd84:	683a      	ldr	r2, [r7, #0]
 800fd86:	68b9      	ldr	r1, [r7, #8]
 800fd88:	69b8      	ldr	r0, [r7, #24]
 800fd8a:	f000 fbf7 	bl	801057c <xQueueReceive>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	d009      	beq.n	800fda8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d003      	beq.n	800fda2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800fd9a:	f06f 0301 	mvn.w	r3, #1
 800fd9e:	61fb      	str	r3, [r7, #28]
 800fda0:	e002      	b.n	800fda8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800fda2:	f06f 0302 	mvn.w	r3, #2
 800fda6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800fda8:	69fb      	ldr	r3, [r7, #28]
}
 800fdaa:	4618      	mov	r0, r3
 800fdac:	3720      	adds	r7, #32
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}
 800fdb2:	bf00      	nop
 800fdb4:	e000ed04 	.word	0xe000ed04

0800fdb8 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b086      	sub	sp, #24
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdc4:	f3ef 8305 	mrs	r3, IPSR
 800fdc8:	60fb      	str	r3, [r7, #12]
  return(result);
 800fdca:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d003      	beq.n	800fdd8 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 800fdd0:	f06f 0305 	mvn.w	r3, #5
 800fdd4:	617b      	str	r3, [r7, #20]
 800fdd6:	e00c      	b.n	800fdf2 <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 800fdd8:	693b      	ldr	r3, [r7, #16]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d103      	bne.n	800fde6 <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 800fdde:	f06f 0303 	mvn.w	r3, #3
 800fde2:	617b      	str	r3, [r7, #20]
 800fde4:	e005      	b.n	800fdf2 <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 800fde6:	2300      	movs	r3, #0
 800fde8:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 800fdea:	2100      	movs	r1, #0
 800fdec:	6938      	ldr	r0, [r7, #16]
 800fdee:	f000 f8ed 	bl	800ffcc <xQueueGenericReset>
  }

  return (stat);
 800fdf2:	697b      	ldr	r3, [r7, #20]
}
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	3718      	adds	r7, #24
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	bd80      	pop	{r7, pc}

0800fdfc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800fdfc:	b480      	push	{r7}
 800fdfe:	b085      	sub	sp, #20
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	60f8      	str	r0, [r7, #12]
 800fe04:	60b9      	str	r1, [r7, #8]
 800fe06:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	4a07      	ldr	r2, [pc, #28]	; (800fe28 <vApplicationGetIdleTaskMemory+0x2c>)
 800fe0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fe0e:	68bb      	ldr	r3, [r7, #8]
 800fe10:	4a06      	ldr	r2, [pc, #24]	; (800fe2c <vApplicationGetIdleTaskMemory+0x30>)
 800fe12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2280      	movs	r2, #128	; 0x80
 800fe18:	601a      	str	r2, [r3, #0]
}
 800fe1a:	bf00      	nop
 800fe1c:	3714      	adds	r7, #20
 800fe1e:	46bd      	mov	sp, r7
 800fe20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe24:	4770      	bx	lr
 800fe26:	bf00      	nop
 800fe28:	20001968 	.word	0x20001968
 800fe2c:	200019c4 	.word	0x200019c4

0800fe30 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800fe30:	b480      	push	{r7}
 800fe32:	b085      	sub	sp, #20
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	60f8      	str	r0, [r7, #12]
 800fe38:	60b9      	str	r1, [r7, #8]
 800fe3a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	4a07      	ldr	r2, [pc, #28]	; (800fe5c <vApplicationGetTimerTaskMemory+0x2c>)
 800fe40:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fe42:	68bb      	ldr	r3, [r7, #8]
 800fe44:	4a06      	ldr	r2, [pc, #24]	; (800fe60 <vApplicationGetTimerTaskMemory+0x30>)
 800fe46:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fe4e:	601a      	str	r2, [r3, #0]
}
 800fe50:	bf00      	nop
 800fe52:	3714      	adds	r7, #20
 800fe54:	46bd      	mov	sp, r7
 800fe56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5a:	4770      	bx	lr
 800fe5c:	20001bc4 	.word	0x20001bc4
 800fe60:	20001c20 	.word	0x20001c20

0800fe64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fe64:	b480      	push	{r7}
 800fe66:	b083      	sub	sp, #12
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	f103 0208 	add.w	r2, r3, #8
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	f04f 32ff 	mov.w	r2, #4294967295
 800fe7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	f103 0208 	add.w	r2, r3, #8
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f103 0208 	add.w	r2, r3, #8
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	2200      	movs	r2, #0
 800fe96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fe98:	bf00      	nop
 800fe9a:	370c      	adds	r7, #12
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea2:	4770      	bx	lr

0800fea4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fea4:	b480      	push	{r7}
 800fea6:	b083      	sub	sp, #12
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2200      	movs	r2, #0
 800feb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800feb2:	bf00      	nop
 800feb4:	370c      	adds	r7, #12
 800feb6:	46bd      	mov	sp, r7
 800feb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800febc:	4770      	bx	lr

0800febe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800febe:	b480      	push	{r7}
 800fec0:	b085      	sub	sp, #20
 800fec2:	af00      	add	r7, sp, #0
 800fec4:	6078      	str	r0, [r7, #4]
 800fec6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	685b      	ldr	r3, [r3, #4]
 800fecc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	68fa      	ldr	r2, [r7, #12]
 800fed2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	689a      	ldr	r2, [r3, #8]
 800fed8:	683b      	ldr	r3, [r7, #0]
 800feda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	689b      	ldr	r3, [r3, #8]
 800fee0:	683a      	ldr	r2, [r7, #0]
 800fee2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	683a      	ldr	r2, [r7, #0]
 800fee8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	687a      	ldr	r2, [r7, #4]
 800feee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	1c5a      	adds	r2, r3, #1
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	601a      	str	r2, [r3, #0]
}
 800fefa:	bf00      	nop
 800fefc:	3714      	adds	r7, #20
 800fefe:	46bd      	mov	sp, r7
 800ff00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff04:	4770      	bx	lr

0800ff06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ff06:	b480      	push	{r7}
 800ff08:	b085      	sub	sp, #20
 800ff0a:	af00      	add	r7, sp, #0
 800ff0c:	6078      	str	r0, [r7, #4]
 800ff0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ff16:	68bb      	ldr	r3, [r7, #8]
 800ff18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff1c:	d103      	bne.n	800ff26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	691b      	ldr	r3, [r3, #16]
 800ff22:	60fb      	str	r3, [r7, #12]
 800ff24:	e00c      	b.n	800ff40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	3308      	adds	r3, #8
 800ff2a:	60fb      	str	r3, [r7, #12]
 800ff2c:	e002      	b.n	800ff34 <vListInsert+0x2e>
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	685b      	ldr	r3, [r3, #4]
 800ff32:	60fb      	str	r3, [r7, #12]
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68ba      	ldr	r2, [r7, #8]
 800ff3c:	429a      	cmp	r2, r3
 800ff3e:	d2f6      	bcs.n	800ff2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	685a      	ldr	r2, [r3, #4]
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ff48:	683b      	ldr	r3, [r7, #0]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	683a      	ldr	r2, [r7, #0]
 800ff4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	68fa      	ldr	r2, [r7, #12]
 800ff54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	683a      	ldr	r2, [r7, #0]
 800ff5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	1c5a      	adds	r2, r3, #1
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	601a      	str	r2, [r3, #0]
}
 800ff6c:	bf00      	nop
 800ff6e:	3714      	adds	r7, #20
 800ff70:	46bd      	mov	sp, r7
 800ff72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff76:	4770      	bx	lr

0800ff78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ff78:	b480      	push	{r7}
 800ff7a:	b085      	sub	sp, #20
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	691b      	ldr	r3, [r3, #16]
 800ff84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	685b      	ldr	r3, [r3, #4]
 800ff8a:	687a      	ldr	r2, [r7, #4]
 800ff8c:	6892      	ldr	r2, [r2, #8]
 800ff8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	689b      	ldr	r3, [r3, #8]
 800ff94:	687a      	ldr	r2, [r7, #4]
 800ff96:	6852      	ldr	r2, [r2, #4]
 800ff98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	685b      	ldr	r3, [r3, #4]
 800ff9e:	687a      	ldr	r2, [r7, #4]
 800ffa0:	429a      	cmp	r2, r3
 800ffa2:	d103      	bne.n	800ffac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	689a      	ldr	r2, [r3, #8]
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	2200      	movs	r2, #0
 800ffb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	1e5a      	subs	r2, r3, #1
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
}
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	3714      	adds	r7, #20
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffca:	4770      	bx	lr

0800ffcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b084      	sub	sp, #16
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d10a      	bne.n	800fff6 <xQueueGenericReset+0x2a>
	__asm volatile
 800ffe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe4:	f383 8811 	msr	BASEPRI, r3
 800ffe8:	f3bf 8f6f 	isb	sy
 800ffec:	f3bf 8f4f 	dsb	sy
 800fff0:	60bb      	str	r3, [r7, #8]
}
 800fff2:	bf00      	nop
 800fff4:	e7fe      	b.n	800fff4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fff6:	f002 fb6d 	bl	80126d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	681a      	ldr	r2, [r3, #0]
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010002:	68f9      	ldr	r1, [r7, #12]
 8010004:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010006:	fb01 f303 	mul.w	r3, r1, r3
 801000a:	441a      	add	r2, r3
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	2200      	movs	r2, #0
 8010014:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	681a      	ldr	r2, [r3, #0]
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	681a      	ldr	r2, [r3, #0]
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010026:	3b01      	subs	r3, #1
 8010028:	68f9      	ldr	r1, [r7, #12]
 801002a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801002c:	fb01 f303 	mul.w	r3, r1, r3
 8010030:	441a      	add	r2, r3
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	22ff      	movs	r2, #255	; 0xff
 801003a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	22ff      	movs	r2, #255	; 0xff
 8010042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d114      	bne.n	8010076 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	691b      	ldr	r3, [r3, #16]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d01a      	beq.n	801008a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	3310      	adds	r3, #16
 8010058:	4618      	mov	r0, r3
 801005a:	f001 fa33 	bl	80114c4 <xTaskRemoveFromEventList>
 801005e:	4603      	mov	r3, r0
 8010060:	2b00      	cmp	r3, #0
 8010062:	d012      	beq.n	801008a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010064:	4b0c      	ldr	r3, [pc, #48]	; (8010098 <xQueueGenericReset+0xcc>)
 8010066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801006a:	601a      	str	r2, [r3, #0]
 801006c:	f3bf 8f4f 	dsb	sy
 8010070:	f3bf 8f6f 	isb	sy
 8010074:	e009      	b.n	801008a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	3310      	adds	r3, #16
 801007a:	4618      	mov	r0, r3
 801007c:	f7ff fef2 	bl	800fe64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	3324      	adds	r3, #36	; 0x24
 8010084:	4618      	mov	r0, r3
 8010086:	f7ff feed 	bl	800fe64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801008a:	f002 fb53 	bl	8012734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801008e:	2301      	movs	r3, #1
}
 8010090:	4618      	mov	r0, r3
 8010092:	3710      	adds	r7, #16
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}
 8010098:	e000ed04 	.word	0xe000ed04

0801009c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801009c:	b580      	push	{r7, lr}
 801009e:	b08e      	sub	sp, #56	; 0x38
 80100a0:	af02      	add	r7, sp, #8
 80100a2:	60f8      	str	r0, [r7, #12]
 80100a4:	60b9      	str	r1, [r7, #8]
 80100a6:	607a      	str	r2, [r7, #4]
 80100a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d10a      	bne.n	80100c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80100b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100b4:	f383 8811 	msr	BASEPRI, r3
 80100b8:	f3bf 8f6f 	isb	sy
 80100bc:	f3bf 8f4f 	dsb	sy
 80100c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80100c2:	bf00      	nop
 80100c4:	e7fe      	b.n	80100c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80100c6:	683b      	ldr	r3, [r7, #0]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d10a      	bne.n	80100e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80100cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100d0:	f383 8811 	msr	BASEPRI, r3
 80100d4:	f3bf 8f6f 	isb	sy
 80100d8:	f3bf 8f4f 	dsb	sy
 80100dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80100de:	bf00      	nop
 80100e0:	e7fe      	b.n	80100e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d002      	beq.n	80100ee <xQueueGenericCreateStatic+0x52>
 80100e8:	68bb      	ldr	r3, [r7, #8]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d001      	beq.n	80100f2 <xQueueGenericCreateStatic+0x56>
 80100ee:	2301      	movs	r3, #1
 80100f0:	e000      	b.n	80100f4 <xQueueGenericCreateStatic+0x58>
 80100f2:	2300      	movs	r3, #0
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d10a      	bne.n	801010e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80100f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100fc:	f383 8811 	msr	BASEPRI, r3
 8010100:	f3bf 8f6f 	isb	sy
 8010104:	f3bf 8f4f 	dsb	sy
 8010108:	623b      	str	r3, [r7, #32]
}
 801010a:	bf00      	nop
 801010c:	e7fe      	b.n	801010c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d102      	bne.n	801011a <xQueueGenericCreateStatic+0x7e>
 8010114:	68bb      	ldr	r3, [r7, #8]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d101      	bne.n	801011e <xQueueGenericCreateStatic+0x82>
 801011a:	2301      	movs	r3, #1
 801011c:	e000      	b.n	8010120 <xQueueGenericCreateStatic+0x84>
 801011e:	2300      	movs	r3, #0
 8010120:	2b00      	cmp	r3, #0
 8010122:	d10a      	bne.n	801013a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010128:	f383 8811 	msr	BASEPRI, r3
 801012c:	f3bf 8f6f 	isb	sy
 8010130:	f3bf 8f4f 	dsb	sy
 8010134:	61fb      	str	r3, [r7, #28]
}
 8010136:	bf00      	nop
 8010138:	e7fe      	b.n	8010138 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801013a:	2350      	movs	r3, #80	; 0x50
 801013c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	2b50      	cmp	r3, #80	; 0x50
 8010142:	d00a      	beq.n	801015a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010148:	f383 8811 	msr	BASEPRI, r3
 801014c:	f3bf 8f6f 	isb	sy
 8010150:	f3bf 8f4f 	dsb	sy
 8010154:	61bb      	str	r3, [r7, #24]
}
 8010156:	bf00      	nop
 8010158:	e7fe      	b.n	8010158 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801015a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801015c:	683b      	ldr	r3, [r7, #0]
 801015e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010162:	2b00      	cmp	r3, #0
 8010164:	d00d      	beq.n	8010182 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010168:	2201      	movs	r2, #1
 801016a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801016e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010174:	9300      	str	r3, [sp, #0]
 8010176:	4613      	mov	r3, r2
 8010178:	687a      	ldr	r2, [r7, #4]
 801017a:	68b9      	ldr	r1, [r7, #8]
 801017c:	68f8      	ldr	r0, [r7, #12]
 801017e:	f000 f83f 	bl	8010200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010184:	4618      	mov	r0, r3
 8010186:	3730      	adds	r7, #48	; 0x30
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}

0801018c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801018c:	b580      	push	{r7, lr}
 801018e:	b08a      	sub	sp, #40	; 0x28
 8010190:	af02      	add	r7, sp, #8
 8010192:	60f8      	str	r0, [r7, #12]
 8010194:	60b9      	str	r1, [r7, #8]
 8010196:	4613      	mov	r3, r2
 8010198:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d10a      	bne.n	80101b6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80101a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101a4:	f383 8811 	msr	BASEPRI, r3
 80101a8:	f3bf 8f6f 	isb	sy
 80101ac:	f3bf 8f4f 	dsb	sy
 80101b0:	613b      	str	r3, [r7, #16]
}
 80101b2:	bf00      	nop
 80101b4:	e7fe      	b.n	80101b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	68ba      	ldr	r2, [r7, #8]
 80101ba:	fb02 f303 	mul.w	r3, r2, r3
 80101be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80101c0:	69fb      	ldr	r3, [r7, #28]
 80101c2:	3350      	adds	r3, #80	; 0x50
 80101c4:	4618      	mov	r0, r3
 80101c6:	f002 fba7 	bl	8012918 <pvPortMalloc>
 80101ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80101cc:	69bb      	ldr	r3, [r7, #24]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d011      	beq.n	80101f6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80101d2:	69bb      	ldr	r3, [r7, #24]
 80101d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	3350      	adds	r3, #80	; 0x50
 80101da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80101dc:	69bb      	ldr	r3, [r7, #24]
 80101de:	2200      	movs	r2, #0
 80101e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80101e4:	79fa      	ldrb	r2, [r7, #7]
 80101e6:	69bb      	ldr	r3, [r7, #24]
 80101e8:	9300      	str	r3, [sp, #0]
 80101ea:	4613      	mov	r3, r2
 80101ec:	697a      	ldr	r2, [r7, #20]
 80101ee:	68b9      	ldr	r1, [r7, #8]
 80101f0:	68f8      	ldr	r0, [r7, #12]
 80101f2:	f000 f805 	bl	8010200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80101f6:	69bb      	ldr	r3, [r7, #24]
	}
 80101f8:	4618      	mov	r0, r3
 80101fa:	3720      	adds	r7, #32
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}

08010200 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b084      	sub	sp, #16
 8010204:	af00      	add	r7, sp, #0
 8010206:	60f8      	str	r0, [r7, #12]
 8010208:	60b9      	str	r1, [r7, #8]
 801020a:	607a      	str	r2, [r7, #4]
 801020c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d103      	bne.n	801021c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010214:	69bb      	ldr	r3, [r7, #24]
 8010216:	69ba      	ldr	r2, [r7, #24]
 8010218:	601a      	str	r2, [r3, #0]
 801021a:	e002      	b.n	8010222 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801021c:	69bb      	ldr	r3, [r7, #24]
 801021e:	687a      	ldr	r2, [r7, #4]
 8010220:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010222:	69bb      	ldr	r3, [r7, #24]
 8010224:	68fa      	ldr	r2, [r7, #12]
 8010226:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010228:	69bb      	ldr	r3, [r7, #24]
 801022a:	68ba      	ldr	r2, [r7, #8]
 801022c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801022e:	2101      	movs	r1, #1
 8010230:	69b8      	ldr	r0, [r7, #24]
 8010232:	f7ff fecb 	bl	800ffcc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010236:	69bb      	ldr	r3, [r7, #24]
 8010238:	78fa      	ldrb	r2, [r7, #3]
 801023a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801023e:	bf00      	nop
 8010240:	3710      	adds	r7, #16
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
	...

08010248 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b08e      	sub	sp, #56	; 0x38
 801024c:	af00      	add	r7, sp, #0
 801024e:	60f8      	str	r0, [r7, #12]
 8010250:	60b9      	str	r1, [r7, #8]
 8010252:	607a      	str	r2, [r7, #4]
 8010254:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010256:	2300      	movs	r3, #0
 8010258:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801025e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010260:	2b00      	cmp	r3, #0
 8010262:	d10a      	bne.n	801027a <xQueueGenericSend+0x32>
	__asm volatile
 8010264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010268:	f383 8811 	msr	BASEPRI, r3
 801026c:	f3bf 8f6f 	isb	sy
 8010270:	f3bf 8f4f 	dsb	sy
 8010274:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010276:	bf00      	nop
 8010278:	e7fe      	b.n	8010278 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801027a:	68bb      	ldr	r3, [r7, #8]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d103      	bne.n	8010288 <xQueueGenericSend+0x40>
 8010280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010284:	2b00      	cmp	r3, #0
 8010286:	d101      	bne.n	801028c <xQueueGenericSend+0x44>
 8010288:	2301      	movs	r3, #1
 801028a:	e000      	b.n	801028e <xQueueGenericSend+0x46>
 801028c:	2300      	movs	r3, #0
 801028e:	2b00      	cmp	r3, #0
 8010290:	d10a      	bne.n	80102a8 <xQueueGenericSend+0x60>
	__asm volatile
 8010292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010296:	f383 8811 	msr	BASEPRI, r3
 801029a:	f3bf 8f6f 	isb	sy
 801029e:	f3bf 8f4f 	dsb	sy
 80102a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80102a4:	bf00      	nop
 80102a6:	e7fe      	b.n	80102a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	2b02      	cmp	r3, #2
 80102ac:	d103      	bne.n	80102b6 <xQueueGenericSend+0x6e>
 80102ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80102b2:	2b01      	cmp	r3, #1
 80102b4:	d101      	bne.n	80102ba <xQueueGenericSend+0x72>
 80102b6:	2301      	movs	r3, #1
 80102b8:	e000      	b.n	80102bc <xQueueGenericSend+0x74>
 80102ba:	2300      	movs	r3, #0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d10a      	bne.n	80102d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80102c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102c4:	f383 8811 	msr	BASEPRI, r3
 80102c8:	f3bf 8f6f 	isb	sy
 80102cc:	f3bf 8f4f 	dsb	sy
 80102d0:	623b      	str	r3, [r7, #32]
}
 80102d2:	bf00      	nop
 80102d4:	e7fe      	b.n	80102d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80102d6:	f001 fab3 	bl	8011840 <xTaskGetSchedulerState>
 80102da:	4603      	mov	r3, r0
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d102      	bne.n	80102e6 <xQueueGenericSend+0x9e>
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d101      	bne.n	80102ea <xQueueGenericSend+0xa2>
 80102e6:	2301      	movs	r3, #1
 80102e8:	e000      	b.n	80102ec <xQueueGenericSend+0xa4>
 80102ea:	2300      	movs	r3, #0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d10a      	bne.n	8010306 <xQueueGenericSend+0xbe>
	__asm volatile
 80102f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102f4:	f383 8811 	msr	BASEPRI, r3
 80102f8:	f3bf 8f6f 	isb	sy
 80102fc:	f3bf 8f4f 	dsb	sy
 8010300:	61fb      	str	r3, [r7, #28]
}
 8010302:	bf00      	nop
 8010304:	e7fe      	b.n	8010304 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010306:	f002 f9e5 	bl	80126d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801030a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801030c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801030e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010312:	429a      	cmp	r2, r3
 8010314:	d302      	bcc.n	801031c <xQueueGenericSend+0xd4>
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	2b02      	cmp	r3, #2
 801031a:	d129      	bne.n	8010370 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801031c:	683a      	ldr	r2, [r7, #0]
 801031e:	68b9      	ldr	r1, [r7, #8]
 8010320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010322:	f000 fa8b 	bl	801083c <prvCopyDataToQueue>
 8010326:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801032c:	2b00      	cmp	r3, #0
 801032e:	d010      	beq.n	8010352 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010332:	3324      	adds	r3, #36	; 0x24
 8010334:	4618      	mov	r0, r3
 8010336:	f001 f8c5 	bl	80114c4 <xTaskRemoveFromEventList>
 801033a:	4603      	mov	r3, r0
 801033c:	2b00      	cmp	r3, #0
 801033e:	d013      	beq.n	8010368 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010340:	4b3f      	ldr	r3, [pc, #252]	; (8010440 <xQueueGenericSend+0x1f8>)
 8010342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010346:	601a      	str	r2, [r3, #0]
 8010348:	f3bf 8f4f 	dsb	sy
 801034c:	f3bf 8f6f 	isb	sy
 8010350:	e00a      	b.n	8010368 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010354:	2b00      	cmp	r3, #0
 8010356:	d007      	beq.n	8010368 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010358:	4b39      	ldr	r3, [pc, #228]	; (8010440 <xQueueGenericSend+0x1f8>)
 801035a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801035e:	601a      	str	r2, [r3, #0]
 8010360:	f3bf 8f4f 	dsb	sy
 8010364:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010368:	f002 f9e4 	bl	8012734 <vPortExitCritical>
				return pdPASS;
 801036c:	2301      	movs	r3, #1
 801036e:	e063      	b.n	8010438 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d103      	bne.n	801037e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010376:	f002 f9dd 	bl	8012734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801037a:	2300      	movs	r3, #0
 801037c:	e05c      	b.n	8010438 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801037e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010380:	2b00      	cmp	r3, #0
 8010382:	d106      	bne.n	8010392 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010384:	f107 0314 	add.w	r3, r7, #20
 8010388:	4618      	mov	r0, r3
 801038a:	f001 f8ff 	bl	801158c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801038e:	2301      	movs	r3, #1
 8010390:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010392:	f002 f9cf 	bl	8012734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010396:	f000 fe71 	bl	801107c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801039a:	f002 f99b 	bl	80126d4 <vPortEnterCritical>
 801039e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80103a4:	b25b      	sxtb	r3, r3
 80103a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103aa:	d103      	bne.n	80103b4 <xQueueGenericSend+0x16c>
 80103ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ae:	2200      	movs	r2, #0
 80103b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80103b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80103ba:	b25b      	sxtb	r3, r3
 80103bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103c0:	d103      	bne.n	80103ca <xQueueGenericSend+0x182>
 80103c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103c4:	2200      	movs	r2, #0
 80103c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80103ca:	f002 f9b3 	bl	8012734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80103ce:	1d3a      	adds	r2, r7, #4
 80103d0:	f107 0314 	add.w	r3, r7, #20
 80103d4:	4611      	mov	r1, r2
 80103d6:	4618      	mov	r0, r3
 80103d8:	f001 f8ee 	bl	80115b8 <xTaskCheckForTimeOut>
 80103dc:	4603      	mov	r3, r0
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d124      	bne.n	801042c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80103e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103e4:	f000 fb22 	bl	8010a2c <prvIsQueueFull>
 80103e8:	4603      	mov	r3, r0
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d018      	beq.n	8010420 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80103ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103f0:	3310      	adds	r3, #16
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	4611      	mov	r1, r2
 80103f6:	4618      	mov	r0, r3
 80103f8:	f001 f814 	bl	8011424 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80103fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103fe:	f000 faad 	bl	801095c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010402:	f000 fe49 	bl	8011098 <xTaskResumeAll>
 8010406:	4603      	mov	r3, r0
 8010408:	2b00      	cmp	r3, #0
 801040a:	f47f af7c 	bne.w	8010306 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801040e:	4b0c      	ldr	r3, [pc, #48]	; (8010440 <xQueueGenericSend+0x1f8>)
 8010410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010414:	601a      	str	r2, [r3, #0]
 8010416:	f3bf 8f4f 	dsb	sy
 801041a:	f3bf 8f6f 	isb	sy
 801041e:	e772      	b.n	8010306 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010422:	f000 fa9b 	bl	801095c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010426:	f000 fe37 	bl	8011098 <xTaskResumeAll>
 801042a:	e76c      	b.n	8010306 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801042c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801042e:	f000 fa95 	bl	801095c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010432:	f000 fe31 	bl	8011098 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010436:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010438:	4618      	mov	r0, r3
 801043a:	3738      	adds	r7, #56	; 0x38
 801043c:	46bd      	mov	sp, r7
 801043e:	bd80      	pop	{r7, pc}
 8010440:	e000ed04 	.word	0xe000ed04

08010444 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b090      	sub	sp, #64	; 0x40
 8010448:	af00      	add	r7, sp, #0
 801044a:	60f8      	str	r0, [r7, #12]
 801044c:	60b9      	str	r1, [r7, #8]
 801044e:	607a      	str	r2, [r7, #4]
 8010450:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8010456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010458:	2b00      	cmp	r3, #0
 801045a:	d10a      	bne.n	8010472 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801045c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010460:	f383 8811 	msr	BASEPRI, r3
 8010464:	f3bf 8f6f 	isb	sy
 8010468:	f3bf 8f4f 	dsb	sy
 801046c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801046e:	bf00      	nop
 8010470:	e7fe      	b.n	8010470 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010472:	68bb      	ldr	r3, [r7, #8]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d103      	bne.n	8010480 <xQueueGenericSendFromISR+0x3c>
 8010478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801047a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801047c:	2b00      	cmp	r3, #0
 801047e:	d101      	bne.n	8010484 <xQueueGenericSendFromISR+0x40>
 8010480:	2301      	movs	r3, #1
 8010482:	e000      	b.n	8010486 <xQueueGenericSendFromISR+0x42>
 8010484:	2300      	movs	r3, #0
 8010486:	2b00      	cmp	r3, #0
 8010488:	d10a      	bne.n	80104a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801048a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801048e:	f383 8811 	msr	BASEPRI, r3
 8010492:	f3bf 8f6f 	isb	sy
 8010496:	f3bf 8f4f 	dsb	sy
 801049a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801049c:	bf00      	nop
 801049e:	e7fe      	b.n	801049e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	2b02      	cmp	r3, #2
 80104a4:	d103      	bne.n	80104ae <xQueueGenericSendFromISR+0x6a>
 80104a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104aa:	2b01      	cmp	r3, #1
 80104ac:	d101      	bne.n	80104b2 <xQueueGenericSendFromISR+0x6e>
 80104ae:	2301      	movs	r3, #1
 80104b0:	e000      	b.n	80104b4 <xQueueGenericSendFromISR+0x70>
 80104b2:	2300      	movs	r3, #0
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d10a      	bne.n	80104ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80104b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104bc:	f383 8811 	msr	BASEPRI, r3
 80104c0:	f3bf 8f6f 	isb	sy
 80104c4:	f3bf 8f4f 	dsb	sy
 80104c8:	623b      	str	r3, [r7, #32]
}
 80104ca:	bf00      	nop
 80104cc:	e7fe      	b.n	80104cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104ce:	f002 f9e3 	bl	8012898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80104d2:	f3ef 8211 	mrs	r2, BASEPRI
 80104d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104da:	f383 8811 	msr	BASEPRI, r3
 80104de:	f3bf 8f6f 	isb	sy
 80104e2:	f3bf 8f4f 	dsb	sy
 80104e6:	61fa      	str	r2, [r7, #28]
 80104e8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80104ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80104ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80104ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80104f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104f6:	429a      	cmp	r2, r3
 80104f8:	d302      	bcc.n	8010500 <xQueueGenericSendFromISR+0xbc>
 80104fa:	683b      	ldr	r3, [r7, #0]
 80104fc:	2b02      	cmp	r3, #2
 80104fe:	d12f      	bne.n	8010560 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010502:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801050a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801050c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801050e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010510:	683a      	ldr	r2, [r7, #0]
 8010512:	68b9      	ldr	r1, [r7, #8]
 8010514:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010516:	f000 f991 	bl	801083c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801051a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801051e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010522:	d112      	bne.n	801054a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010528:	2b00      	cmp	r3, #0
 801052a:	d016      	beq.n	801055a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801052c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801052e:	3324      	adds	r3, #36	; 0x24
 8010530:	4618      	mov	r0, r3
 8010532:	f000 ffc7 	bl	80114c4 <xTaskRemoveFromEventList>
 8010536:	4603      	mov	r3, r0
 8010538:	2b00      	cmp	r3, #0
 801053a:	d00e      	beq.n	801055a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d00b      	beq.n	801055a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	2201      	movs	r2, #1
 8010546:	601a      	str	r2, [r3, #0]
 8010548:	e007      	b.n	801055a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801054a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801054e:	3301      	adds	r3, #1
 8010550:	b2db      	uxtb	r3, r3
 8010552:	b25a      	sxtb	r2, r3
 8010554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801055a:	2301      	movs	r3, #1
 801055c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801055e:	e001      	b.n	8010564 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010560:	2300      	movs	r3, #0
 8010562:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010566:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010568:	697b      	ldr	r3, [r7, #20]
 801056a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801056e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010572:	4618      	mov	r0, r3
 8010574:	3740      	adds	r7, #64	; 0x40
 8010576:	46bd      	mov	sp, r7
 8010578:	bd80      	pop	{r7, pc}
	...

0801057c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b08c      	sub	sp, #48	; 0x30
 8010580:	af00      	add	r7, sp, #0
 8010582:	60f8      	str	r0, [r7, #12]
 8010584:	60b9      	str	r1, [r7, #8]
 8010586:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010588:	2300      	movs	r3, #0
 801058a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010592:	2b00      	cmp	r3, #0
 8010594:	d10a      	bne.n	80105ac <xQueueReceive+0x30>
	__asm volatile
 8010596:	f04f 0350 	mov.w	r3, #80	; 0x50
 801059a:	f383 8811 	msr	BASEPRI, r3
 801059e:	f3bf 8f6f 	isb	sy
 80105a2:	f3bf 8f4f 	dsb	sy
 80105a6:	623b      	str	r3, [r7, #32]
}
 80105a8:	bf00      	nop
 80105aa:	e7fe      	b.n	80105aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d103      	bne.n	80105ba <xQueueReceive+0x3e>
 80105b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d101      	bne.n	80105be <xQueueReceive+0x42>
 80105ba:	2301      	movs	r3, #1
 80105bc:	e000      	b.n	80105c0 <xQueueReceive+0x44>
 80105be:	2300      	movs	r3, #0
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d10a      	bne.n	80105da <xQueueReceive+0x5e>
	__asm volatile
 80105c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c8:	f383 8811 	msr	BASEPRI, r3
 80105cc:	f3bf 8f6f 	isb	sy
 80105d0:	f3bf 8f4f 	dsb	sy
 80105d4:	61fb      	str	r3, [r7, #28]
}
 80105d6:	bf00      	nop
 80105d8:	e7fe      	b.n	80105d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80105da:	f001 f931 	bl	8011840 <xTaskGetSchedulerState>
 80105de:	4603      	mov	r3, r0
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d102      	bne.n	80105ea <xQueueReceive+0x6e>
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d101      	bne.n	80105ee <xQueueReceive+0x72>
 80105ea:	2301      	movs	r3, #1
 80105ec:	e000      	b.n	80105f0 <xQueueReceive+0x74>
 80105ee:	2300      	movs	r3, #0
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d10a      	bne.n	801060a <xQueueReceive+0x8e>
	__asm volatile
 80105f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f8:	f383 8811 	msr	BASEPRI, r3
 80105fc:	f3bf 8f6f 	isb	sy
 8010600:	f3bf 8f4f 	dsb	sy
 8010604:	61bb      	str	r3, [r7, #24]
}
 8010606:	bf00      	nop
 8010608:	e7fe      	b.n	8010608 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801060a:	f002 f863 	bl	80126d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801060e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010612:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010616:	2b00      	cmp	r3, #0
 8010618:	d01f      	beq.n	801065a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801061a:	68b9      	ldr	r1, [r7, #8]
 801061c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801061e:	f000 f977 	bl	8010910 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010624:	1e5a      	subs	r2, r3, #1
 8010626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010628:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801062a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801062c:	691b      	ldr	r3, [r3, #16]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d00f      	beq.n	8010652 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010634:	3310      	adds	r3, #16
 8010636:	4618      	mov	r0, r3
 8010638:	f000 ff44 	bl	80114c4 <xTaskRemoveFromEventList>
 801063c:	4603      	mov	r3, r0
 801063e:	2b00      	cmp	r3, #0
 8010640:	d007      	beq.n	8010652 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010642:	4b3d      	ldr	r3, [pc, #244]	; (8010738 <xQueueReceive+0x1bc>)
 8010644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010648:	601a      	str	r2, [r3, #0]
 801064a:	f3bf 8f4f 	dsb	sy
 801064e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010652:	f002 f86f 	bl	8012734 <vPortExitCritical>
				return pdPASS;
 8010656:	2301      	movs	r3, #1
 8010658:	e069      	b.n	801072e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2b00      	cmp	r3, #0
 801065e:	d103      	bne.n	8010668 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010660:	f002 f868 	bl	8012734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010664:	2300      	movs	r3, #0
 8010666:	e062      	b.n	801072e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801066a:	2b00      	cmp	r3, #0
 801066c:	d106      	bne.n	801067c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801066e:	f107 0310 	add.w	r3, r7, #16
 8010672:	4618      	mov	r0, r3
 8010674:	f000 ff8a 	bl	801158c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010678:	2301      	movs	r3, #1
 801067a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801067c:	f002 f85a 	bl	8012734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010680:	f000 fcfc 	bl	801107c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010684:	f002 f826 	bl	80126d4 <vPortEnterCritical>
 8010688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801068a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801068e:	b25b      	sxtb	r3, r3
 8010690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010694:	d103      	bne.n	801069e <xQueueReceive+0x122>
 8010696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010698:	2200      	movs	r2, #0
 801069a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801069e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80106a4:	b25b      	sxtb	r3, r3
 80106a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106aa:	d103      	bne.n	80106b4 <xQueueReceive+0x138>
 80106ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ae:	2200      	movs	r2, #0
 80106b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80106b4:	f002 f83e 	bl	8012734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80106b8:	1d3a      	adds	r2, r7, #4
 80106ba:	f107 0310 	add.w	r3, r7, #16
 80106be:	4611      	mov	r1, r2
 80106c0:	4618      	mov	r0, r3
 80106c2:	f000 ff79 	bl	80115b8 <xTaskCheckForTimeOut>
 80106c6:	4603      	mov	r3, r0
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d123      	bne.n	8010714 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80106cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106ce:	f000 f997 	bl	8010a00 <prvIsQueueEmpty>
 80106d2:	4603      	mov	r3, r0
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d017      	beq.n	8010708 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80106d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106da:	3324      	adds	r3, #36	; 0x24
 80106dc:	687a      	ldr	r2, [r7, #4]
 80106de:	4611      	mov	r1, r2
 80106e0:	4618      	mov	r0, r3
 80106e2:	f000 fe9f 	bl	8011424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80106e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106e8:	f000 f938 	bl	801095c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80106ec:	f000 fcd4 	bl	8011098 <xTaskResumeAll>
 80106f0:	4603      	mov	r3, r0
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d189      	bne.n	801060a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80106f6:	4b10      	ldr	r3, [pc, #64]	; (8010738 <xQueueReceive+0x1bc>)
 80106f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106fc:	601a      	str	r2, [r3, #0]
 80106fe:	f3bf 8f4f 	dsb	sy
 8010702:	f3bf 8f6f 	isb	sy
 8010706:	e780      	b.n	801060a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801070a:	f000 f927 	bl	801095c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801070e:	f000 fcc3 	bl	8011098 <xTaskResumeAll>
 8010712:	e77a      	b.n	801060a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010716:	f000 f921 	bl	801095c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801071a:	f000 fcbd 	bl	8011098 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801071e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010720:	f000 f96e 	bl	8010a00 <prvIsQueueEmpty>
 8010724:	4603      	mov	r3, r0
 8010726:	2b00      	cmp	r3, #0
 8010728:	f43f af6f 	beq.w	801060a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801072c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801072e:	4618      	mov	r0, r3
 8010730:	3730      	adds	r7, #48	; 0x30
 8010732:	46bd      	mov	sp, r7
 8010734:	bd80      	pop	{r7, pc}
 8010736:	bf00      	nop
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08e      	sub	sp, #56	; 0x38
 8010740:	af00      	add	r7, sp, #0
 8010742:	60f8      	str	r0, [r7, #12]
 8010744:	60b9      	str	r1, [r7, #8]
 8010746:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801074c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801074e:	2b00      	cmp	r3, #0
 8010750:	d10a      	bne.n	8010768 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010756:	f383 8811 	msr	BASEPRI, r3
 801075a:	f3bf 8f6f 	isb	sy
 801075e:	f3bf 8f4f 	dsb	sy
 8010762:	623b      	str	r3, [r7, #32]
}
 8010764:	bf00      	nop
 8010766:	e7fe      	b.n	8010766 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010768:	68bb      	ldr	r3, [r7, #8]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d103      	bne.n	8010776 <xQueueReceiveFromISR+0x3a>
 801076e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010772:	2b00      	cmp	r3, #0
 8010774:	d101      	bne.n	801077a <xQueueReceiveFromISR+0x3e>
 8010776:	2301      	movs	r3, #1
 8010778:	e000      	b.n	801077c <xQueueReceiveFromISR+0x40>
 801077a:	2300      	movs	r3, #0
 801077c:	2b00      	cmp	r3, #0
 801077e:	d10a      	bne.n	8010796 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010784:	f383 8811 	msr	BASEPRI, r3
 8010788:	f3bf 8f6f 	isb	sy
 801078c:	f3bf 8f4f 	dsb	sy
 8010790:	61fb      	str	r3, [r7, #28]
}
 8010792:	bf00      	nop
 8010794:	e7fe      	b.n	8010794 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010796:	f002 f87f 	bl	8012898 <vPortValidateInterruptPriority>
	__asm volatile
 801079a:	f3ef 8211 	mrs	r2, BASEPRI
 801079e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107a2:	f383 8811 	msr	BASEPRI, r3
 80107a6:	f3bf 8f6f 	isb	sy
 80107aa:	f3bf 8f4f 	dsb	sy
 80107ae:	61ba      	str	r2, [r7, #24]
 80107b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80107b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80107b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80107b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80107bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d02f      	beq.n	8010822 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80107c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80107c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80107cc:	68b9      	ldr	r1, [r7, #8]
 80107ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80107d0:	f000 f89e 	bl	8010910 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80107d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107d6:	1e5a      	subs	r2, r3, #1
 80107d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107da:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80107dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80107e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107e4:	d112      	bne.n	801080c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107e8:	691b      	ldr	r3, [r3, #16]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d016      	beq.n	801081c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107f0:	3310      	adds	r3, #16
 80107f2:	4618      	mov	r0, r3
 80107f4:	f000 fe66 	bl	80114c4 <xTaskRemoveFromEventList>
 80107f8:	4603      	mov	r3, r0
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d00e      	beq.n	801081c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d00b      	beq.n	801081c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	2201      	movs	r2, #1
 8010808:	601a      	str	r2, [r3, #0]
 801080a:	e007      	b.n	801081c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801080c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010810:	3301      	adds	r3, #1
 8010812:	b2db      	uxtb	r3, r3
 8010814:	b25a      	sxtb	r2, r3
 8010816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 801081c:	2301      	movs	r3, #1
 801081e:	637b      	str	r3, [r7, #52]	; 0x34
 8010820:	e001      	b.n	8010826 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8010822:	2300      	movs	r3, #0
 8010824:	637b      	str	r3, [r7, #52]	; 0x34
 8010826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010828:	613b      	str	r3, [r7, #16]
	__asm volatile
 801082a:	693b      	ldr	r3, [r7, #16]
 801082c:	f383 8811 	msr	BASEPRI, r3
}
 8010830:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010834:	4618      	mov	r0, r3
 8010836:	3738      	adds	r7, #56	; 0x38
 8010838:	46bd      	mov	sp, r7
 801083a:	bd80      	pop	{r7, pc}

0801083c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b086      	sub	sp, #24
 8010840:	af00      	add	r7, sp, #0
 8010842:	60f8      	str	r0, [r7, #12]
 8010844:	60b9      	str	r1, [r7, #8]
 8010846:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010848:	2300      	movs	r3, #0
 801084a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010850:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010856:	2b00      	cmp	r3, #0
 8010858:	d10d      	bne.n	8010876 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d14d      	bne.n	80108fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	689b      	ldr	r3, [r3, #8]
 8010866:	4618      	mov	r0, r3
 8010868:	f001 f808 	bl	801187c <xTaskPriorityDisinherit>
 801086c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	2200      	movs	r2, #0
 8010872:	609a      	str	r2, [r3, #8]
 8010874:	e043      	b.n	80108fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d119      	bne.n	80108b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	6858      	ldr	r0, [r3, #4]
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010884:	461a      	mov	r2, r3
 8010886:	68b9      	ldr	r1, [r7, #8]
 8010888:	f003 fcd9 	bl	801423e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	685a      	ldr	r2, [r3, #4]
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010894:	441a      	add	r2, r3
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	685a      	ldr	r2, [r3, #4]
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	689b      	ldr	r3, [r3, #8]
 80108a2:	429a      	cmp	r2, r3
 80108a4:	d32b      	bcc.n	80108fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	681a      	ldr	r2, [r3, #0]
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	605a      	str	r2, [r3, #4]
 80108ae:	e026      	b.n	80108fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	68d8      	ldr	r0, [r3, #12]
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108b8:	461a      	mov	r2, r3
 80108ba:	68b9      	ldr	r1, [r7, #8]
 80108bc:	f003 fcbf 	bl	801423e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	68da      	ldr	r2, [r3, #12]
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108c8:	425b      	negs	r3, r3
 80108ca:	441a      	add	r2, r3
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	68da      	ldr	r2, [r3, #12]
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	429a      	cmp	r2, r3
 80108da:	d207      	bcs.n	80108ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	689a      	ldr	r2, [r3, #8]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108e4:	425b      	negs	r3, r3
 80108e6:	441a      	add	r2, r3
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	2b02      	cmp	r3, #2
 80108f0:	d105      	bne.n	80108fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80108f2:	693b      	ldr	r3, [r7, #16]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d002      	beq.n	80108fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80108f8:	693b      	ldr	r3, [r7, #16]
 80108fa:	3b01      	subs	r3, #1
 80108fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80108fe:	693b      	ldr	r3, [r7, #16]
 8010900:	1c5a      	adds	r2, r3, #1
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010906:	697b      	ldr	r3, [r7, #20]
}
 8010908:	4618      	mov	r0, r3
 801090a:	3718      	adds	r7, #24
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}

08010910 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b082      	sub	sp, #8
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801091e:	2b00      	cmp	r3, #0
 8010920:	d018      	beq.n	8010954 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	68da      	ldr	r2, [r3, #12]
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801092a:	441a      	add	r2, r3
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	68da      	ldr	r2, [r3, #12]
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	689b      	ldr	r3, [r3, #8]
 8010938:	429a      	cmp	r2, r3
 801093a:	d303      	bcc.n	8010944 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	681a      	ldr	r2, [r3, #0]
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	68d9      	ldr	r1, [r3, #12]
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801094c:	461a      	mov	r2, r3
 801094e:	6838      	ldr	r0, [r7, #0]
 8010950:	f003 fc75 	bl	801423e <memcpy>
	}
}
 8010954:	bf00      	nop
 8010956:	3708      	adds	r7, #8
 8010958:	46bd      	mov	sp, r7
 801095a:	bd80      	pop	{r7, pc}

0801095c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b084      	sub	sp, #16
 8010960:	af00      	add	r7, sp, #0
 8010962:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010964:	f001 feb6 	bl	80126d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801096e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010970:	e011      	b.n	8010996 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010976:	2b00      	cmp	r3, #0
 8010978:	d012      	beq.n	80109a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	3324      	adds	r3, #36	; 0x24
 801097e:	4618      	mov	r0, r3
 8010980:	f000 fda0 	bl	80114c4 <xTaskRemoveFromEventList>
 8010984:	4603      	mov	r3, r0
 8010986:	2b00      	cmp	r3, #0
 8010988:	d001      	beq.n	801098e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801098a:	f000 fe77 	bl	801167c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801098e:	7bfb      	ldrb	r3, [r7, #15]
 8010990:	3b01      	subs	r3, #1
 8010992:	b2db      	uxtb	r3, r3
 8010994:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801099a:	2b00      	cmp	r3, #0
 801099c:	dce9      	bgt.n	8010972 <prvUnlockQueue+0x16>
 801099e:	e000      	b.n	80109a2 <prvUnlockQueue+0x46>
					break;
 80109a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	22ff      	movs	r2, #255	; 0xff
 80109a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80109aa:	f001 fec3 	bl	8012734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80109ae:	f001 fe91 	bl	80126d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109ba:	e011      	b.n	80109e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	691b      	ldr	r3, [r3, #16]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d012      	beq.n	80109ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	3310      	adds	r3, #16
 80109c8:	4618      	mov	r0, r3
 80109ca:	f000 fd7b 	bl	80114c4 <xTaskRemoveFromEventList>
 80109ce:	4603      	mov	r3, r0
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d001      	beq.n	80109d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80109d4:	f000 fe52 	bl	801167c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80109d8:	7bbb      	ldrb	r3, [r7, #14]
 80109da:	3b01      	subs	r3, #1
 80109dc:	b2db      	uxtb	r3, r3
 80109de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	dce9      	bgt.n	80109bc <prvUnlockQueue+0x60>
 80109e8:	e000      	b.n	80109ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80109ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	22ff      	movs	r2, #255	; 0xff
 80109f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80109f4:	f001 fe9e 	bl	8012734 <vPortExitCritical>
}
 80109f8:	bf00      	nop
 80109fa:	3710      	adds	r7, #16
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}

08010a00 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b084      	sub	sp, #16
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a08:	f001 fe64 	bl	80126d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d102      	bne.n	8010a1a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a14:	2301      	movs	r3, #1
 8010a16:	60fb      	str	r3, [r7, #12]
 8010a18:	e001      	b.n	8010a1e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a1e:	f001 fe89 	bl	8012734 <vPortExitCritical>

	return xReturn;
 8010a22:	68fb      	ldr	r3, [r7, #12]
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3710      	adds	r7, #16
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}

08010a2c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b084      	sub	sp, #16
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a34:	f001 fe4e 	bl	80126d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a40:	429a      	cmp	r2, r3
 8010a42:	d102      	bne.n	8010a4a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a44:	2301      	movs	r3, #1
 8010a46:	60fb      	str	r3, [r7, #12]
 8010a48:	e001      	b.n	8010a4e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a4e:	f001 fe71 	bl	8012734 <vPortExitCritical>

	return xReturn;
 8010a52:	68fb      	ldr	r3, [r7, #12]
}
 8010a54:	4618      	mov	r0, r3
 8010a56:	3710      	adds	r7, #16
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	bd80      	pop	{r7, pc}

08010a5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010a5c:	b480      	push	{r7}
 8010a5e:	b085      	sub	sp, #20
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	6078      	str	r0, [r7, #4]
 8010a64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a66:	2300      	movs	r3, #0
 8010a68:	60fb      	str	r3, [r7, #12]
 8010a6a:	e014      	b.n	8010a96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010a6c:	4a0f      	ldr	r2, [pc, #60]	; (8010aac <vQueueAddToRegistry+0x50>)
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d10b      	bne.n	8010a90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010a78:	490c      	ldr	r1, [pc, #48]	; (8010aac <vQueueAddToRegistry+0x50>)
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	683a      	ldr	r2, [r7, #0]
 8010a7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010a82:	4a0a      	ldr	r2, [pc, #40]	; (8010aac <vQueueAddToRegistry+0x50>)
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	00db      	lsls	r3, r3, #3
 8010a88:	4413      	add	r3, r2
 8010a8a:	687a      	ldr	r2, [r7, #4]
 8010a8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010a8e:	e006      	b.n	8010a9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	3301      	adds	r3, #1
 8010a94:	60fb      	str	r3, [r7, #12]
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	2b07      	cmp	r3, #7
 8010a9a:	d9e7      	bls.n	8010a6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010a9c:	bf00      	nop
 8010a9e:	bf00      	nop
 8010aa0:	3714      	adds	r7, #20
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa8:	4770      	bx	lr
 8010aaa:	bf00      	nop
 8010aac:	20002020 	.word	0x20002020

08010ab0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b086      	sub	sp, #24
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	60f8      	str	r0, [r7, #12]
 8010ab8:	60b9      	str	r1, [r7, #8]
 8010aba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010ac0:	f001 fe08 	bl	80126d4 <vPortEnterCritical>
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010aca:	b25b      	sxtb	r3, r3
 8010acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ad0:	d103      	bne.n	8010ada <vQueueWaitForMessageRestricted+0x2a>
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010ada:	697b      	ldr	r3, [r7, #20]
 8010adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ae0:	b25b      	sxtb	r3, r3
 8010ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ae6:	d103      	bne.n	8010af0 <vQueueWaitForMessageRestricted+0x40>
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	2200      	movs	r2, #0
 8010aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010af0:	f001 fe20 	bl	8012734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010af4:	697b      	ldr	r3, [r7, #20]
 8010af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d106      	bne.n	8010b0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010afc:	697b      	ldr	r3, [r7, #20]
 8010afe:	3324      	adds	r3, #36	; 0x24
 8010b00:	687a      	ldr	r2, [r7, #4]
 8010b02:	68b9      	ldr	r1, [r7, #8]
 8010b04:	4618      	mov	r0, r3
 8010b06:	f000 fcb1 	bl	801146c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010b0a:	6978      	ldr	r0, [r7, #20]
 8010b0c:	f7ff ff26 	bl	801095c <prvUnlockQueue>
	}
 8010b10:	bf00      	nop
 8010b12:	3718      	adds	r7, #24
 8010b14:	46bd      	mov	sp, r7
 8010b16:	bd80      	pop	{r7, pc}

08010b18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b08e      	sub	sp, #56	; 0x38
 8010b1c:	af04      	add	r7, sp, #16
 8010b1e:	60f8      	str	r0, [r7, #12]
 8010b20:	60b9      	str	r1, [r7, #8]
 8010b22:	607a      	str	r2, [r7, #4]
 8010b24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d10a      	bne.n	8010b42 <xTaskCreateStatic+0x2a>
	__asm volatile
 8010b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b30:	f383 8811 	msr	BASEPRI, r3
 8010b34:	f3bf 8f6f 	isb	sy
 8010b38:	f3bf 8f4f 	dsb	sy
 8010b3c:	623b      	str	r3, [r7, #32]
}
 8010b3e:	bf00      	nop
 8010b40:	e7fe      	b.n	8010b40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d10a      	bne.n	8010b5e <xTaskCreateStatic+0x46>
	__asm volatile
 8010b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b4c:	f383 8811 	msr	BASEPRI, r3
 8010b50:	f3bf 8f6f 	isb	sy
 8010b54:	f3bf 8f4f 	dsb	sy
 8010b58:	61fb      	str	r3, [r7, #28]
}
 8010b5a:	bf00      	nop
 8010b5c:	e7fe      	b.n	8010b5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010b5e:	235c      	movs	r3, #92	; 0x5c
 8010b60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010b62:	693b      	ldr	r3, [r7, #16]
 8010b64:	2b5c      	cmp	r3, #92	; 0x5c
 8010b66:	d00a      	beq.n	8010b7e <xTaskCreateStatic+0x66>
	__asm volatile
 8010b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b6c:	f383 8811 	msr	BASEPRI, r3
 8010b70:	f3bf 8f6f 	isb	sy
 8010b74:	f3bf 8f4f 	dsb	sy
 8010b78:	61bb      	str	r3, [r7, #24]
}
 8010b7a:	bf00      	nop
 8010b7c:	e7fe      	b.n	8010b7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010b7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d01e      	beq.n	8010bc4 <xTaskCreateStatic+0xac>
 8010b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d01b      	beq.n	8010bc4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b98:	2202      	movs	r2, #2
 8010b9a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	9303      	str	r3, [sp, #12]
 8010ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ba4:	9302      	str	r3, [sp, #8]
 8010ba6:	f107 0314 	add.w	r3, r7, #20
 8010baa:	9301      	str	r3, [sp, #4]
 8010bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bae:	9300      	str	r3, [sp, #0]
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	687a      	ldr	r2, [r7, #4]
 8010bb4:	68b9      	ldr	r1, [r7, #8]
 8010bb6:	68f8      	ldr	r0, [r7, #12]
 8010bb8:	f000 f850 	bl	8010c5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010bbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010bbe:	f000 f8dd 	bl	8010d7c <prvAddNewTaskToReadyList>
 8010bc2:	e001      	b.n	8010bc8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010bc8:	697b      	ldr	r3, [r7, #20]
	}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	3728      	adds	r7, #40	; 0x28
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	bd80      	pop	{r7, pc}

08010bd2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010bd2:	b580      	push	{r7, lr}
 8010bd4:	b08c      	sub	sp, #48	; 0x30
 8010bd6:	af04      	add	r7, sp, #16
 8010bd8:	60f8      	str	r0, [r7, #12]
 8010bda:	60b9      	str	r1, [r7, #8]
 8010bdc:	603b      	str	r3, [r7, #0]
 8010bde:	4613      	mov	r3, r2
 8010be0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010be2:	88fb      	ldrh	r3, [r7, #6]
 8010be4:	009b      	lsls	r3, r3, #2
 8010be6:	4618      	mov	r0, r3
 8010be8:	f001 fe96 	bl	8012918 <pvPortMalloc>
 8010bec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010bee:	697b      	ldr	r3, [r7, #20]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d00e      	beq.n	8010c12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010bf4:	205c      	movs	r0, #92	; 0x5c
 8010bf6:	f001 fe8f 	bl	8012918 <pvPortMalloc>
 8010bfa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d003      	beq.n	8010c0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010c02:	69fb      	ldr	r3, [r7, #28]
 8010c04:	697a      	ldr	r2, [r7, #20]
 8010c06:	631a      	str	r2, [r3, #48]	; 0x30
 8010c08:	e005      	b.n	8010c16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010c0a:	6978      	ldr	r0, [r7, #20]
 8010c0c:	f001 ff50 	bl	8012ab0 <vPortFree>
 8010c10:	e001      	b.n	8010c16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010c12:	2300      	movs	r3, #0
 8010c14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010c16:	69fb      	ldr	r3, [r7, #28]
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d017      	beq.n	8010c4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010c1c:	69fb      	ldr	r3, [r7, #28]
 8010c1e:	2200      	movs	r2, #0
 8010c20:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010c24:	88fa      	ldrh	r2, [r7, #6]
 8010c26:	2300      	movs	r3, #0
 8010c28:	9303      	str	r3, [sp, #12]
 8010c2a:	69fb      	ldr	r3, [r7, #28]
 8010c2c:	9302      	str	r3, [sp, #8]
 8010c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c30:	9301      	str	r3, [sp, #4]
 8010c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c34:	9300      	str	r3, [sp, #0]
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	68b9      	ldr	r1, [r7, #8]
 8010c3a:	68f8      	ldr	r0, [r7, #12]
 8010c3c:	f000 f80e 	bl	8010c5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c40:	69f8      	ldr	r0, [r7, #28]
 8010c42:	f000 f89b 	bl	8010d7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010c46:	2301      	movs	r3, #1
 8010c48:	61bb      	str	r3, [r7, #24]
 8010c4a:	e002      	b.n	8010c52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8010c50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010c52:	69bb      	ldr	r3, [r7, #24]
	}
 8010c54:	4618      	mov	r0, r3
 8010c56:	3720      	adds	r7, #32
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	bd80      	pop	{r7, pc}

08010c5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010c5c:	b580      	push	{r7, lr}
 8010c5e:	b088      	sub	sp, #32
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	60f8      	str	r0, [r7, #12]
 8010c64:	60b9      	str	r1, [r7, #8]
 8010c66:	607a      	str	r2, [r7, #4]
 8010c68:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c6c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	009b      	lsls	r3, r3, #2
 8010c72:	461a      	mov	r2, r3
 8010c74:	21a5      	movs	r1, #165	; 0xa5
 8010c76:	f003 f9c3 	bl	8014000 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010c84:	3b01      	subs	r3, #1
 8010c86:	009b      	lsls	r3, r3, #2
 8010c88:	4413      	add	r3, r2
 8010c8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010c8c:	69bb      	ldr	r3, [r7, #24]
 8010c8e:	f023 0307 	bic.w	r3, r3, #7
 8010c92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010c94:	69bb      	ldr	r3, [r7, #24]
 8010c96:	f003 0307 	and.w	r3, r3, #7
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d00a      	beq.n	8010cb4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8010c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca2:	f383 8811 	msr	BASEPRI, r3
 8010ca6:	f3bf 8f6f 	isb	sy
 8010caa:	f3bf 8f4f 	dsb	sy
 8010cae:	617b      	str	r3, [r7, #20]
}
 8010cb0:	bf00      	nop
 8010cb2:	e7fe      	b.n	8010cb2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010cb4:	68bb      	ldr	r3, [r7, #8]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d01f      	beq.n	8010cfa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010cba:	2300      	movs	r3, #0
 8010cbc:	61fb      	str	r3, [r7, #28]
 8010cbe:	e012      	b.n	8010ce6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010cc0:	68ba      	ldr	r2, [r7, #8]
 8010cc2:	69fb      	ldr	r3, [r7, #28]
 8010cc4:	4413      	add	r3, r2
 8010cc6:	7819      	ldrb	r1, [r3, #0]
 8010cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010cca:	69fb      	ldr	r3, [r7, #28]
 8010ccc:	4413      	add	r3, r2
 8010cce:	3334      	adds	r3, #52	; 0x34
 8010cd0:	460a      	mov	r2, r1
 8010cd2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010cd4:	68ba      	ldr	r2, [r7, #8]
 8010cd6:	69fb      	ldr	r3, [r7, #28]
 8010cd8:	4413      	add	r3, r2
 8010cda:	781b      	ldrb	r3, [r3, #0]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d006      	beq.n	8010cee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010ce0:	69fb      	ldr	r3, [r7, #28]
 8010ce2:	3301      	adds	r3, #1
 8010ce4:	61fb      	str	r3, [r7, #28]
 8010ce6:	69fb      	ldr	r3, [r7, #28]
 8010ce8:	2b0f      	cmp	r3, #15
 8010cea:	d9e9      	bls.n	8010cc0 <prvInitialiseNewTask+0x64>
 8010cec:	e000      	b.n	8010cf0 <prvInitialiseNewTask+0x94>
			{
				break;
 8010cee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010cf8:	e003      	b.n	8010d02 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d04:	2b37      	cmp	r3, #55	; 0x37
 8010d06:	d901      	bls.n	8010d0c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010d08:	2337      	movs	r3, #55	; 0x37
 8010d0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d16:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d20:	3304      	adds	r3, #4
 8010d22:	4618      	mov	r0, r3
 8010d24:	f7ff f8be 	bl	800fea4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d2a:	3318      	adds	r3, #24
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f7ff f8b9 	bl	800fea4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d50:	2200      	movs	r2, #0
 8010d52:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010d56:	683a      	ldr	r2, [r7, #0]
 8010d58:	68f9      	ldr	r1, [r7, #12]
 8010d5a:	69b8      	ldr	r0, [r7, #24]
 8010d5c:	f001 fb8c 	bl	8012478 <pxPortInitialiseStack>
 8010d60:	4602      	mov	r2, r0
 8010d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d002      	beq.n	8010d72 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d72:	bf00      	nop
 8010d74:	3720      	adds	r7, #32
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bd80      	pop	{r7, pc}
	...

08010d7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b082      	sub	sp, #8
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010d84:	f001 fca6 	bl	80126d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010d88:	4b2d      	ldr	r3, [pc, #180]	; (8010e40 <prvAddNewTaskToReadyList+0xc4>)
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	4a2c      	ldr	r2, [pc, #176]	; (8010e40 <prvAddNewTaskToReadyList+0xc4>)
 8010d90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010d92:	4b2c      	ldr	r3, [pc, #176]	; (8010e44 <prvAddNewTaskToReadyList+0xc8>)
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d109      	bne.n	8010dae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010d9a:	4a2a      	ldr	r2, [pc, #168]	; (8010e44 <prvAddNewTaskToReadyList+0xc8>)
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010da0:	4b27      	ldr	r3, [pc, #156]	; (8010e40 <prvAddNewTaskToReadyList+0xc4>)
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	2b01      	cmp	r3, #1
 8010da6:	d110      	bne.n	8010dca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010da8:	f000 fc8c 	bl	80116c4 <prvInitialiseTaskLists>
 8010dac:	e00d      	b.n	8010dca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010dae:	4b26      	ldr	r3, [pc, #152]	; (8010e48 <prvAddNewTaskToReadyList+0xcc>)
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d109      	bne.n	8010dca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010db6:	4b23      	ldr	r3, [pc, #140]	; (8010e44 <prvAddNewTaskToReadyList+0xc8>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dc0:	429a      	cmp	r2, r3
 8010dc2:	d802      	bhi.n	8010dca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010dc4:	4a1f      	ldr	r2, [pc, #124]	; (8010e44 <prvAddNewTaskToReadyList+0xc8>)
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010dca:	4b20      	ldr	r3, [pc, #128]	; (8010e4c <prvAddNewTaskToReadyList+0xd0>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	3301      	adds	r3, #1
 8010dd0:	4a1e      	ldr	r2, [pc, #120]	; (8010e4c <prvAddNewTaskToReadyList+0xd0>)
 8010dd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010dd4:	4b1d      	ldr	r3, [pc, #116]	; (8010e4c <prvAddNewTaskToReadyList+0xd0>)
 8010dd6:	681a      	ldr	r2, [r3, #0]
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de0:	4b1b      	ldr	r3, [pc, #108]	; (8010e50 <prvAddNewTaskToReadyList+0xd4>)
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	429a      	cmp	r2, r3
 8010de6:	d903      	bls.n	8010df0 <prvAddNewTaskToReadyList+0x74>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dec:	4a18      	ldr	r2, [pc, #96]	; (8010e50 <prvAddNewTaskToReadyList+0xd4>)
 8010dee:	6013      	str	r3, [r2, #0]
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010df4:	4613      	mov	r3, r2
 8010df6:	009b      	lsls	r3, r3, #2
 8010df8:	4413      	add	r3, r2
 8010dfa:	009b      	lsls	r3, r3, #2
 8010dfc:	4a15      	ldr	r2, [pc, #84]	; (8010e54 <prvAddNewTaskToReadyList+0xd8>)
 8010dfe:	441a      	add	r2, r3
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	3304      	adds	r3, #4
 8010e04:	4619      	mov	r1, r3
 8010e06:	4610      	mov	r0, r2
 8010e08:	f7ff f859 	bl	800febe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010e0c:	f001 fc92 	bl	8012734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010e10:	4b0d      	ldr	r3, [pc, #52]	; (8010e48 <prvAddNewTaskToReadyList+0xcc>)
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d00e      	beq.n	8010e36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010e18:	4b0a      	ldr	r3, [pc, #40]	; (8010e44 <prvAddNewTaskToReadyList+0xc8>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d207      	bcs.n	8010e36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010e26:	4b0c      	ldr	r3, [pc, #48]	; (8010e58 <prvAddNewTaskToReadyList+0xdc>)
 8010e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e2c:	601a      	str	r2, [r3, #0]
 8010e2e:	f3bf 8f4f 	dsb	sy
 8010e32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e36:	bf00      	nop
 8010e38:	3708      	adds	r7, #8
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bd80      	pop	{r7, pc}
 8010e3e:	bf00      	nop
 8010e40:	20002534 	.word	0x20002534
 8010e44:	20002060 	.word	0x20002060
 8010e48:	20002540 	.word	0x20002540
 8010e4c:	20002550 	.word	0x20002550
 8010e50:	2000253c 	.word	0x2000253c
 8010e54:	20002064 	.word	0x20002064
 8010e58:	e000ed04 	.word	0xe000ed04

08010e5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b084      	sub	sp, #16
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010e64:	2300      	movs	r3, #0
 8010e66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d017      	beq.n	8010e9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010e6e:	4b13      	ldr	r3, [pc, #76]	; (8010ebc <vTaskDelay+0x60>)
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d00a      	beq.n	8010e8c <vTaskDelay+0x30>
	__asm volatile
 8010e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e7a:	f383 8811 	msr	BASEPRI, r3
 8010e7e:	f3bf 8f6f 	isb	sy
 8010e82:	f3bf 8f4f 	dsb	sy
 8010e86:	60bb      	str	r3, [r7, #8]
}
 8010e88:	bf00      	nop
 8010e8a:	e7fe      	b.n	8010e8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010e8c:	f000 f8f6 	bl	801107c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010e90:	2100      	movs	r1, #0
 8010e92:	6878      	ldr	r0, [r7, #4]
 8010e94:	f000 ff4e 	bl	8011d34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010e98:	f000 f8fe 	bl	8011098 <xTaskResumeAll>
 8010e9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d107      	bne.n	8010eb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010ea4:	4b06      	ldr	r3, [pc, #24]	; (8010ec0 <vTaskDelay+0x64>)
 8010ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010eaa:	601a      	str	r2, [r3, #0]
 8010eac:	f3bf 8f4f 	dsb	sy
 8010eb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010eb4:	bf00      	nop
 8010eb6:	3710      	adds	r7, #16
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	2000255c 	.word	0x2000255c
 8010ec0:	e000ed04 	.word	0xe000ed04

08010ec4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b084      	sub	sp, #16
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8010ecc:	f001 fc02 	bl	80126d4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d102      	bne.n	8010edc <vTaskSuspend+0x18>
 8010ed6:	4b30      	ldr	r3, [pc, #192]	; (8010f98 <vTaskSuspend+0xd4>)
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	e000      	b.n	8010ede <vTaskSuspend+0x1a>
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	3304      	adds	r3, #4
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f7ff f847 	bl	800ff78 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d004      	beq.n	8010efc <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	3318      	adds	r3, #24
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	f7ff f83e 	bl	800ff78 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	3304      	adds	r3, #4
 8010f00:	4619      	mov	r1, r3
 8010f02:	4826      	ldr	r0, [pc, #152]	; (8010f9c <vTaskSuspend+0xd8>)
 8010f04:	f7fe ffdb 	bl	800febe <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8010f0e:	b2db      	uxtb	r3, r3
 8010f10:	2b01      	cmp	r3, #1
 8010f12:	d103      	bne.n	8010f1c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	2200      	movs	r2, #0
 8010f18:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8010f1c:	f001 fc0a 	bl	8012734 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8010f20:	4b1f      	ldr	r3, [pc, #124]	; (8010fa0 <vTaskSuspend+0xdc>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d005      	beq.n	8010f34 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8010f28:	f001 fbd4 	bl	80126d4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8010f2c:	f000 fc68 	bl	8011800 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8010f30:	f001 fc00 	bl	8012734 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8010f34:	4b18      	ldr	r3, [pc, #96]	; (8010f98 <vTaskSuspend+0xd4>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	68fa      	ldr	r2, [r7, #12]
 8010f3a:	429a      	cmp	r2, r3
 8010f3c:	d127      	bne.n	8010f8e <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8010f3e:	4b18      	ldr	r3, [pc, #96]	; (8010fa0 <vTaskSuspend+0xdc>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d017      	beq.n	8010f76 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8010f46:	4b17      	ldr	r3, [pc, #92]	; (8010fa4 <vTaskSuspend+0xe0>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d00a      	beq.n	8010f64 <vTaskSuspend+0xa0>
	__asm volatile
 8010f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f52:	f383 8811 	msr	BASEPRI, r3
 8010f56:	f3bf 8f6f 	isb	sy
 8010f5a:	f3bf 8f4f 	dsb	sy
 8010f5e:	60bb      	str	r3, [r7, #8]
}
 8010f60:	bf00      	nop
 8010f62:	e7fe      	b.n	8010f62 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8010f64:	4b10      	ldr	r3, [pc, #64]	; (8010fa8 <vTaskSuspend+0xe4>)
 8010f66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f6a:	601a      	str	r2, [r3, #0]
 8010f6c:	f3bf 8f4f 	dsb	sy
 8010f70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010f74:	e00b      	b.n	8010f8e <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8010f76:	4b09      	ldr	r3, [pc, #36]	; (8010f9c <vTaskSuspend+0xd8>)
 8010f78:	681a      	ldr	r2, [r3, #0]
 8010f7a:	4b0c      	ldr	r3, [pc, #48]	; (8010fac <vTaskSuspend+0xe8>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d103      	bne.n	8010f8a <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8010f82:	4b05      	ldr	r3, [pc, #20]	; (8010f98 <vTaskSuspend+0xd4>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	601a      	str	r2, [r3, #0]
	}
 8010f88:	e001      	b.n	8010f8e <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8010f8a:	f000 f9ed 	bl	8011368 <vTaskSwitchContext>
	}
 8010f8e:	bf00      	nop
 8010f90:	3710      	adds	r7, #16
 8010f92:	46bd      	mov	sp, r7
 8010f94:	bd80      	pop	{r7, pc}
 8010f96:	bf00      	nop
 8010f98:	20002060 	.word	0x20002060
 8010f9c:	20002520 	.word	0x20002520
 8010fa0:	20002540 	.word	0x20002540
 8010fa4:	2000255c 	.word	0x2000255c
 8010fa8:	e000ed04 	.word	0xe000ed04
 8010fac:	20002534 	.word	0x20002534

08010fb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b08a      	sub	sp, #40	; 0x28
 8010fb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010fbe:	463a      	mov	r2, r7
 8010fc0:	1d39      	adds	r1, r7, #4
 8010fc2:	f107 0308 	add.w	r3, r7, #8
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	f7fe ff18 	bl	800fdfc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010fcc:	6839      	ldr	r1, [r7, #0]
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	68ba      	ldr	r2, [r7, #8]
 8010fd2:	9202      	str	r2, [sp, #8]
 8010fd4:	9301      	str	r3, [sp, #4]
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	9300      	str	r3, [sp, #0]
 8010fda:	2300      	movs	r3, #0
 8010fdc:	460a      	mov	r2, r1
 8010fde:	4921      	ldr	r1, [pc, #132]	; (8011064 <vTaskStartScheduler+0xb4>)
 8010fe0:	4821      	ldr	r0, [pc, #132]	; (8011068 <vTaskStartScheduler+0xb8>)
 8010fe2:	f7ff fd99 	bl	8010b18 <xTaskCreateStatic>
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	4a20      	ldr	r2, [pc, #128]	; (801106c <vTaskStartScheduler+0xbc>)
 8010fea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010fec:	4b1f      	ldr	r3, [pc, #124]	; (801106c <vTaskStartScheduler+0xbc>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d002      	beq.n	8010ffa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010ff4:	2301      	movs	r3, #1
 8010ff6:	617b      	str	r3, [r7, #20]
 8010ff8:	e001      	b.n	8010ffe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	2b01      	cmp	r3, #1
 8011002:	d102      	bne.n	801100a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011004:	f000 feea 	bl	8011ddc <xTimerCreateTimerTask>
 8011008:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801100a:	697b      	ldr	r3, [r7, #20]
 801100c:	2b01      	cmp	r3, #1
 801100e:	d116      	bne.n	801103e <vTaskStartScheduler+0x8e>
	__asm volatile
 8011010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011014:	f383 8811 	msr	BASEPRI, r3
 8011018:	f3bf 8f6f 	isb	sy
 801101c:	f3bf 8f4f 	dsb	sy
 8011020:	613b      	str	r3, [r7, #16]
}
 8011022:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011024:	4b12      	ldr	r3, [pc, #72]	; (8011070 <vTaskStartScheduler+0xc0>)
 8011026:	f04f 32ff 	mov.w	r2, #4294967295
 801102a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801102c:	4b11      	ldr	r3, [pc, #68]	; (8011074 <vTaskStartScheduler+0xc4>)
 801102e:	2201      	movs	r2, #1
 8011030:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011032:	4b11      	ldr	r3, [pc, #68]	; (8011078 <vTaskStartScheduler+0xc8>)
 8011034:	2200      	movs	r2, #0
 8011036:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011038:	f001 faaa 	bl	8012590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801103c:	e00e      	b.n	801105c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011044:	d10a      	bne.n	801105c <vTaskStartScheduler+0xac>
	__asm volatile
 8011046:	f04f 0350 	mov.w	r3, #80	; 0x50
 801104a:	f383 8811 	msr	BASEPRI, r3
 801104e:	f3bf 8f6f 	isb	sy
 8011052:	f3bf 8f4f 	dsb	sy
 8011056:	60fb      	str	r3, [r7, #12]
}
 8011058:	bf00      	nop
 801105a:	e7fe      	b.n	801105a <vTaskStartScheduler+0xaa>
}
 801105c:	bf00      	nop
 801105e:	3718      	adds	r7, #24
 8011060:	46bd      	mov	sp, r7
 8011062:	bd80      	pop	{r7, pc}
 8011064:	08018ea8 	.word	0x08018ea8
 8011068:	08011695 	.word	0x08011695
 801106c:	20002558 	.word	0x20002558
 8011070:	20002554 	.word	0x20002554
 8011074:	20002540 	.word	0x20002540
 8011078:	20002538 	.word	0x20002538

0801107c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801107c:	b480      	push	{r7}
 801107e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011080:	4b04      	ldr	r3, [pc, #16]	; (8011094 <vTaskSuspendAll+0x18>)
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	3301      	adds	r3, #1
 8011086:	4a03      	ldr	r2, [pc, #12]	; (8011094 <vTaskSuspendAll+0x18>)
 8011088:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801108a:	bf00      	nop
 801108c:	46bd      	mov	sp, r7
 801108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011092:	4770      	bx	lr
 8011094:	2000255c 	.word	0x2000255c

08011098 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b084      	sub	sp, #16
 801109c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801109e:	2300      	movs	r3, #0
 80110a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80110a2:	2300      	movs	r3, #0
 80110a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80110a6:	4b42      	ldr	r3, [pc, #264]	; (80111b0 <xTaskResumeAll+0x118>)
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d10a      	bne.n	80110c4 <xTaskResumeAll+0x2c>
	__asm volatile
 80110ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110b2:	f383 8811 	msr	BASEPRI, r3
 80110b6:	f3bf 8f6f 	isb	sy
 80110ba:	f3bf 8f4f 	dsb	sy
 80110be:	603b      	str	r3, [r7, #0]
}
 80110c0:	bf00      	nop
 80110c2:	e7fe      	b.n	80110c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80110c4:	f001 fb06 	bl	80126d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80110c8:	4b39      	ldr	r3, [pc, #228]	; (80111b0 <xTaskResumeAll+0x118>)
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	3b01      	subs	r3, #1
 80110ce:	4a38      	ldr	r2, [pc, #224]	; (80111b0 <xTaskResumeAll+0x118>)
 80110d0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110d2:	4b37      	ldr	r3, [pc, #220]	; (80111b0 <xTaskResumeAll+0x118>)
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d162      	bne.n	80111a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80110da:	4b36      	ldr	r3, [pc, #216]	; (80111b4 <xTaskResumeAll+0x11c>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d05e      	beq.n	80111a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80110e2:	e02f      	b.n	8011144 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110e4:	4b34      	ldr	r3, [pc, #208]	; (80111b8 <xTaskResumeAll+0x120>)
 80110e6:	68db      	ldr	r3, [r3, #12]
 80110e8:	68db      	ldr	r3, [r3, #12]
 80110ea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	3318      	adds	r3, #24
 80110f0:	4618      	mov	r0, r3
 80110f2:	f7fe ff41 	bl	800ff78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	3304      	adds	r3, #4
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7fe ff3c 	bl	800ff78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011104:	4b2d      	ldr	r3, [pc, #180]	; (80111bc <xTaskResumeAll+0x124>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	429a      	cmp	r2, r3
 801110a:	d903      	bls.n	8011114 <xTaskResumeAll+0x7c>
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011110:	4a2a      	ldr	r2, [pc, #168]	; (80111bc <xTaskResumeAll+0x124>)
 8011112:	6013      	str	r3, [r2, #0]
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011118:	4613      	mov	r3, r2
 801111a:	009b      	lsls	r3, r3, #2
 801111c:	4413      	add	r3, r2
 801111e:	009b      	lsls	r3, r3, #2
 8011120:	4a27      	ldr	r2, [pc, #156]	; (80111c0 <xTaskResumeAll+0x128>)
 8011122:	441a      	add	r2, r3
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	3304      	adds	r3, #4
 8011128:	4619      	mov	r1, r3
 801112a:	4610      	mov	r0, r2
 801112c:	f7fe fec7 	bl	800febe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011134:	4b23      	ldr	r3, [pc, #140]	; (80111c4 <xTaskResumeAll+0x12c>)
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801113a:	429a      	cmp	r2, r3
 801113c:	d302      	bcc.n	8011144 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801113e:	4b22      	ldr	r3, [pc, #136]	; (80111c8 <xTaskResumeAll+0x130>)
 8011140:	2201      	movs	r2, #1
 8011142:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011144:	4b1c      	ldr	r3, [pc, #112]	; (80111b8 <xTaskResumeAll+0x120>)
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d1cb      	bne.n	80110e4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d001      	beq.n	8011156 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011152:	f000 fb55 	bl	8011800 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011156:	4b1d      	ldr	r3, [pc, #116]	; (80111cc <xTaskResumeAll+0x134>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d010      	beq.n	8011184 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011162:	f000 f847 	bl	80111f4 <xTaskIncrementTick>
 8011166:	4603      	mov	r3, r0
 8011168:	2b00      	cmp	r3, #0
 801116a:	d002      	beq.n	8011172 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801116c:	4b16      	ldr	r3, [pc, #88]	; (80111c8 <xTaskResumeAll+0x130>)
 801116e:	2201      	movs	r2, #1
 8011170:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	3b01      	subs	r3, #1
 8011176:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d1f1      	bne.n	8011162 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801117e:	4b13      	ldr	r3, [pc, #76]	; (80111cc <xTaskResumeAll+0x134>)
 8011180:	2200      	movs	r2, #0
 8011182:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011184:	4b10      	ldr	r3, [pc, #64]	; (80111c8 <xTaskResumeAll+0x130>)
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d009      	beq.n	80111a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801118c:	2301      	movs	r3, #1
 801118e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011190:	4b0f      	ldr	r3, [pc, #60]	; (80111d0 <xTaskResumeAll+0x138>)
 8011192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011196:	601a      	str	r2, [r3, #0]
 8011198:	f3bf 8f4f 	dsb	sy
 801119c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80111a0:	f001 fac8 	bl	8012734 <vPortExitCritical>

	return xAlreadyYielded;
 80111a4:	68bb      	ldr	r3, [r7, #8]
}
 80111a6:	4618      	mov	r0, r3
 80111a8:	3710      	adds	r7, #16
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	2000255c 	.word	0x2000255c
 80111b4:	20002534 	.word	0x20002534
 80111b8:	200024f4 	.word	0x200024f4
 80111bc:	2000253c 	.word	0x2000253c
 80111c0:	20002064 	.word	0x20002064
 80111c4:	20002060 	.word	0x20002060
 80111c8:	20002548 	.word	0x20002548
 80111cc:	20002544 	.word	0x20002544
 80111d0:	e000ed04 	.word	0xe000ed04

080111d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80111d4:	b480      	push	{r7}
 80111d6:	b083      	sub	sp, #12
 80111d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80111da:	4b05      	ldr	r3, [pc, #20]	; (80111f0 <xTaskGetTickCount+0x1c>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80111e0:	687b      	ldr	r3, [r7, #4]
}
 80111e2:	4618      	mov	r0, r3
 80111e4:	370c      	adds	r7, #12
 80111e6:	46bd      	mov	sp, r7
 80111e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ec:	4770      	bx	lr
 80111ee:	bf00      	nop
 80111f0:	20002538 	.word	0x20002538

080111f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b086      	sub	sp, #24
 80111f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80111fa:	2300      	movs	r3, #0
 80111fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111fe:	4b4f      	ldr	r3, [pc, #316]	; (801133c <xTaskIncrementTick+0x148>)
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	2b00      	cmp	r3, #0
 8011204:	f040 808f 	bne.w	8011326 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011208:	4b4d      	ldr	r3, [pc, #308]	; (8011340 <xTaskIncrementTick+0x14c>)
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	3301      	adds	r3, #1
 801120e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011210:	4a4b      	ldr	r2, [pc, #300]	; (8011340 <xTaskIncrementTick+0x14c>)
 8011212:	693b      	ldr	r3, [r7, #16]
 8011214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011216:	693b      	ldr	r3, [r7, #16]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d120      	bne.n	801125e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801121c:	4b49      	ldr	r3, [pc, #292]	; (8011344 <xTaskIncrementTick+0x150>)
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d00a      	beq.n	801123c <xTaskIncrementTick+0x48>
	__asm volatile
 8011226:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122a:	f383 8811 	msr	BASEPRI, r3
 801122e:	f3bf 8f6f 	isb	sy
 8011232:	f3bf 8f4f 	dsb	sy
 8011236:	603b      	str	r3, [r7, #0]
}
 8011238:	bf00      	nop
 801123a:	e7fe      	b.n	801123a <xTaskIncrementTick+0x46>
 801123c:	4b41      	ldr	r3, [pc, #260]	; (8011344 <xTaskIncrementTick+0x150>)
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	60fb      	str	r3, [r7, #12]
 8011242:	4b41      	ldr	r3, [pc, #260]	; (8011348 <xTaskIncrementTick+0x154>)
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	4a3f      	ldr	r2, [pc, #252]	; (8011344 <xTaskIncrementTick+0x150>)
 8011248:	6013      	str	r3, [r2, #0]
 801124a:	4a3f      	ldr	r2, [pc, #252]	; (8011348 <xTaskIncrementTick+0x154>)
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	6013      	str	r3, [r2, #0]
 8011250:	4b3e      	ldr	r3, [pc, #248]	; (801134c <xTaskIncrementTick+0x158>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	3301      	adds	r3, #1
 8011256:	4a3d      	ldr	r2, [pc, #244]	; (801134c <xTaskIncrementTick+0x158>)
 8011258:	6013      	str	r3, [r2, #0]
 801125a:	f000 fad1 	bl	8011800 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801125e:	4b3c      	ldr	r3, [pc, #240]	; (8011350 <xTaskIncrementTick+0x15c>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	693a      	ldr	r2, [r7, #16]
 8011264:	429a      	cmp	r2, r3
 8011266:	d349      	bcc.n	80112fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011268:	4b36      	ldr	r3, [pc, #216]	; (8011344 <xTaskIncrementTick+0x150>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d104      	bne.n	801127c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011272:	4b37      	ldr	r3, [pc, #220]	; (8011350 <xTaskIncrementTick+0x15c>)
 8011274:	f04f 32ff 	mov.w	r2, #4294967295
 8011278:	601a      	str	r2, [r3, #0]
					break;
 801127a:	e03f      	b.n	80112fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801127c:	4b31      	ldr	r3, [pc, #196]	; (8011344 <xTaskIncrementTick+0x150>)
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	68db      	ldr	r3, [r3, #12]
 8011282:	68db      	ldr	r3, [r3, #12]
 8011284:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011286:	68bb      	ldr	r3, [r7, #8]
 8011288:	685b      	ldr	r3, [r3, #4]
 801128a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801128c:	693a      	ldr	r2, [r7, #16]
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	429a      	cmp	r2, r3
 8011292:	d203      	bcs.n	801129c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011294:	4a2e      	ldr	r2, [pc, #184]	; (8011350 <xTaskIncrementTick+0x15c>)
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801129a:	e02f      	b.n	80112fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	3304      	adds	r3, #4
 80112a0:	4618      	mov	r0, r3
 80112a2:	f7fe fe69 	bl	800ff78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80112a6:	68bb      	ldr	r3, [r7, #8]
 80112a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d004      	beq.n	80112b8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80112ae:	68bb      	ldr	r3, [r7, #8]
 80112b0:	3318      	adds	r3, #24
 80112b2:	4618      	mov	r0, r3
 80112b4:	f7fe fe60 	bl	800ff78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80112b8:	68bb      	ldr	r3, [r7, #8]
 80112ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112bc:	4b25      	ldr	r3, [pc, #148]	; (8011354 <xTaskIncrementTick+0x160>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d903      	bls.n	80112cc <xTaskIncrementTick+0xd8>
 80112c4:	68bb      	ldr	r3, [r7, #8]
 80112c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112c8:	4a22      	ldr	r2, [pc, #136]	; (8011354 <xTaskIncrementTick+0x160>)
 80112ca:	6013      	str	r3, [r2, #0]
 80112cc:	68bb      	ldr	r3, [r7, #8]
 80112ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112d0:	4613      	mov	r3, r2
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	4413      	add	r3, r2
 80112d6:	009b      	lsls	r3, r3, #2
 80112d8:	4a1f      	ldr	r2, [pc, #124]	; (8011358 <xTaskIncrementTick+0x164>)
 80112da:	441a      	add	r2, r3
 80112dc:	68bb      	ldr	r3, [r7, #8]
 80112de:	3304      	adds	r3, #4
 80112e0:	4619      	mov	r1, r3
 80112e2:	4610      	mov	r0, r2
 80112e4:	f7fe fdeb 	bl	800febe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112e8:	68bb      	ldr	r3, [r7, #8]
 80112ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112ec:	4b1b      	ldr	r3, [pc, #108]	; (801135c <xTaskIncrementTick+0x168>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112f2:	429a      	cmp	r2, r3
 80112f4:	d3b8      	bcc.n	8011268 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80112f6:	2301      	movs	r3, #1
 80112f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112fa:	e7b5      	b.n	8011268 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80112fc:	4b17      	ldr	r3, [pc, #92]	; (801135c <xTaskIncrementTick+0x168>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011302:	4915      	ldr	r1, [pc, #84]	; (8011358 <xTaskIncrementTick+0x164>)
 8011304:	4613      	mov	r3, r2
 8011306:	009b      	lsls	r3, r3, #2
 8011308:	4413      	add	r3, r2
 801130a:	009b      	lsls	r3, r3, #2
 801130c:	440b      	add	r3, r1
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	2b01      	cmp	r3, #1
 8011312:	d901      	bls.n	8011318 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011314:	2301      	movs	r3, #1
 8011316:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011318:	4b11      	ldr	r3, [pc, #68]	; (8011360 <xTaskIncrementTick+0x16c>)
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d007      	beq.n	8011330 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8011320:	2301      	movs	r3, #1
 8011322:	617b      	str	r3, [r7, #20]
 8011324:	e004      	b.n	8011330 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011326:	4b0f      	ldr	r3, [pc, #60]	; (8011364 <xTaskIncrementTick+0x170>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	3301      	adds	r3, #1
 801132c:	4a0d      	ldr	r2, [pc, #52]	; (8011364 <xTaskIncrementTick+0x170>)
 801132e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011330:	697b      	ldr	r3, [r7, #20]
}
 8011332:	4618      	mov	r0, r3
 8011334:	3718      	adds	r7, #24
 8011336:	46bd      	mov	sp, r7
 8011338:	bd80      	pop	{r7, pc}
 801133a:	bf00      	nop
 801133c:	2000255c 	.word	0x2000255c
 8011340:	20002538 	.word	0x20002538
 8011344:	200024ec 	.word	0x200024ec
 8011348:	200024f0 	.word	0x200024f0
 801134c:	2000254c 	.word	0x2000254c
 8011350:	20002554 	.word	0x20002554
 8011354:	2000253c 	.word	0x2000253c
 8011358:	20002064 	.word	0x20002064
 801135c:	20002060 	.word	0x20002060
 8011360:	20002548 	.word	0x20002548
 8011364:	20002544 	.word	0x20002544

08011368 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011368:	b480      	push	{r7}
 801136a:	b085      	sub	sp, #20
 801136c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801136e:	4b28      	ldr	r3, [pc, #160]	; (8011410 <vTaskSwitchContext+0xa8>)
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d003      	beq.n	801137e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011376:	4b27      	ldr	r3, [pc, #156]	; (8011414 <vTaskSwitchContext+0xac>)
 8011378:	2201      	movs	r2, #1
 801137a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801137c:	e041      	b.n	8011402 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 801137e:	4b25      	ldr	r3, [pc, #148]	; (8011414 <vTaskSwitchContext+0xac>)
 8011380:	2200      	movs	r2, #0
 8011382:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011384:	4b24      	ldr	r3, [pc, #144]	; (8011418 <vTaskSwitchContext+0xb0>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	60fb      	str	r3, [r7, #12]
 801138a:	e010      	b.n	80113ae <vTaskSwitchContext+0x46>
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d10a      	bne.n	80113a8 <vTaskSwitchContext+0x40>
	__asm volatile
 8011392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011396:	f383 8811 	msr	BASEPRI, r3
 801139a:	f3bf 8f6f 	isb	sy
 801139e:	f3bf 8f4f 	dsb	sy
 80113a2:	607b      	str	r3, [r7, #4]
}
 80113a4:	bf00      	nop
 80113a6:	e7fe      	b.n	80113a6 <vTaskSwitchContext+0x3e>
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	3b01      	subs	r3, #1
 80113ac:	60fb      	str	r3, [r7, #12]
 80113ae:	491b      	ldr	r1, [pc, #108]	; (801141c <vTaskSwitchContext+0xb4>)
 80113b0:	68fa      	ldr	r2, [r7, #12]
 80113b2:	4613      	mov	r3, r2
 80113b4:	009b      	lsls	r3, r3, #2
 80113b6:	4413      	add	r3, r2
 80113b8:	009b      	lsls	r3, r3, #2
 80113ba:	440b      	add	r3, r1
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d0e4      	beq.n	801138c <vTaskSwitchContext+0x24>
 80113c2:	68fa      	ldr	r2, [r7, #12]
 80113c4:	4613      	mov	r3, r2
 80113c6:	009b      	lsls	r3, r3, #2
 80113c8:	4413      	add	r3, r2
 80113ca:	009b      	lsls	r3, r3, #2
 80113cc:	4a13      	ldr	r2, [pc, #76]	; (801141c <vTaskSwitchContext+0xb4>)
 80113ce:	4413      	add	r3, r2
 80113d0:	60bb      	str	r3, [r7, #8]
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	685b      	ldr	r3, [r3, #4]
 80113d6:	685a      	ldr	r2, [r3, #4]
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	605a      	str	r2, [r3, #4]
 80113dc:	68bb      	ldr	r3, [r7, #8]
 80113de:	685a      	ldr	r2, [r3, #4]
 80113e0:	68bb      	ldr	r3, [r7, #8]
 80113e2:	3308      	adds	r3, #8
 80113e4:	429a      	cmp	r2, r3
 80113e6:	d104      	bne.n	80113f2 <vTaskSwitchContext+0x8a>
 80113e8:	68bb      	ldr	r3, [r7, #8]
 80113ea:	685b      	ldr	r3, [r3, #4]
 80113ec:	685a      	ldr	r2, [r3, #4]
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	605a      	str	r2, [r3, #4]
 80113f2:	68bb      	ldr	r3, [r7, #8]
 80113f4:	685b      	ldr	r3, [r3, #4]
 80113f6:	68db      	ldr	r3, [r3, #12]
 80113f8:	4a09      	ldr	r2, [pc, #36]	; (8011420 <vTaskSwitchContext+0xb8>)
 80113fa:	6013      	str	r3, [r2, #0]
 80113fc:	4a06      	ldr	r2, [pc, #24]	; (8011418 <vTaskSwitchContext+0xb0>)
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	6013      	str	r3, [r2, #0]
}
 8011402:	bf00      	nop
 8011404:	3714      	adds	r7, #20
 8011406:	46bd      	mov	sp, r7
 8011408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140c:	4770      	bx	lr
 801140e:	bf00      	nop
 8011410:	2000255c 	.word	0x2000255c
 8011414:	20002548 	.word	0x20002548
 8011418:	2000253c 	.word	0x2000253c
 801141c:	20002064 	.word	0x20002064
 8011420:	20002060 	.word	0x20002060

08011424 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b084      	sub	sp, #16
 8011428:	af00      	add	r7, sp, #0
 801142a:	6078      	str	r0, [r7, #4]
 801142c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d10a      	bne.n	801144a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011438:	f383 8811 	msr	BASEPRI, r3
 801143c:	f3bf 8f6f 	isb	sy
 8011440:	f3bf 8f4f 	dsb	sy
 8011444:	60fb      	str	r3, [r7, #12]
}
 8011446:	bf00      	nop
 8011448:	e7fe      	b.n	8011448 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801144a:	4b07      	ldr	r3, [pc, #28]	; (8011468 <vTaskPlaceOnEventList+0x44>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	3318      	adds	r3, #24
 8011450:	4619      	mov	r1, r3
 8011452:	6878      	ldr	r0, [r7, #4]
 8011454:	f7fe fd57 	bl	800ff06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011458:	2101      	movs	r1, #1
 801145a:	6838      	ldr	r0, [r7, #0]
 801145c:	f000 fc6a 	bl	8011d34 <prvAddCurrentTaskToDelayedList>
}
 8011460:	bf00      	nop
 8011462:	3710      	adds	r7, #16
 8011464:	46bd      	mov	sp, r7
 8011466:	bd80      	pop	{r7, pc}
 8011468:	20002060 	.word	0x20002060

0801146c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801146c:	b580      	push	{r7, lr}
 801146e:	b086      	sub	sp, #24
 8011470:	af00      	add	r7, sp, #0
 8011472:	60f8      	str	r0, [r7, #12]
 8011474:	60b9      	str	r1, [r7, #8]
 8011476:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d10a      	bne.n	8011494 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801147e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011482:	f383 8811 	msr	BASEPRI, r3
 8011486:	f3bf 8f6f 	isb	sy
 801148a:	f3bf 8f4f 	dsb	sy
 801148e:	617b      	str	r3, [r7, #20]
}
 8011490:	bf00      	nop
 8011492:	e7fe      	b.n	8011492 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011494:	4b0a      	ldr	r3, [pc, #40]	; (80114c0 <vTaskPlaceOnEventListRestricted+0x54>)
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	3318      	adds	r3, #24
 801149a:	4619      	mov	r1, r3
 801149c:	68f8      	ldr	r0, [r7, #12]
 801149e:	f7fe fd0e 	bl	800febe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d002      	beq.n	80114ae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80114a8:	f04f 33ff 	mov.w	r3, #4294967295
 80114ac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80114ae:	6879      	ldr	r1, [r7, #4]
 80114b0:	68b8      	ldr	r0, [r7, #8]
 80114b2:	f000 fc3f 	bl	8011d34 <prvAddCurrentTaskToDelayedList>
	}
 80114b6:	bf00      	nop
 80114b8:	3718      	adds	r7, #24
 80114ba:	46bd      	mov	sp, r7
 80114bc:	bd80      	pop	{r7, pc}
 80114be:	bf00      	nop
 80114c0:	20002060 	.word	0x20002060

080114c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b086      	sub	sp, #24
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	68db      	ldr	r3, [r3, #12]
 80114d0:	68db      	ldr	r3, [r3, #12]
 80114d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d10a      	bne.n	80114f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80114da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114de:	f383 8811 	msr	BASEPRI, r3
 80114e2:	f3bf 8f6f 	isb	sy
 80114e6:	f3bf 8f4f 	dsb	sy
 80114ea:	60fb      	str	r3, [r7, #12]
}
 80114ec:	bf00      	nop
 80114ee:	e7fe      	b.n	80114ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80114f0:	693b      	ldr	r3, [r7, #16]
 80114f2:	3318      	adds	r3, #24
 80114f4:	4618      	mov	r0, r3
 80114f6:	f7fe fd3f 	bl	800ff78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80114fa:	4b1e      	ldr	r3, [pc, #120]	; (8011574 <xTaskRemoveFromEventList+0xb0>)
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d11d      	bne.n	801153e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011502:	693b      	ldr	r3, [r7, #16]
 8011504:	3304      	adds	r3, #4
 8011506:	4618      	mov	r0, r3
 8011508:	f7fe fd36 	bl	800ff78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011510:	4b19      	ldr	r3, [pc, #100]	; (8011578 <xTaskRemoveFromEventList+0xb4>)
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	429a      	cmp	r2, r3
 8011516:	d903      	bls.n	8011520 <xTaskRemoveFromEventList+0x5c>
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801151c:	4a16      	ldr	r2, [pc, #88]	; (8011578 <xTaskRemoveFromEventList+0xb4>)
 801151e:	6013      	str	r3, [r2, #0]
 8011520:	693b      	ldr	r3, [r7, #16]
 8011522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011524:	4613      	mov	r3, r2
 8011526:	009b      	lsls	r3, r3, #2
 8011528:	4413      	add	r3, r2
 801152a:	009b      	lsls	r3, r3, #2
 801152c:	4a13      	ldr	r2, [pc, #76]	; (801157c <xTaskRemoveFromEventList+0xb8>)
 801152e:	441a      	add	r2, r3
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	3304      	adds	r3, #4
 8011534:	4619      	mov	r1, r3
 8011536:	4610      	mov	r0, r2
 8011538:	f7fe fcc1 	bl	800febe <vListInsertEnd>
 801153c:	e005      	b.n	801154a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801153e:	693b      	ldr	r3, [r7, #16]
 8011540:	3318      	adds	r3, #24
 8011542:	4619      	mov	r1, r3
 8011544:	480e      	ldr	r0, [pc, #56]	; (8011580 <xTaskRemoveFromEventList+0xbc>)
 8011546:	f7fe fcba 	bl	800febe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801154e:	4b0d      	ldr	r3, [pc, #52]	; (8011584 <xTaskRemoveFromEventList+0xc0>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011554:	429a      	cmp	r2, r3
 8011556:	d905      	bls.n	8011564 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011558:	2301      	movs	r3, #1
 801155a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801155c:	4b0a      	ldr	r3, [pc, #40]	; (8011588 <xTaskRemoveFromEventList+0xc4>)
 801155e:	2201      	movs	r2, #1
 8011560:	601a      	str	r2, [r3, #0]
 8011562:	e001      	b.n	8011568 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011564:	2300      	movs	r3, #0
 8011566:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011568:	697b      	ldr	r3, [r7, #20]
}
 801156a:	4618      	mov	r0, r3
 801156c:	3718      	adds	r7, #24
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	2000255c 	.word	0x2000255c
 8011578:	2000253c 	.word	0x2000253c
 801157c:	20002064 	.word	0x20002064
 8011580:	200024f4 	.word	0x200024f4
 8011584:	20002060 	.word	0x20002060
 8011588:	20002548 	.word	0x20002548

0801158c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801158c:	b480      	push	{r7}
 801158e:	b083      	sub	sp, #12
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011594:	4b06      	ldr	r3, [pc, #24]	; (80115b0 <vTaskInternalSetTimeOutState+0x24>)
 8011596:	681a      	ldr	r2, [r3, #0]
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801159c:	4b05      	ldr	r3, [pc, #20]	; (80115b4 <vTaskInternalSetTimeOutState+0x28>)
 801159e:	681a      	ldr	r2, [r3, #0]
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	605a      	str	r2, [r3, #4]
}
 80115a4:	bf00      	nop
 80115a6:	370c      	adds	r7, #12
 80115a8:	46bd      	mov	sp, r7
 80115aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ae:	4770      	bx	lr
 80115b0:	2000254c 	.word	0x2000254c
 80115b4:	20002538 	.word	0x20002538

080115b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b088      	sub	sp, #32
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
 80115c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d10a      	bne.n	80115de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80115c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115cc:	f383 8811 	msr	BASEPRI, r3
 80115d0:	f3bf 8f6f 	isb	sy
 80115d4:	f3bf 8f4f 	dsb	sy
 80115d8:	613b      	str	r3, [r7, #16]
}
 80115da:	bf00      	nop
 80115dc:	e7fe      	b.n	80115dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d10a      	bne.n	80115fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80115e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115e8:	f383 8811 	msr	BASEPRI, r3
 80115ec:	f3bf 8f6f 	isb	sy
 80115f0:	f3bf 8f4f 	dsb	sy
 80115f4:	60fb      	str	r3, [r7, #12]
}
 80115f6:	bf00      	nop
 80115f8:	e7fe      	b.n	80115f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80115fa:	f001 f86b 	bl	80126d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80115fe:	4b1d      	ldr	r3, [pc, #116]	; (8011674 <xTaskCheckForTimeOut+0xbc>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	685b      	ldr	r3, [r3, #4]
 8011608:	69ba      	ldr	r2, [r7, #24]
 801160a:	1ad3      	subs	r3, r2, r3
 801160c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801160e:	683b      	ldr	r3, [r7, #0]
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011616:	d102      	bne.n	801161e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011618:	2300      	movs	r3, #0
 801161a:	61fb      	str	r3, [r7, #28]
 801161c:	e023      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	4b15      	ldr	r3, [pc, #84]	; (8011678 <xTaskCheckForTimeOut+0xc0>)
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	429a      	cmp	r2, r3
 8011628:	d007      	beq.n	801163a <xTaskCheckForTimeOut+0x82>
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	685b      	ldr	r3, [r3, #4]
 801162e:	69ba      	ldr	r2, [r7, #24]
 8011630:	429a      	cmp	r2, r3
 8011632:	d302      	bcc.n	801163a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011634:	2301      	movs	r3, #1
 8011636:	61fb      	str	r3, [r7, #28]
 8011638:	e015      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	697a      	ldr	r2, [r7, #20]
 8011640:	429a      	cmp	r2, r3
 8011642:	d20b      	bcs.n	801165c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	681a      	ldr	r2, [r3, #0]
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	1ad2      	subs	r2, r2, r3
 801164c:	683b      	ldr	r3, [r7, #0]
 801164e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f7ff ff9b 	bl	801158c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011656:	2300      	movs	r3, #0
 8011658:	61fb      	str	r3, [r7, #28]
 801165a:	e004      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801165c:	683b      	ldr	r3, [r7, #0]
 801165e:	2200      	movs	r2, #0
 8011660:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011662:	2301      	movs	r3, #1
 8011664:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011666:	f001 f865 	bl	8012734 <vPortExitCritical>

	return xReturn;
 801166a:	69fb      	ldr	r3, [r7, #28]
}
 801166c:	4618      	mov	r0, r3
 801166e:	3720      	adds	r7, #32
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}
 8011674:	20002538 	.word	0x20002538
 8011678:	2000254c 	.word	0x2000254c

0801167c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801167c:	b480      	push	{r7}
 801167e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011680:	4b03      	ldr	r3, [pc, #12]	; (8011690 <vTaskMissedYield+0x14>)
 8011682:	2201      	movs	r2, #1
 8011684:	601a      	str	r2, [r3, #0]
}
 8011686:	bf00      	nop
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr
 8011690:	20002548 	.word	0x20002548

08011694 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b082      	sub	sp, #8
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801169c:	f000 f852 	bl	8011744 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80116a0:	4b06      	ldr	r3, [pc, #24]	; (80116bc <prvIdleTask+0x28>)
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	2b01      	cmp	r3, #1
 80116a6:	d9f9      	bls.n	801169c <prvIdleTask+0x8>
			{
				taskYIELD();
 80116a8:	4b05      	ldr	r3, [pc, #20]	; (80116c0 <prvIdleTask+0x2c>)
 80116aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80116ae:	601a      	str	r2, [r3, #0]
 80116b0:	f3bf 8f4f 	dsb	sy
 80116b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80116b8:	e7f0      	b.n	801169c <prvIdleTask+0x8>
 80116ba:	bf00      	nop
 80116bc:	20002064 	.word	0x20002064
 80116c0:	e000ed04 	.word	0xe000ed04

080116c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b082      	sub	sp, #8
 80116c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116ca:	2300      	movs	r3, #0
 80116cc:	607b      	str	r3, [r7, #4]
 80116ce:	e00c      	b.n	80116ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80116d0:	687a      	ldr	r2, [r7, #4]
 80116d2:	4613      	mov	r3, r2
 80116d4:	009b      	lsls	r3, r3, #2
 80116d6:	4413      	add	r3, r2
 80116d8:	009b      	lsls	r3, r3, #2
 80116da:	4a12      	ldr	r2, [pc, #72]	; (8011724 <prvInitialiseTaskLists+0x60>)
 80116dc:	4413      	add	r3, r2
 80116de:	4618      	mov	r0, r3
 80116e0:	f7fe fbc0 	bl	800fe64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	3301      	adds	r3, #1
 80116e8:	607b      	str	r3, [r7, #4]
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	2b37      	cmp	r3, #55	; 0x37
 80116ee:	d9ef      	bls.n	80116d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80116f0:	480d      	ldr	r0, [pc, #52]	; (8011728 <prvInitialiseTaskLists+0x64>)
 80116f2:	f7fe fbb7 	bl	800fe64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80116f6:	480d      	ldr	r0, [pc, #52]	; (801172c <prvInitialiseTaskLists+0x68>)
 80116f8:	f7fe fbb4 	bl	800fe64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80116fc:	480c      	ldr	r0, [pc, #48]	; (8011730 <prvInitialiseTaskLists+0x6c>)
 80116fe:	f7fe fbb1 	bl	800fe64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011702:	480c      	ldr	r0, [pc, #48]	; (8011734 <prvInitialiseTaskLists+0x70>)
 8011704:	f7fe fbae 	bl	800fe64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011708:	480b      	ldr	r0, [pc, #44]	; (8011738 <prvInitialiseTaskLists+0x74>)
 801170a:	f7fe fbab 	bl	800fe64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801170e:	4b0b      	ldr	r3, [pc, #44]	; (801173c <prvInitialiseTaskLists+0x78>)
 8011710:	4a05      	ldr	r2, [pc, #20]	; (8011728 <prvInitialiseTaskLists+0x64>)
 8011712:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011714:	4b0a      	ldr	r3, [pc, #40]	; (8011740 <prvInitialiseTaskLists+0x7c>)
 8011716:	4a05      	ldr	r2, [pc, #20]	; (801172c <prvInitialiseTaskLists+0x68>)
 8011718:	601a      	str	r2, [r3, #0]
}
 801171a:	bf00      	nop
 801171c:	3708      	adds	r7, #8
 801171e:	46bd      	mov	sp, r7
 8011720:	bd80      	pop	{r7, pc}
 8011722:	bf00      	nop
 8011724:	20002064 	.word	0x20002064
 8011728:	200024c4 	.word	0x200024c4
 801172c:	200024d8 	.word	0x200024d8
 8011730:	200024f4 	.word	0x200024f4
 8011734:	20002508 	.word	0x20002508
 8011738:	20002520 	.word	0x20002520
 801173c:	200024ec 	.word	0x200024ec
 8011740:	200024f0 	.word	0x200024f0

08011744 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b082      	sub	sp, #8
 8011748:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801174a:	e019      	b.n	8011780 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801174c:	f000 ffc2 	bl	80126d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011750:	4b10      	ldr	r3, [pc, #64]	; (8011794 <prvCheckTasksWaitingTermination+0x50>)
 8011752:	68db      	ldr	r3, [r3, #12]
 8011754:	68db      	ldr	r3, [r3, #12]
 8011756:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	3304      	adds	r3, #4
 801175c:	4618      	mov	r0, r3
 801175e:	f7fe fc0b 	bl	800ff78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011762:	4b0d      	ldr	r3, [pc, #52]	; (8011798 <prvCheckTasksWaitingTermination+0x54>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	3b01      	subs	r3, #1
 8011768:	4a0b      	ldr	r2, [pc, #44]	; (8011798 <prvCheckTasksWaitingTermination+0x54>)
 801176a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801176c:	4b0b      	ldr	r3, [pc, #44]	; (801179c <prvCheckTasksWaitingTermination+0x58>)
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	3b01      	subs	r3, #1
 8011772:	4a0a      	ldr	r2, [pc, #40]	; (801179c <prvCheckTasksWaitingTermination+0x58>)
 8011774:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011776:	f000 ffdd 	bl	8012734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801177a:	6878      	ldr	r0, [r7, #4]
 801177c:	f000 f810 	bl	80117a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011780:	4b06      	ldr	r3, [pc, #24]	; (801179c <prvCheckTasksWaitingTermination+0x58>)
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d1e1      	bne.n	801174c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011788:	bf00      	nop
 801178a:	bf00      	nop
 801178c:	3708      	adds	r7, #8
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}
 8011792:	bf00      	nop
 8011794:	20002508 	.word	0x20002508
 8011798:	20002534 	.word	0x20002534
 801179c:	2000251c 	.word	0x2000251c

080117a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b084      	sub	sp, #16
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d108      	bne.n	80117c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117b6:	4618      	mov	r0, r3
 80117b8:	f001 f97a 	bl	8012ab0 <vPortFree>
				vPortFree( pxTCB );
 80117bc:	6878      	ldr	r0, [r7, #4]
 80117be:	f001 f977 	bl	8012ab0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80117c2:	e018      	b.n	80117f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80117ca:	2b01      	cmp	r3, #1
 80117cc:	d103      	bne.n	80117d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80117ce:	6878      	ldr	r0, [r7, #4]
 80117d0:	f001 f96e 	bl	8012ab0 <vPortFree>
	}
 80117d4:	e00f      	b.n	80117f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80117dc:	2b02      	cmp	r3, #2
 80117de:	d00a      	beq.n	80117f6 <prvDeleteTCB+0x56>
	__asm volatile
 80117e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117e4:	f383 8811 	msr	BASEPRI, r3
 80117e8:	f3bf 8f6f 	isb	sy
 80117ec:	f3bf 8f4f 	dsb	sy
 80117f0:	60fb      	str	r3, [r7, #12]
}
 80117f2:	bf00      	nop
 80117f4:	e7fe      	b.n	80117f4 <prvDeleteTCB+0x54>
	}
 80117f6:	bf00      	nop
 80117f8:	3710      	adds	r7, #16
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
	...

08011800 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011800:	b480      	push	{r7}
 8011802:	b083      	sub	sp, #12
 8011804:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011806:	4b0c      	ldr	r3, [pc, #48]	; (8011838 <prvResetNextTaskUnblockTime+0x38>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d104      	bne.n	801181a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011810:	4b0a      	ldr	r3, [pc, #40]	; (801183c <prvResetNextTaskUnblockTime+0x3c>)
 8011812:	f04f 32ff 	mov.w	r2, #4294967295
 8011816:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011818:	e008      	b.n	801182c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801181a:	4b07      	ldr	r3, [pc, #28]	; (8011838 <prvResetNextTaskUnblockTime+0x38>)
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	68db      	ldr	r3, [r3, #12]
 8011820:	68db      	ldr	r3, [r3, #12]
 8011822:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	685b      	ldr	r3, [r3, #4]
 8011828:	4a04      	ldr	r2, [pc, #16]	; (801183c <prvResetNextTaskUnblockTime+0x3c>)
 801182a:	6013      	str	r3, [r2, #0]
}
 801182c:	bf00      	nop
 801182e:	370c      	adds	r7, #12
 8011830:	46bd      	mov	sp, r7
 8011832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011836:	4770      	bx	lr
 8011838:	200024ec 	.word	0x200024ec
 801183c:	20002554 	.word	0x20002554

08011840 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011840:	b480      	push	{r7}
 8011842:	b083      	sub	sp, #12
 8011844:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011846:	4b0b      	ldr	r3, [pc, #44]	; (8011874 <xTaskGetSchedulerState+0x34>)
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d102      	bne.n	8011854 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801184e:	2301      	movs	r3, #1
 8011850:	607b      	str	r3, [r7, #4]
 8011852:	e008      	b.n	8011866 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011854:	4b08      	ldr	r3, [pc, #32]	; (8011878 <xTaskGetSchedulerState+0x38>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d102      	bne.n	8011862 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801185c:	2302      	movs	r3, #2
 801185e:	607b      	str	r3, [r7, #4]
 8011860:	e001      	b.n	8011866 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011862:	2300      	movs	r3, #0
 8011864:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011866:	687b      	ldr	r3, [r7, #4]
	}
 8011868:	4618      	mov	r0, r3
 801186a:	370c      	adds	r7, #12
 801186c:	46bd      	mov	sp, r7
 801186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011872:	4770      	bx	lr
 8011874:	20002540 	.word	0x20002540
 8011878:	2000255c 	.word	0x2000255c

0801187c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801187c:	b580      	push	{r7, lr}
 801187e:	b086      	sub	sp, #24
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011888:	2300      	movs	r3, #0
 801188a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d056      	beq.n	8011940 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011892:	4b2e      	ldr	r3, [pc, #184]	; (801194c <xTaskPriorityDisinherit+0xd0>)
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	693a      	ldr	r2, [r7, #16]
 8011898:	429a      	cmp	r2, r3
 801189a:	d00a      	beq.n	80118b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801189c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118a0:	f383 8811 	msr	BASEPRI, r3
 80118a4:	f3bf 8f6f 	isb	sy
 80118a8:	f3bf 8f4f 	dsb	sy
 80118ac:	60fb      	str	r3, [r7, #12]
}
 80118ae:	bf00      	nop
 80118b0:	e7fe      	b.n	80118b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80118b2:	693b      	ldr	r3, [r7, #16]
 80118b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d10a      	bne.n	80118d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80118ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118be:	f383 8811 	msr	BASEPRI, r3
 80118c2:	f3bf 8f6f 	isb	sy
 80118c6:	f3bf 8f4f 	dsb	sy
 80118ca:	60bb      	str	r3, [r7, #8]
}
 80118cc:	bf00      	nop
 80118ce:	e7fe      	b.n	80118ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118d4:	1e5a      	subs	r2, r3, #1
 80118d6:	693b      	ldr	r3, [r7, #16]
 80118d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80118da:	693b      	ldr	r3, [r7, #16]
 80118dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118de:	693b      	ldr	r3, [r7, #16]
 80118e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d02c      	beq.n	8011940 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80118e6:	693b      	ldr	r3, [r7, #16]
 80118e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d128      	bne.n	8011940 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118ee:	693b      	ldr	r3, [r7, #16]
 80118f0:	3304      	adds	r3, #4
 80118f2:	4618      	mov	r0, r3
 80118f4:	f7fe fb40 	bl	800ff78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80118fc:	693b      	ldr	r3, [r7, #16]
 80118fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011904:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011908:	693b      	ldr	r3, [r7, #16]
 801190a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801190c:	693b      	ldr	r3, [r7, #16]
 801190e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011910:	4b0f      	ldr	r3, [pc, #60]	; (8011950 <xTaskPriorityDisinherit+0xd4>)
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	429a      	cmp	r2, r3
 8011916:	d903      	bls.n	8011920 <xTaskPriorityDisinherit+0xa4>
 8011918:	693b      	ldr	r3, [r7, #16]
 801191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801191c:	4a0c      	ldr	r2, [pc, #48]	; (8011950 <xTaskPriorityDisinherit+0xd4>)
 801191e:	6013      	str	r3, [r2, #0]
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011924:	4613      	mov	r3, r2
 8011926:	009b      	lsls	r3, r3, #2
 8011928:	4413      	add	r3, r2
 801192a:	009b      	lsls	r3, r3, #2
 801192c:	4a09      	ldr	r2, [pc, #36]	; (8011954 <xTaskPriorityDisinherit+0xd8>)
 801192e:	441a      	add	r2, r3
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	3304      	adds	r3, #4
 8011934:	4619      	mov	r1, r3
 8011936:	4610      	mov	r0, r2
 8011938:	f7fe fac1 	bl	800febe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801193c:	2301      	movs	r3, #1
 801193e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011940:	697b      	ldr	r3, [r7, #20]
	}
 8011942:	4618      	mov	r0, r3
 8011944:	3718      	adds	r7, #24
 8011946:	46bd      	mov	sp, r7
 8011948:	bd80      	pop	{r7, pc}
 801194a:	bf00      	nop
 801194c:	20002060 	.word	0x20002060
 8011950:	2000253c 	.word	0x2000253c
 8011954:	20002064 	.word	0x20002064

08011958 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8011958:	b580      	push	{r7, lr}
 801195a:	b086      	sub	sp, #24
 801195c:	af00      	add	r7, sp, #0
 801195e:	60f8      	str	r0, [r7, #12]
 8011960:	60b9      	str	r1, [r7, #8]
 8011962:	607a      	str	r2, [r7, #4]
 8011964:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8011966:	f000 feb5 	bl	80126d4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801196a:	4b26      	ldr	r3, [pc, #152]	; (8011a04 <xTaskNotifyWait+0xac>)
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8011972:	b2db      	uxtb	r3, r3
 8011974:	2b02      	cmp	r3, #2
 8011976:	d01a      	beq.n	80119ae <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8011978:	4b22      	ldr	r3, [pc, #136]	; (8011a04 <xTaskNotifyWait+0xac>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801197e:	68fa      	ldr	r2, [r7, #12]
 8011980:	43d2      	mvns	r2, r2
 8011982:	400a      	ands	r2, r1
 8011984:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011986:	4b1f      	ldr	r3, [pc, #124]	; (8011a04 <xTaskNotifyWait+0xac>)
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	2201      	movs	r2, #1
 801198c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8011990:	683b      	ldr	r3, [r7, #0]
 8011992:	2b00      	cmp	r3, #0
 8011994:	d00b      	beq.n	80119ae <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011996:	2101      	movs	r1, #1
 8011998:	6838      	ldr	r0, [r7, #0]
 801199a:	f000 f9cb 	bl	8011d34 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801199e:	4b1a      	ldr	r3, [pc, #104]	; (8011a08 <xTaskNotifyWait+0xb0>)
 80119a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80119a4:	601a      	str	r2, [r3, #0]
 80119a6:	f3bf 8f4f 	dsb	sy
 80119aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80119ae:	f000 fec1 	bl	8012734 <vPortExitCritical>

		taskENTER_CRITICAL();
 80119b2:	f000 fe8f 	bl	80126d4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d004      	beq.n	80119c6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80119bc:	4b11      	ldr	r3, [pc, #68]	; (8011a04 <xTaskNotifyWait+0xac>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80119c6:	4b0f      	ldr	r3, [pc, #60]	; (8011a04 <xTaskNotifyWait+0xac>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80119ce:	b2db      	uxtb	r3, r3
 80119d0:	2b02      	cmp	r3, #2
 80119d2:	d002      	beq.n	80119da <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80119d4:	2300      	movs	r3, #0
 80119d6:	617b      	str	r3, [r7, #20]
 80119d8:	e008      	b.n	80119ec <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80119da:	4b0a      	ldr	r3, [pc, #40]	; (8011a04 <xTaskNotifyWait+0xac>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80119e0:	68ba      	ldr	r2, [r7, #8]
 80119e2:	43d2      	mvns	r2, r2
 80119e4:	400a      	ands	r2, r1
 80119e6:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 80119e8:	2301      	movs	r3, #1
 80119ea:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80119ec:	4b05      	ldr	r3, [pc, #20]	; (8011a04 <xTaskNotifyWait+0xac>)
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	2200      	movs	r2, #0
 80119f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 80119f6:	f000 fe9d 	bl	8012734 <vPortExitCritical>

		return xReturn;
 80119fa:	697b      	ldr	r3, [r7, #20]
	}
 80119fc:	4618      	mov	r0, r3
 80119fe:	3718      	adds	r7, #24
 8011a00:	46bd      	mov	sp, r7
 8011a02:	bd80      	pop	{r7, pc}
 8011a04:	20002060 	.word	0x20002060
 8011a08:	e000ed04 	.word	0xe000ed04

08011a0c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011a0c:	b580      	push	{r7, lr}
 8011a0e:	b08a      	sub	sp, #40	; 0x28
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	60f8      	str	r0, [r7, #12]
 8011a14:	60b9      	str	r1, [r7, #8]
 8011a16:	603b      	str	r3, [r7, #0]
 8011a18:	4613      	mov	r3, r2
 8011a1a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d10a      	bne.n	8011a3c <xTaskGenericNotify+0x30>
	__asm volatile
 8011a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a2a:	f383 8811 	msr	BASEPRI, r3
 8011a2e:	f3bf 8f6f 	isb	sy
 8011a32:	f3bf 8f4f 	dsb	sy
 8011a36:	61bb      	str	r3, [r7, #24]
}
 8011a38:	bf00      	nop
 8011a3a:	e7fe      	b.n	8011a3a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8011a40:	f000 fe48 	bl	80126d4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8011a44:	683b      	ldr	r3, [r7, #0]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d003      	beq.n	8011a52 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011a4a:	6a3b      	ldr	r3, [r7, #32]
 8011a4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011a4e:	683b      	ldr	r3, [r7, #0]
 8011a50:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011a52:	6a3b      	ldr	r3, [r7, #32]
 8011a54:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8011a58:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011a5a:	6a3b      	ldr	r3, [r7, #32]
 8011a5c:	2202      	movs	r2, #2
 8011a5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8011a62:	79fb      	ldrb	r3, [r7, #7]
 8011a64:	2b04      	cmp	r3, #4
 8011a66:	d828      	bhi.n	8011aba <xTaskGenericNotify+0xae>
 8011a68:	a201      	add	r2, pc, #4	; (adr r2, 8011a70 <xTaskGenericNotify+0x64>)
 8011a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a6e:	bf00      	nop
 8011a70:	08011adb 	.word	0x08011adb
 8011a74:	08011a85 	.word	0x08011a85
 8011a78:	08011a93 	.word	0x08011a93
 8011a7c:	08011a9f 	.word	0x08011a9f
 8011a80:	08011aa7 	.word	0x08011aa7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011a84:	6a3b      	ldr	r3, [r7, #32]
 8011a86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011a88:	68bb      	ldr	r3, [r7, #8]
 8011a8a:	431a      	orrs	r2, r3
 8011a8c:	6a3b      	ldr	r3, [r7, #32]
 8011a8e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011a90:	e026      	b.n	8011ae0 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011a92:	6a3b      	ldr	r3, [r7, #32]
 8011a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a96:	1c5a      	adds	r2, r3, #1
 8011a98:	6a3b      	ldr	r3, [r7, #32]
 8011a9a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011a9c:	e020      	b.n	8011ae0 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011a9e:	6a3b      	ldr	r3, [r7, #32]
 8011aa0:	68ba      	ldr	r2, [r7, #8]
 8011aa2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011aa4:	e01c      	b.n	8011ae0 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011aa6:	7ffb      	ldrb	r3, [r7, #31]
 8011aa8:	2b02      	cmp	r3, #2
 8011aaa:	d003      	beq.n	8011ab4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011aac:	6a3b      	ldr	r3, [r7, #32]
 8011aae:	68ba      	ldr	r2, [r7, #8]
 8011ab0:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011ab2:	e015      	b.n	8011ae0 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8011ab8:	e012      	b.n	8011ae0 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011aba:	6a3b      	ldr	r3, [r7, #32]
 8011abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ac2:	d00c      	beq.n	8011ade <xTaskGenericNotify+0xd2>
	__asm volatile
 8011ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ac8:	f383 8811 	msr	BASEPRI, r3
 8011acc:	f3bf 8f6f 	isb	sy
 8011ad0:	f3bf 8f4f 	dsb	sy
 8011ad4:	617b      	str	r3, [r7, #20]
}
 8011ad6:	bf00      	nop
 8011ad8:	e7fe      	b.n	8011ad8 <xTaskGenericNotify+0xcc>
					break;
 8011ada:	bf00      	nop
 8011adc:	e000      	b.n	8011ae0 <xTaskGenericNotify+0xd4>

					break;
 8011ade:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011ae0:	7ffb      	ldrb	r3, [r7, #31]
 8011ae2:	2b01      	cmp	r3, #1
 8011ae4:	d13a      	bne.n	8011b5c <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ae6:	6a3b      	ldr	r3, [r7, #32]
 8011ae8:	3304      	adds	r3, #4
 8011aea:	4618      	mov	r0, r3
 8011aec:	f7fe fa44 	bl	800ff78 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011af0:	6a3b      	ldr	r3, [r7, #32]
 8011af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011af4:	4b1d      	ldr	r3, [pc, #116]	; (8011b6c <xTaskGenericNotify+0x160>)
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	429a      	cmp	r2, r3
 8011afa:	d903      	bls.n	8011b04 <xTaskGenericNotify+0xf8>
 8011afc:	6a3b      	ldr	r3, [r7, #32]
 8011afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b00:	4a1a      	ldr	r2, [pc, #104]	; (8011b6c <xTaskGenericNotify+0x160>)
 8011b02:	6013      	str	r3, [r2, #0]
 8011b04:	6a3b      	ldr	r3, [r7, #32]
 8011b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b08:	4613      	mov	r3, r2
 8011b0a:	009b      	lsls	r3, r3, #2
 8011b0c:	4413      	add	r3, r2
 8011b0e:	009b      	lsls	r3, r3, #2
 8011b10:	4a17      	ldr	r2, [pc, #92]	; (8011b70 <xTaskGenericNotify+0x164>)
 8011b12:	441a      	add	r2, r3
 8011b14:	6a3b      	ldr	r3, [r7, #32]
 8011b16:	3304      	adds	r3, #4
 8011b18:	4619      	mov	r1, r3
 8011b1a:	4610      	mov	r0, r2
 8011b1c:	f7fe f9cf 	bl	800febe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011b20:	6a3b      	ldr	r3, [r7, #32]
 8011b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d00a      	beq.n	8011b3e <xTaskGenericNotify+0x132>
	__asm volatile
 8011b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b2c:	f383 8811 	msr	BASEPRI, r3
 8011b30:	f3bf 8f6f 	isb	sy
 8011b34:	f3bf 8f4f 	dsb	sy
 8011b38:	613b      	str	r3, [r7, #16]
}
 8011b3a:	bf00      	nop
 8011b3c:	e7fe      	b.n	8011b3c <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011b3e:	6a3b      	ldr	r3, [r7, #32]
 8011b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b42:	4b0c      	ldr	r3, [pc, #48]	; (8011b74 <xTaskGenericNotify+0x168>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b48:	429a      	cmp	r2, r3
 8011b4a:	d907      	bls.n	8011b5c <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011b4c:	4b0a      	ldr	r3, [pc, #40]	; (8011b78 <xTaskGenericNotify+0x16c>)
 8011b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b52:	601a      	str	r2, [r3, #0]
 8011b54:	f3bf 8f4f 	dsb	sy
 8011b58:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011b5c:	f000 fdea 	bl	8012734 <vPortExitCritical>

		return xReturn;
 8011b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011b62:	4618      	mov	r0, r3
 8011b64:	3728      	adds	r7, #40	; 0x28
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}
 8011b6a:	bf00      	nop
 8011b6c:	2000253c 	.word	0x2000253c
 8011b70:	20002064 	.word	0x20002064
 8011b74:	20002060 	.word	0x20002060
 8011b78:	e000ed04 	.word	0xe000ed04

08011b7c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b08e      	sub	sp, #56	; 0x38
 8011b80:	af00      	add	r7, sp, #0
 8011b82:	60f8      	str	r0, [r7, #12]
 8011b84:	60b9      	str	r1, [r7, #8]
 8011b86:	603b      	str	r3, [r7, #0]
 8011b88:	4613      	mov	r3, r2
 8011b8a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011b8c:	2301      	movs	r3, #1
 8011b8e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d10a      	bne.n	8011bac <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8011b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b9a:	f383 8811 	msr	BASEPRI, r3
 8011b9e:	f3bf 8f6f 	isb	sy
 8011ba2:	f3bf 8f4f 	dsb	sy
 8011ba6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011ba8:	bf00      	nop
 8011baa:	e7fe      	b.n	8011baa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011bac:	f000 fe74 	bl	8012898 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8011bb4:	f3ef 8211 	mrs	r2, BASEPRI
 8011bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bbc:	f383 8811 	msr	BASEPRI, r3
 8011bc0:	f3bf 8f6f 	isb	sy
 8011bc4:	f3bf 8f4f 	dsb	sy
 8011bc8:	623a      	str	r2, [r7, #32]
 8011bca:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8011bcc:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011bce:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d003      	beq.n	8011bde <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011bda:	683b      	ldr	r3, [r7, #0]
 8011bdc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011be0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8011be4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bea:	2202      	movs	r2, #2
 8011bec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8011bf0:	79fb      	ldrb	r3, [r7, #7]
 8011bf2:	2b04      	cmp	r3, #4
 8011bf4:	d828      	bhi.n	8011c48 <xTaskGenericNotifyFromISR+0xcc>
 8011bf6:	a201      	add	r2, pc, #4	; (adr r2, 8011bfc <xTaskGenericNotifyFromISR+0x80>)
 8011bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bfc:	08011c69 	.word	0x08011c69
 8011c00:	08011c11 	.word	0x08011c11
 8011c04:	08011c1f 	.word	0x08011c1f
 8011c08:	08011c2b 	.word	0x08011c2b
 8011c0c:	08011c33 	.word	0x08011c33
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011c14:	68bb      	ldr	r3, [r7, #8]
 8011c16:	431a      	orrs	r2, r3
 8011c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c1a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011c1c:	e027      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c22:	1c5a      	adds	r2, r3, #1
 8011c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c26:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011c28:	e021      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c2c:	68ba      	ldr	r2, [r7, #8]
 8011c2e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011c30:	e01d      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011c32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011c36:	2b02      	cmp	r3, #2
 8011c38:	d003      	beq.n	8011c42 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c3c:	68ba      	ldr	r2, [r7, #8]
 8011c3e:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011c40:	e015      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8011c42:	2300      	movs	r3, #0
 8011c44:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8011c46:	e012      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c50:	d00c      	beq.n	8011c6c <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8011c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c56:	f383 8811 	msr	BASEPRI, r3
 8011c5a:	f3bf 8f6f 	isb	sy
 8011c5e:	f3bf 8f4f 	dsb	sy
 8011c62:	61bb      	str	r3, [r7, #24]
}
 8011c64:	bf00      	nop
 8011c66:	e7fe      	b.n	8011c66 <xTaskGenericNotifyFromISR+0xea>
					break;
 8011c68:	bf00      	nop
 8011c6a:	e000      	b.n	8011c6e <xTaskGenericNotifyFromISR+0xf2>
					break;
 8011c6c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011c6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011c72:	2b01      	cmp	r3, #1
 8011c74:	d146      	bne.n	8011d04 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d00a      	beq.n	8011c94 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8011c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c82:	f383 8811 	msr	BASEPRI, r3
 8011c86:	f3bf 8f6f 	isb	sy
 8011c8a:	f3bf 8f4f 	dsb	sy
 8011c8e:	617b      	str	r3, [r7, #20]
}
 8011c90:	bf00      	nop
 8011c92:	e7fe      	b.n	8011c92 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c94:	4b21      	ldr	r3, [pc, #132]	; (8011d1c <xTaskGenericNotifyFromISR+0x1a0>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d11d      	bne.n	8011cd8 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c9e:	3304      	adds	r3, #4
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	f7fe f969 	bl	800ff78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011caa:	4b1d      	ldr	r3, [pc, #116]	; (8011d20 <xTaskGenericNotifyFromISR+0x1a4>)
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	429a      	cmp	r2, r3
 8011cb0:	d903      	bls.n	8011cba <xTaskGenericNotifyFromISR+0x13e>
 8011cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cb6:	4a1a      	ldr	r2, [pc, #104]	; (8011d20 <xTaskGenericNotifyFromISR+0x1a4>)
 8011cb8:	6013      	str	r3, [r2, #0]
 8011cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cbe:	4613      	mov	r3, r2
 8011cc0:	009b      	lsls	r3, r3, #2
 8011cc2:	4413      	add	r3, r2
 8011cc4:	009b      	lsls	r3, r3, #2
 8011cc6:	4a17      	ldr	r2, [pc, #92]	; (8011d24 <xTaskGenericNotifyFromISR+0x1a8>)
 8011cc8:	441a      	add	r2, r3
 8011cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ccc:	3304      	adds	r3, #4
 8011cce:	4619      	mov	r1, r3
 8011cd0:	4610      	mov	r0, r2
 8011cd2:	f7fe f8f4 	bl	800febe <vListInsertEnd>
 8011cd6:	e005      	b.n	8011ce4 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cda:	3318      	adds	r3, #24
 8011cdc:	4619      	mov	r1, r3
 8011cde:	4812      	ldr	r0, [pc, #72]	; (8011d28 <xTaskGenericNotifyFromISR+0x1ac>)
 8011ce0:	f7fe f8ed 	bl	800febe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ce8:	4b10      	ldr	r3, [pc, #64]	; (8011d2c <xTaskGenericNotifyFromISR+0x1b0>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d908      	bls.n	8011d04 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8011cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d002      	beq.n	8011cfe <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011cf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011cfa:	2201      	movs	r2, #1
 8011cfc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011cfe:	4b0c      	ldr	r3, [pc, #48]	; (8011d30 <xTaskGenericNotifyFromISR+0x1b4>)
 8011d00:	2201      	movs	r2, #1
 8011d02:	601a      	str	r2, [r3, #0]
 8011d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d06:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011d08:	693b      	ldr	r3, [r7, #16]
 8011d0a:	f383 8811 	msr	BASEPRI, r3
}
 8011d0e:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8011d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8011d12:	4618      	mov	r0, r3
 8011d14:	3738      	adds	r7, #56	; 0x38
 8011d16:	46bd      	mov	sp, r7
 8011d18:	bd80      	pop	{r7, pc}
 8011d1a:	bf00      	nop
 8011d1c:	2000255c 	.word	0x2000255c
 8011d20:	2000253c 	.word	0x2000253c
 8011d24:	20002064 	.word	0x20002064
 8011d28:	200024f4 	.word	0x200024f4
 8011d2c:	20002060 	.word	0x20002060
 8011d30:	20002548 	.word	0x20002548

08011d34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011d34:	b580      	push	{r7, lr}
 8011d36:	b084      	sub	sp, #16
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
 8011d3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011d3e:	4b21      	ldr	r3, [pc, #132]	; (8011dc4 <prvAddCurrentTaskToDelayedList+0x90>)
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011d44:	4b20      	ldr	r3, [pc, #128]	; (8011dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	3304      	adds	r3, #4
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7fe f914 	bl	800ff78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d56:	d10a      	bne.n	8011d6e <prvAddCurrentTaskToDelayedList+0x3a>
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d007      	beq.n	8011d6e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d5e:	4b1a      	ldr	r3, [pc, #104]	; (8011dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	3304      	adds	r3, #4
 8011d64:	4619      	mov	r1, r3
 8011d66:	4819      	ldr	r0, [pc, #100]	; (8011dcc <prvAddCurrentTaskToDelayedList+0x98>)
 8011d68:	f7fe f8a9 	bl	800febe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011d6c:	e026      	b.n	8011dbc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011d6e:	68fa      	ldr	r2, [r7, #12]
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	4413      	add	r3, r2
 8011d74:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011d76:	4b14      	ldr	r3, [pc, #80]	; (8011dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	68ba      	ldr	r2, [r7, #8]
 8011d7c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011d7e:	68ba      	ldr	r2, [r7, #8]
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	429a      	cmp	r2, r3
 8011d84:	d209      	bcs.n	8011d9a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d86:	4b12      	ldr	r3, [pc, #72]	; (8011dd0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011d88:	681a      	ldr	r2, [r3, #0]
 8011d8a:	4b0f      	ldr	r3, [pc, #60]	; (8011dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	3304      	adds	r3, #4
 8011d90:	4619      	mov	r1, r3
 8011d92:	4610      	mov	r0, r2
 8011d94:	f7fe f8b7 	bl	800ff06 <vListInsert>
}
 8011d98:	e010      	b.n	8011dbc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011d9a:	4b0e      	ldr	r3, [pc, #56]	; (8011dd4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011d9c:	681a      	ldr	r2, [r3, #0]
 8011d9e:	4b0a      	ldr	r3, [pc, #40]	; (8011dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	3304      	adds	r3, #4
 8011da4:	4619      	mov	r1, r3
 8011da6:	4610      	mov	r0, r2
 8011da8:	f7fe f8ad 	bl	800ff06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011dac:	4b0a      	ldr	r3, [pc, #40]	; (8011dd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	68ba      	ldr	r2, [r7, #8]
 8011db2:	429a      	cmp	r2, r3
 8011db4:	d202      	bcs.n	8011dbc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011db6:	4a08      	ldr	r2, [pc, #32]	; (8011dd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011db8:	68bb      	ldr	r3, [r7, #8]
 8011dba:	6013      	str	r3, [r2, #0]
}
 8011dbc:	bf00      	nop
 8011dbe:	3710      	adds	r7, #16
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	bd80      	pop	{r7, pc}
 8011dc4:	20002538 	.word	0x20002538
 8011dc8:	20002060 	.word	0x20002060
 8011dcc:	20002520 	.word	0x20002520
 8011dd0:	200024f0 	.word	0x200024f0
 8011dd4:	200024ec 	.word	0x200024ec
 8011dd8:	20002554 	.word	0x20002554

08011ddc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b08a      	sub	sp, #40	; 0x28
 8011de0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011de2:	2300      	movs	r3, #0
 8011de4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011de6:	f000 fb07 	bl	80123f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011dea:	4b1c      	ldr	r3, [pc, #112]	; (8011e5c <xTimerCreateTimerTask+0x80>)
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d021      	beq.n	8011e36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011df2:	2300      	movs	r3, #0
 8011df4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011df6:	2300      	movs	r3, #0
 8011df8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011dfa:	1d3a      	adds	r2, r7, #4
 8011dfc:	f107 0108 	add.w	r1, r7, #8
 8011e00:	f107 030c 	add.w	r3, r7, #12
 8011e04:	4618      	mov	r0, r3
 8011e06:	f7fe f813 	bl	800fe30 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011e0a:	6879      	ldr	r1, [r7, #4]
 8011e0c:	68bb      	ldr	r3, [r7, #8]
 8011e0e:	68fa      	ldr	r2, [r7, #12]
 8011e10:	9202      	str	r2, [sp, #8]
 8011e12:	9301      	str	r3, [sp, #4]
 8011e14:	2302      	movs	r3, #2
 8011e16:	9300      	str	r3, [sp, #0]
 8011e18:	2300      	movs	r3, #0
 8011e1a:	460a      	mov	r2, r1
 8011e1c:	4910      	ldr	r1, [pc, #64]	; (8011e60 <xTimerCreateTimerTask+0x84>)
 8011e1e:	4811      	ldr	r0, [pc, #68]	; (8011e64 <xTimerCreateTimerTask+0x88>)
 8011e20:	f7fe fe7a 	bl	8010b18 <xTaskCreateStatic>
 8011e24:	4603      	mov	r3, r0
 8011e26:	4a10      	ldr	r2, [pc, #64]	; (8011e68 <xTimerCreateTimerTask+0x8c>)
 8011e28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011e2a:	4b0f      	ldr	r3, [pc, #60]	; (8011e68 <xTimerCreateTimerTask+0x8c>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d001      	beq.n	8011e36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011e32:	2301      	movs	r3, #1
 8011e34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011e36:	697b      	ldr	r3, [r7, #20]
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d10a      	bne.n	8011e52 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e40:	f383 8811 	msr	BASEPRI, r3
 8011e44:	f3bf 8f6f 	isb	sy
 8011e48:	f3bf 8f4f 	dsb	sy
 8011e4c:	613b      	str	r3, [r7, #16]
}
 8011e4e:	bf00      	nop
 8011e50:	e7fe      	b.n	8011e50 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011e52:	697b      	ldr	r3, [r7, #20]
}
 8011e54:	4618      	mov	r0, r3
 8011e56:	3718      	adds	r7, #24
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bd80      	pop	{r7, pc}
 8011e5c:	20002590 	.word	0x20002590
 8011e60:	08018eb0 	.word	0x08018eb0
 8011e64:	08011fa1 	.word	0x08011fa1
 8011e68:	20002594 	.word	0x20002594

08011e6c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b08a      	sub	sp, #40	; 0x28
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	60f8      	str	r0, [r7, #12]
 8011e74:	60b9      	str	r1, [r7, #8]
 8011e76:	607a      	str	r2, [r7, #4]
 8011e78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d10a      	bne.n	8011e9a <xTimerGenericCommand+0x2e>
	__asm volatile
 8011e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e88:	f383 8811 	msr	BASEPRI, r3
 8011e8c:	f3bf 8f6f 	isb	sy
 8011e90:	f3bf 8f4f 	dsb	sy
 8011e94:	623b      	str	r3, [r7, #32]
}
 8011e96:	bf00      	nop
 8011e98:	e7fe      	b.n	8011e98 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011e9a:	4b1a      	ldr	r3, [pc, #104]	; (8011f04 <xTimerGenericCommand+0x98>)
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d02a      	beq.n	8011ef8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011ea2:	68bb      	ldr	r3, [r7, #8]
 8011ea4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	2b05      	cmp	r3, #5
 8011eb2:	dc18      	bgt.n	8011ee6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011eb4:	f7ff fcc4 	bl	8011840 <xTaskGetSchedulerState>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	2b02      	cmp	r3, #2
 8011ebc:	d109      	bne.n	8011ed2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011ebe:	4b11      	ldr	r3, [pc, #68]	; (8011f04 <xTimerGenericCommand+0x98>)
 8011ec0:	6818      	ldr	r0, [r3, #0]
 8011ec2:	f107 0110 	add.w	r1, r7, #16
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011eca:	f7fe f9bd 	bl	8010248 <xQueueGenericSend>
 8011ece:	6278      	str	r0, [r7, #36]	; 0x24
 8011ed0:	e012      	b.n	8011ef8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011ed2:	4b0c      	ldr	r3, [pc, #48]	; (8011f04 <xTimerGenericCommand+0x98>)
 8011ed4:	6818      	ldr	r0, [r3, #0]
 8011ed6:	f107 0110 	add.w	r1, r7, #16
 8011eda:	2300      	movs	r3, #0
 8011edc:	2200      	movs	r2, #0
 8011ede:	f7fe f9b3 	bl	8010248 <xQueueGenericSend>
 8011ee2:	6278      	str	r0, [r7, #36]	; 0x24
 8011ee4:	e008      	b.n	8011ef8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011ee6:	4b07      	ldr	r3, [pc, #28]	; (8011f04 <xTimerGenericCommand+0x98>)
 8011ee8:	6818      	ldr	r0, [r3, #0]
 8011eea:	f107 0110 	add.w	r1, r7, #16
 8011eee:	2300      	movs	r3, #0
 8011ef0:	683a      	ldr	r2, [r7, #0]
 8011ef2:	f7fe faa7 	bl	8010444 <xQueueGenericSendFromISR>
 8011ef6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011efa:	4618      	mov	r0, r3
 8011efc:	3728      	adds	r7, #40	; 0x28
 8011efe:	46bd      	mov	sp, r7
 8011f00:	bd80      	pop	{r7, pc}
 8011f02:	bf00      	nop
 8011f04:	20002590 	.word	0x20002590

08011f08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b088      	sub	sp, #32
 8011f0c:	af02      	add	r7, sp, #8
 8011f0e:	6078      	str	r0, [r7, #4]
 8011f10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f12:	4b22      	ldr	r3, [pc, #136]	; (8011f9c <prvProcessExpiredTimer+0x94>)
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	68db      	ldr	r3, [r3, #12]
 8011f18:	68db      	ldr	r3, [r3, #12]
 8011f1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f1c:	697b      	ldr	r3, [r7, #20]
 8011f1e:	3304      	adds	r3, #4
 8011f20:	4618      	mov	r0, r3
 8011f22:	f7fe f829 	bl	800ff78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f2c:	f003 0304 	and.w	r3, r3, #4
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d022      	beq.n	8011f7a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011f34:	697b      	ldr	r3, [r7, #20]
 8011f36:	699a      	ldr	r2, [r3, #24]
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	18d1      	adds	r1, r2, r3
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	683a      	ldr	r2, [r7, #0]
 8011f40:	6978      	ldr	r0, [r7, #20]
 8011f42:	f000 f8d1 	bl	80120e8 <prvInsertTimerInActiveList>
 8011f46:	4603      	mov	r3, r0
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d01f      	beq.n	8011f8c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f4c:	2300      	movs	r3, #0
 8011f4e:	9300      	str	r3, [sp, #0]
 8011f50:	2300      	movs	r3, #0
 8011f52:	687a      	ldr	r2, [r7, #4]
 8011f54:	2100      	movs	r1, #0
 8011f56:	6978      	ldr	r0, [r7, #20]
 8011f58:	f7ff ff88 	bl	8011e6c <xTimerGenericCommand>
 8011f5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011f5e:	693b      	ldr	r3, [r7, #16]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d113      	bne.n	8011f8c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f68:	f383 8811 	msr	BASEPRI, r3
 8011f6c:	f3bf 8f6f 	isb	sy
 8011f70:	f3bf 8f4f 	dsb	sy
 8011f74:	60fb      	str	r3, [r7, #12]
}
 8011f76:	bf00      	nop
 8011f78:	e7fe      	b.n	8011f78 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011f7a:	697b      	ldr	r3, [r7, #20]
 8011f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f80:	f023 0301 	bic.w	r3, r3, #1
 8011f84:	b2da      	uxtb	r2, r3
 8011f86:	697b      	ldr	r3, [r7, #20]
 8011f88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011f8c:	697b      	ldr	r3, [r7, #20]
 8011f8e:	6a1b      	ldr	r3, [r3, #32]
 8011f90:	6978      	ldr	r0, [r7, #20]
 8011f92:	4798      	blx	r3
}
 8011f94:	bf00      	nop
 8011f96:	3718      	adds	r7, #24
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	bd80      	pop	{r7, pc}
 8011f9c:	20002588 	.word	0x20002588

08011fa0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b084      	sub	sp, #16
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011fa8:	f107 0308 	add.w	r3, r7, #8
 8011fac:	4618      	mov	r0, r3
 8011fae:	f000 f857 	bl	8012060 <prvGetNextExpireTime>
 8011fb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011fb4:	68bb      	ldr	r3, [r7, #8]
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	68f8      	ldr	r0, [r7, #12]
 8011fba:	f000 f803 	bl	8011fc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011fbe:	f000 f8d5 	bl	801216c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011fc2:	e7f1      	b.n	8011fa8 <prvTimerTask+0x8>

08011fc4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b084      	sub	sp, #16
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]
 8011fcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011fce:	f7ff f855 	bl	801107c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011fd2:	f107 0308 	add.w	r3, r7, #8
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	f000 f866 	bl	80120a8 <prvSampleTimeNow>
 8011fdc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011fde:	68bb      	ldr	r3, [r7, #8]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d130      	bne.n	8012046 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d10a      	bne.n	8012000 <prvProcessTimerOrBlockTask+0x3c>
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	d806      	bhi.n	8012000 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011ff2:	f7ff f851 	bl	8011098 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011ff6:	68f9      	ldr	r1, [r7, #12]
 8011ff8:	6878      	ldr	r0, [r7, #4]
 8011ffa:	f7ff ff85 	bl	8011f08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011ffe:	e024      	b.n	801204a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d008      	beq.n	8012018 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012006:	4b13      	ldr	r3, [pc, #76]	; (8012054 <prvProcessTimerOrBlockTask+0x90>)
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d101      	bne.n	8012014 <prvProcessTimerOrBlockTask+0x50>
 8012010:	2301      	movs	r3, #1
 8012012:	e000      	b.n	8012016 <prvProcessTimerOrBlockTask+0x52>
 8012014:	2300      	movs	r3, #0
 8012016:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012018:	4b0f      	ldr	r3, [pc, #60]	; (8012058 <prvProcessTimerOrBlockTask+0x94>)
 801201a:	6818      	ldr	r0, [r3, #0]
 801201c:	687a      	ldr	r2, [r7, #4]
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	1ad3      	subs	r3, r2, r3
 8012022:	683a      	ldr	r2, [r7, #0]
 8012024:	4619      	mov	r1, r3
 8012026:	f7fe fd43 	bl	8010ab0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801202a:	f7ff f835 	bl	8011098 <xTaskResumeAll>
 801202e:	4603      	mov	r3, r0
 8012030:	2b00      	cmp	r3, #0
 8012032:	d10a      	bne.n	801204a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012034:	4b09      	ldr	r3, [pc, #36]	; (801205c <prvProcessTimerOrBlockTask+0x98>)
 8012036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801203a:	601a      	str	r2, [r3, #0]
 801203c:	f3bf 8f4f 	dsb	sy
 8012040:	f3bf 8f6f 	isb	sy
}
 8012044:	e001      	b.n	801204a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012046:	f7ff f827 	bl	8011098 <xTaskResumeAll>
}
 801204a:	bf00      	nop
 801204c:	3710      	adds	r7, #16
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
 8012052:	bf00      	nop
 8012054:	2000258c 	.word	0x2000258c
 8012058:	20002590 	.word	0x20002590
 801205c:	e000ed04 	.word	0xe000ed04

08012060 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012060:	b480      	push	{r7}
 8012062:	b085      	sub	sp, #20
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012068:	4b0e      	ldr	r3, [pc, #56]	; (80120a4 <prvGetNextExpireTime+0x44>)
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d101      	bne.n	8012076 <prvGetNextExpireTime+0x16>
 8012072:	2201      	movs	r2, #1
 8012074:	e000      	b.n	8012078 <prvGetNextExpireTime+0x18>
 8012076:	2200      	movs	r2, #0
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d105      	bne.n	8012090 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012084:	4b07      	ldr	r3, [pc, #28]	; (80120a4 <prvGetNextExpireTime+0x44>)
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	68db      	ldr	r3, [r3, #12]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	60fb      	str	r3, [r7, #12]
 801208e:	e001      	b.n	8012094 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012090:	2300      	movs	r3, #0
 8012092:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012094:	68fb      	ldr	r3, [r7, #12]
}
 8012096:	4618      	mov	r0, r3
 8012098:	3714      	adds	r7, #20
 801209a:	46bd      	mov	sp, r7
 801209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120a0:	4770      	bx	lr
 80120a2:	bf00      	nop
 80120a4:	20002588 	.word	0x20002588

080120a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b084      	sub	sp, #16
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80120b0:	f7ff f890 	bl	80111d4 <xTaskGetTickCount>
 80120b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80120b6:	4b0b      	ldr	r3, [pc, #44]	; (80120e4 <prvSampleTimeNow+0x3c>)
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	68fa      	ldr	r2, [r7, #12]
 80120bc:	429a      	cmp	r2, r3
 80120be:	d205      	bcs.n	80120cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80120c0:	f000 f936 	bl	8012330 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2201      	movs	r2, #1
 80120c8:	601a      	str	r2, [r3, #0]
 80120ca:	e002      	b.n	80120d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2200      	movs	r2, #0
 80120d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80120d2:	4a04      	ldr	r2, [pc, #16]	; (80120e4 <prvSampleTimeNow+0x3c>)
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80120d8:	68fb      	ldr	r3, [r7, #12]
}
 80120da:	4618      	mov	r0, r3
 80120dc:	3710      	adds	r7, #16
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	20002598 	.word	0x20002598

080120e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b086      	sub	sp, #24
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	60f8      	str	r0, [r7, #12]
 80120f0:	60b9      	str	r1, [r7, #8]
 80120f2:	607a      	str	r2, [r7, #4]
 80120f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80120f6:	2300      	movs	r3, #0
 80120f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	68ba      	ldr	r2, [r7, #8]
 80120fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	68fa      	ldr	r2, [r7, #12]
 8012104:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012106:	68ba      	ldr	r2, [r7, #8]
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	429a      	cmp	r2, r3
 801210c:	d812      	bhi.n	8012134 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801210e:	687a      	ldr	r2, [r7, #4]
 8012110:	683b      	ldr	r3, [r7, #0]
 8012112:	1ad2      	subs	r2, r2, r3
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	699b      	ldr	r3, [r3, #24]
 8012118:	429a      	cmp	r2, r3
 801211a:	d302      	bcc.n	8012122 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801211c:	2301      	movs	r3, #1
 801211e:	617b      	str	r3, [r7, #20]
 8012120:	e01b      	b.n	801215a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012122:	4b10      	ldr	r3, [pc, #64]	; (8012164 <prvInsertTimerInActiveList+0x7c>)
 8012124:	681a      	ldr	r2, [r3, #0]
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	3304      	adds	r3, #4
 801212a:	4619      	mov	r1, r3
 801212c:	4610      	mov	r0, r2
 801212e:	f7fd feea 	bl	800ff06 <vListInsert>
 8012132:	e012      	b.n	801215a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	683b      	ldr	r3, [r7, #0]
 8012138:	429a      	cmp	r2, r3
 801213a:	d206      	bcs.n	801214a <prvInsertTimerInActiveList+0x62>
 801213c:	68ba      	ldr	r2, [r7, #8]
 801213e:	683b      	ldr	r3, [r7, #0]
 8012140:	429a      	cmp	r2, r3
 8012142:	d302      	bcc.n	801214a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012144:	2301      	movs	r3, #1
 8012146:	617b      	str	r3, [r7, #20]
 8012148:	e007      	b.n	801215a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801214a:	4b07      	ldr	r3, [pc, #28]	; (8012168 <prvInsertTimerInActiveList+0x80>)
 801214c:	681a      	ldr	r2, [r3, #0]
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	3304      	adds	r3, #4
 8012152:	4619      	mov	r1, r3
 8012154:	4610      	mov	r0, r2
 8012156:	f7fd fed6 	bl	800ff06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801215a:	697b      	ldr	r3, [r7, #20]
}
 801215c:	4618      	mov	r0, r3
 801215e:	3718      	adds	r7, #24
 8012160:	46bd      	mov	sp, r7
 8012162:	bd80      	pop	{r7, pc}
 8012164:	2000258c 	.word	0x2000258c
 8012168:	20002588 	.word	0x20002588

0801216c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b08e      	sub	sp, #56	; 0x38
 8012170:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012172:	e0ca      	b.n	801230a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	2b00      	cmp	r3, #0
 8012178:	da18      	bge.n	80121ac <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801217a:	1d3b      	adds	r3, r7, #4
 801217c:	3304      	adds	r3, #4
 801217e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012182:	2b00      	cmp	r3, #0
 8012184:	d10a      	bne.n	801219c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8012186:	f04f 0350 	mov.w	r3, #80	; 0x50
 801218a:	f383 8811 	msr	BASEPRI, r3
 801218e:	f3bf 8f6f 	isb	sy
 8012192:	f3bf 8f4f 	dsb	sy
 8012196:	61fb      	str	r3, [r7, #28]
}
 8012198:	bf00      	nop
 801219a:	e7fe      	b.n	801219a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801219c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80121a2:	6850      	ldr	r0, [r2, #4]
 80121a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80121a6:	6892      	ldr	r2, [r2, #8]
 80121a8:	4611      	mov	r1, r2
 80121aa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	f2c0 80ab 	blt.w	801230a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80121b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121ba:	695b      	ldr	r3, [r3, #20]
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d004      	beq.n	80121ca <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80121c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121c2:	3304      	adds	r3, #4
 80121c4:	4618      	mov	r0, r3
 80121c6:	f7fd fed7 	bl	800ff78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80121ca:	463b      	mov	r3, r7
 80121cc:	4618      	mov	r0, r3
 80121ce:	f7ff ff6b 	bl	80120a8 <prvSampleTimeNow>
 80121d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2b09      	cmp	r3, #9
 80121d8:	f200 8096 	bhi.w	8012308 <prvProcessReceivedCommands+0x19c>
 80121dc:	a201      	add	r2, pc, #4	; (adr r2, 80121e4 <prvProcessReceivedCommands+0x78>)
 80121de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121e2:	bf00      	nop
 80121e4:	0801220d 	.word	0x0801220d
 80121e8:	0801220d 	.word	0x0801220d
 80121ec:	0801220d 	.word	0x0801220d
 80121f0:	08012281 	.word	0x08012281
 80121f4:	08012295 	.word	0x08012295
 80121f8:	080122df 	.word	0x080122df
 80121fc:	0801220d 	.word	0x0801220d
 8012200:	0801220d 	.word	0x0801220d
 8012204:	08012281 	.word	0x08012281
 8012208:	08012295 	.word	0x08012295
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801220c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801220e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012212:	f043 0301 	orr.w	r3, r3, #1
 8012216:	b2da      	uxtb	r2, r3
 8012218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801221a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801221e:	68ba      	ldr	r2, [r7, #8]
 8012220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012222:	699b      	ldr	r3, [r3, #24]
 8012224:	18d1      	adds	r1, r2, r3
 8012226:	68bb      	ldr	r3, [r7, #8]
 8012228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801222a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801222c:	f7ff ff5c 	bl	80120e8 <prvInsertTimerInActiveList>
 8012230:	4603      	mov	r3, r0
 8012232:	2b00      	cmp	r3, #0
 8012234:	d069      	beq.n	801230a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012238:	6a1b      	ldr	r3, [r3, #32]
 801223a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801223c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801223e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012240:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012244:	f003 0304 	and.w	r3, r3, #4
 8012248:	2b00      	cmp	r3, #0
 801224a:	d05e      	beq.n	801230a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801224c:	68ba      	ldr	r2, [r7, #8]
 801224e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012250:	699b      	ldr	r3, [r3, #24]
 8012252:	441a      	add	r2, r3
 8012254:	2300      	movs	r3, #0
 8012256:	9300      	str	r3, [sp, #0]
 8012258:	2300      	movs	r3, #0
 801225a:	2100      	movs	r1, #0
 801225c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801225e:	f7ff fe05 	bl	8011e6c <xTimerGenericCommand>
 8012262:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012264:	6a3b      	ldr	r3, [r7, #32]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d14f      	bne.n	801230a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801226a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801226e:	f383 8811 	msr	BASEPRI, r3
 8012272:	f3bf 8f6f 	isb	sy
 8012276:	f3bf 8f4f 	dsb	sy
 801227a:	61bb      	str	r3, [r7, #24]
}
 801227c:	bf00      	nop
 801227e:	e7fe      	b.n	801227e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012282:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012286:	f023 0301 	bic.w	r3, r3, #1
 801228a:	b2da      	uxtb	r2, r3
 801228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801228e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012292:	e03a      	b.n	801230a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012296:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801229a:	f043 0301 	orr.w	r3, r3, #1
 801229e:	b2da      	uxtb	r2, r3
 80122a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80122a6:	68ba      	ldr	r2, [r7, #8]
 80122a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122aa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80122ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122ae:	699b      	ldr	r3, [r3, #24]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d10a      	bne.n	80122ca <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80122b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122b8:	f383 8811 	msr	BASEPRI, r3
 80122bc:	f3bf 8f6f 	isb	sy
 80122c0:	f3bf 8f4f 	dsb	sy
 80122c4:	617b      	str	r3, [r7, #20]
}
 80122c6:	bf00      	nop
 80122c8:	e7fe      	b.n	80122c8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80122ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122cc:	699a      	ldr	r2, [r3, #24]
 80122ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122d0:	18d1      	adds	r1, r2, r3
 80122d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80122d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122d8:	f7ff ff06 	bl	80120e8 <prvInsertTimerInActiveList>
					break;
 80122dc:	e015      	b.n	801230a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80122de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122e4:	f003 0302 	and.w	r3, r3, #2
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d103      	bne.n	80122f4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80122ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80122ee:	f000 fbdf 	bl	8012ab0 <vPortFree>
 80122f2:	e00a      	b.n	801230a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80122f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122fa:	f023 0301 	bic.w	r3, r3, #1
 80122fe:	b2da      	uxtb	r2, r3
 8012300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012302:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012306:	e000      	b.n	801230a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8012308:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801230a:	4b08      	ldr	r3, [pc, #32]	; (801232c <prvProcessReceivedCommands+0x1c0>)
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	1d39      	adds	r1, r7, #4
 8012310:	2200      	movs	r2, #0
 8012312:	4618      	mov	r0, r3
 8012314:	f7fe f932 	bl	801057c <xQueueReceive>
 8012318:	4603      	mov	r3, r0
 801231a:	2b00      	cmp	r3, #0
 801231c:	f47f af2a 	bne.w	8012174 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012320:	bf00      	nop
 8012322:	bf00      	nop
 8012324:	3730      	adds	r7, #48	; 0x30
 8012326:	46bd      	mov	sp, r7
 8012328:	bd80      	pop	{r7, pc}
 801232a:	bf00      	nop
 801232c:	20002590 	.word	0x20002590

08012330 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b088      	sub	sp, #32
 8012334:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012336:	e048      	b.n	80123ca <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012338:	4b2d      	ldr	r3, [pc, #180]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	68db      	ldr	r3, [r3, #12]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012342:	4b2b      	ldr	r3, [pc, #172]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	68db      	ldr	r3, [r3, #12]
 8012348:	68db      	ldr	r3, [r3, #12]
 801234a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	3304      	adds	r3, #4
 8012350:	4618      	mov	r0, r3
 8012352:	f7fd fe11 	bl	800ff78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6a1b      	ldr	r3, [r3, #32]
 801235a:	68f8      	ldr	r0, [r7, #12]
 801235c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012364:	f003 0304 	and.w	r3, r3, #4
 8012368:	2b00      	cmp	r3, #0
 801236a:	d02e      	beq.n	80123ca <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	699b      	ldr	r3, [r3, #24]
 8012370:	693a      	ldr	r2, [r7, #16]
 8012372:	4413      	add	r3, r2
 8012374:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012376:	68ba      	ldr	r2, [r7, #8]
 8012378:	693b      	ldr	r3, [r7, #16]
 801237a:	429a      	cmp	r2, r3
 801237c:	d90e      	bls.n	801239c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	68ba      	ldr	r2, [r7, #8]
 8012382:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	68fa      	ldr	r2, [r7, #12]
 8012388:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801238a:	4b19      	ldr	r3, [pc, #100]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 801238c:	681a      	ldr	r2, [r3, #0]
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	3304      	adds	r3, #4
 8012392:	4619      	mov	r1, r3
 8012394:	4610      	mov	r0, r2
 8012396:	f7fd fdb6 	bl	800ff06 <vListInsert>
 801239a:	e016      	b.n	80123ca <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801239c:	2300      	movs	r3, #0
 801239e:	9300      	str	r3, [sp, #0]
 80123a0:	2300      	movs	r3, #0
 80123a2:	693a      	ldr	r2, [r7, #16]
 80123a4:	2100      	movs	r1, #0
 80123a6:	68f8      	ldr	r0, [r7, #12]
 80123a8:	f7ff fd60 	bl	8011e6c <xTimerGenericCommand>
 80123ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d10a      	bne.n	80123ca <prvSwitchTimerLists+0x9a>
	__asm volatile
 80123b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123b8:	f383 8811 	msr	BASEPRI, r3
 80123bc:	f3bf 8f6f 	isb	sy
 80123c0:	f3bf 8f4f 	dsb	sy
 80123c4:	603b      	str	r3, [r7, #0]
}
 80123c6:	bf00      	nop
 80123c8:	e7fe      	b.n	80123c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80123ca:	4b09      	ldr	r3, [pc, #36]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d1b1      	bne.n	8012338 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80123d4:	4b06      	ldr	r3, [pc, #24]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80123da:	4b06      	ldr	r3, [pc, #24]	; (80123f4 <prvSwitchTimerLists+0xc4>)
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	4a04      	ldr	r2, [pc, #16]	; (80123f0 <prvSwitchTimerLists+0xc0>)
 80123e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80123e2:	4a04      	ldr	r2, [pc, #16]	; (80123f4 <prvSwitchTimerLists+0xc4>)
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	6013      	str	r3, [r2, #0]
}
 80123e8:	bf00      	nop
 80123ea:	3718      	adds	r7, #24
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}
 80123f0:	20002588 	.word	0x20002588
 80123f4:	2000258c 	.word	0x2000258c

080123f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b082      	sub	sp, #8
 80123fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80123fe:	f000 f969 	bl	80126d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012402:	4b15      	ldr	r3, [pc, #84]	; (8012458 <prvCheckForValidListAndQueue+0x60>)
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d120      	bne.n	801244c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801240a:	4814      	ldr	r0, [pc, #80]	; (801245c <prvCheckForValidListAndQueue+0x64>)
 801240c:	f7fd fd2a 	bl	800fe64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012410:	4813      	ldr	r0, [pc, #76]	; (8012460 <prvCheckForValidListAndQueue+0x68>)
 8012412:	f7fd fd27 	bl	800fe64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012416:	4b13      	ldr	r3, [pc, #76]	; (8012464 <prvCheckForValidListAndQueue+0x6c>)
 8012418:	4a10      	ldr	r2, [pc, #64]	; (801245c <prvCheckForValidListAndQueue+0x64>)
 801241a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801241c:	4b12      	ldr	r3, [pc, #72]	; (8012468 <prvCheckForValidListAndQueue+0x70>)
 801241e:	4a10      	ldr	r2, [pc, #64]	; (8012460 <prvCheckForValidListAndQueue+0x68>)
 8012420:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012422:	2300      	movs	r3, #0
 8012424:	9300      	str	r3, [sp, #0]
 8012426:	4b11      	ldr	r3, [pc, #68]	; (801246c <prvCheckForValidListAndQueue+0x74>)
 8012428:	4a11      	ldr	r2, [pc, #68]	; (8012470 <prvCheckForValidListAndQueue+0x78>)
 801242a:	2110      	movs	r1, #16
 801242c:	200a      	movs	r0, #10
 801242e:	f7fd fe35 	bl	801009c <xQueueGenericCreateStatic>
 8012432:	4603      	mov	r3, r0
 8012434:	4a08      	ldr	r2, [pc, #32]	; (8012458 <prvCheckForValidListAndQueue+0x60>)
 8012436:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012438:	4b07      	ldr	r3, [pc, #28]	; (8012458 <prvCheckForValidListAndQueue+0x60>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	2b00      	cmp	r3, #0
 801243e:	d005      	beq.n	801244c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012440:	4b05      	ldr	r3, [pc, #20]	; (8012458 <prvCheckForValidListAndQueue+0x60>)
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	490b      	ldr	r1, [pc, #44]	; (8012474 <prvCheckForValidListAndQueue+0x7c>)
 8012446:	4618      	mov	r0, r3
 8012448:	f7fe fb08 	bl	8010a5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801244c:	f000 f972 	bl	8012734 <vPortExitCritical>
}
 8012450:	bf00      	nop
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}
 8012456:	bf00      	nop
 8012458:	20002590 	.word	0x20002590
 801245c:	20002560 	.word	0x20002560
 8012460:	20002574 	.word	0x20002574
 8012464:	20002588 	.word	0x20002588
 8012468:	2000258c 	.word	0x2000258c
 801246c:	2000263c 	.word	0x2000263c
 8012470:	2000259c 	.word	0x2000259c
 8012474:	08018eb8 	.word	0x08018eb8

08012478 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012478:	b480      	push	{r7}
 801247a:	b085      	sub	sp, #20
 801247c:	af00      	add	r7, sp, #0
 801247e:	60f8      	str	r0, [r7, #12]
 8012480:	60b9      	str	r1, [r7, #8]
 8012482:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	3b04      	subs	r3, #4
 8012488:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	3b04      	subs	r3, #4
 8012496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012498:	68bb      	ldr	r3, [r7, #8]
 801249a:	f023 0201 	bic.w	r2, r3, #1
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	3b04      	subs	r3, #4
 80124a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80124a8:	4a0c      	ldr	r2, [pc, #48]	; (80124dc <pxPortInitialiseStack+0x64>)
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	3b14      	subs	r3, #20
 80124b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80124b4:	687a      	ldr	r2, [r7, #4]
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	3b04      	subs	r3, #4
 80124be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	f06f 0202 	mvn.w	r2, #2
 80124c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	3b20      	subs	r3, #32
 80124cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80124ce:	68fb      	ldr	r3, [r7, #12]
}
 80124d0:	4618      	mov	r0, r3
 80124d2:	3714      	adds	r7, #20
 80124d4:	46bd      	mov	sp, r7
 80124d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124da:	4770      	bx	lr
 80124dc:	080124e1 	.word	0x080124e1

080124e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80124e0:	b480      	push	{r7}
 80124e2:	b085      	sub	sp, #20
 80124e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80124e6:	2300      	movs	r3, #0
 80124e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80124ea:	4b12      	ldr	r3, [pc, #72]	; (8012534 <prvTaskExitError+0x54>)
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124f2:	d00a      	beq.n	801250a <prvTaskExitError+0x2a>
	__asm volatile
 80124f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124f8:	f383 8811 	msr	BASEPRI, r3
 80124fc:	f3bf 8f6f 	isb	sy
 8012500:	f3bf 8f4f 	dsb	sy
 8012504:	60fb      	str	r3, [r7, #12]
}
 8012506:	bf00      	nop
 8012508:	e7fe      	b.n	8012508 <prvTaskExitError+0x28>
	__asm volatile
 801250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801250e:	f383 8811 	msr	BASEPRI, r3
 8012512:	f3bf 8f6f 	isb	sy
 8012516:	f3bf 8f4f 	dsb	sy
 801251a:	60bb      	str	r3, [r7, #8]
}
 801251c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801251e:	bf00      	nop
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d0fc      	beq.n	8012520 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012526:	bf00      	nop
 8012528:	bf00      	nop
 801252a:	3714      	adds	r7, #20
 801252c:	46bd      	mov	sp, r7
 801252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012532:	4770      	bx	lr
 8012534:	20000114 	.word	0x20000114
	...

08012540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012540:	4b07      	ldr	r3, [pc, #28]	; (8012560 <pxCurrentTCBConst2>)
 8012542:	6819      	ldr	r1, [r3, #0]
 8012544:	6808      	ldr	r0, [r1, #0]
 8012546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801254a:	f380 8809 	msr	PSP, r0
 801254e:	f3bf 8f6f 	isb	sy
 8012552:	f04f 0000 	mov.w	r0, #0
 8012556:	f380 8811 	msr	BASEPRI, r0
 801255a:	4770      	bx	lr
 801255c:	f3af 8000 	nop.w

08012560 <pxCurrentTCBConst2>:
 8012560:	20002060 	.word	0x20002060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012564:	bf00      	nop
 8012566:	bf00      	nop

08012568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012568:	4808      	ldr	r0, [pc, #32]	; (801258c <prvPortStartFirstTask+0x24>)
 801256a:	6800      	ldr	r0, [r0, #0]
 801256c:	6800      	ldr	r0, [r0, #0]
 801256e:	f380 8808 	msr	MSP, r0
 8012572:	f04f 0000 	mov.w	r0, #0
 8012576:	f380 8814 	msr	CONTROL, r0
 801257a:	b662      	cpsie	i
 801257c:	b661      	cpsie	f
 801257e:	f3bf 8f4f 	dsb	sy
 8012582:	f3bf 8f6f 	isb	sy
 8012586:	df00      	svc	0
 8012588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801258a:	bf00      	nop
 801258c:	e000ed08 	.word	0xe000ed08

08012590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012590:	b580      	push	{r7, lr}
 8012592:	b086      	sub	sp, #24
 8012594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012596:	4b46      	ldr	r3, [pc, #280]	; (80126b0 <xPortStartScheduler+0x120>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	4a46      	ldr	r2, [pc, #280]	; (80126b4 <xPortStartScheduler+0x124>)
 801259c:	4293      	cmp	r3, r2
 801259e:	d10a      	bne.n	80125b6 <xPortStartScheduler+0x26>
	__asm volatile
 80125a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125a4:	f383 8811 	msr	BASEPRI, r3
 80125a8:	f3bf 8f6f 	isb	sy
 80125ac:	f3bf 8f4f 	dsb	sy
 80125b0:	613b      	str	r3, [r7, #16]
}
 80125b2:	bf00      	nop
 80125b4:	e7fe      	b.n	80125b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80125b6:	4b3e      	ldr	r3, [pc, #248]	; (80126b0 <xPortStartScheduler+0x120>)
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	4a3f      	ldr	r2, [pc, #252]	; (80126b8 <xPortStartScheduler+0x128>)
 80125bc:	4293      	cmp	r3, r2
 80125be:	d10a      	bne.n	80125d6 <xPortStartScheduler+0x46>
	__asm volatile
 80125c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125c4:	f383 8811 	msr	BASEPRI, r3
 80125c8:	f3bf 8f6f 	isb	sy
 80125cc:	f3bf 8f4f 	dsb	sy
 80125d0:	60fb      	str	r3, [r7, #12]
}
 80125d2:	bf00      	nop
 80125d4:	e7fe      	b.n	80125d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80125d6:	4b39      	ldr	r3, [pc, #228]	; (80126bc <xPortStartScheduler+0x12c>)
 80125d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80125da:	697b      	ldr	r3, [r7, #20]
 80125dc:	781b      	ldrb	r3, [r3, #0]
 80125de:	b2db      	uxtb	r3, r3
 80125e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80125e2:	697b      	ldr	r3, [r7, #20]
 80125e4:	22ff      	movs	r2, #255	; 0xff
 80125e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80125e8:	697b      	ldr	r3, [r7, #20]
 80125ea:	781b      	ldrb	r3, [r3, #0]
 80125ec:	b2db      	uxtb	r3, r3
 80125ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80125f0:	78fb      	ldrb	r3, [r7, #3]
 80125f2:	b2db      	uxtb	r3, r3
 80125f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80125f8:	b2da      	uxtb	r2, r3
 80125fa:	4b31      	ldr	r3, [pc, #196]	; (80126c0 <xPortStartScheduler+0x130>)
 80125fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80125fe:	4b31      	ldr	r3, [pc, #196]	; (80126c4 <xPortStartScheduler+0x134>)
 8012600:	2207      	movs	r2, #7
 8012602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012604:	e009      	b.n	801261a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012606:	4b2f      	ldr	r3, [pc, #188]	; (80126c4 <xPortStartScheduler+0x134>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	3b01      	subs	r3, #1
 801260c:	4a2d      	ldr	r2, [pc, #180]	; (80126c4 <xPortStartScheduler+0x134>)
 801260e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012610:	78fb      	ldrb	r3, [r7, #3]
 8012612:	b2db      	uxtb	r3, r3
 8012614:	005b      	lsls	r3, r3, #1
 8012616:	b2db      	uxtb	r3, r3
 8012618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801261a:	78fb      	ldrb	r3, [r7, #3]
 801261c:	b2db      	uxtb	r3, r3
 801261e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012622:	2b80      	cmp	r3, #128	; 0x80
 8012624:	d0ef      	beq.n	8012606 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012626:	4b27      	ldr	r3, [pc, #156]	; (80126c4 <xPortStartScheduler+0x134>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	f1c3 0307 	rsb	r3, r3, #7
 801262e:	2b04      	cmp	r3, #4
 8012630:	d00a      	beq.n	8012648 <xPortStartScheduler+0xb8>
	__asm volatile
 8012632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012636:	f383 8811 	msr	BASEPRI, r3
 801263a:	f3bf 8f6f 	isb	sy
 801263e:	f3bf 8f4f 	dsb	sy
 8012642:	60bb      	str	r3, [r7, #8]
}
 8012644:	bf00      	nop
 8012646:	e7fe      	b.n	8012646 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012648:	4b1e      	ldr	r3, [pc, #120]	; (80126c4 <xPortStartScheduler+0x134>)
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	021b      	lsls	r3, r3, #8
 801264e:	4a1d      	ldr	r2, [pc, #116]	; (80126c4 <xPortStartScheduler+0x134>)
 8012650:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012652:	4b1c      	ldr	r3, [pc, #112]	; (80126c4 <xPortStartScheduler+0x134>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801265a:	4a1a      	ldr	r2, [pc, #104]	; (80126c4 <xPortStartScheduler+0x134>)
 801265c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	b2da      	uxtb	r2, r3
 8012662:	697b      	ldr	r3, [r7, #20]
 8012664:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012666:	4b18      	ldr	r3, [pc, #96]	; (80126c8 <xPortStartScheduler+0x138>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	4a17      	ldr	r2, [pc, #92]	; (80126c8 <xPortStartScheduler+0x138>)
 801266c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012670:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012672:	4b15      	ldr	r3, [pc, #84]	; (80126c8 <xPortStartScheduler+0x138>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	4a14      	ldr	r2, [pc, #80]	; (80126c8 <xPortStartScheduler+0x138>)
 8012678:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801267c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801267e:	f000 f8dd 	bl	801283c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012682:	4b12      	ldr	r3, [pc, #72]	; (80126cc <xPortStartScheduler+0x13c>)
 8012684:	2200      	movs	r2, #0
 8012686:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012688:	f000 f8fc 	bl	8012884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801268c:	4b10      	ldr	r3, [pc, #64]	; (80126d0 <xPortStartScheduler+0x140>)
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	4a0f      	ldr	r2, [pc, #60]	; (80126d0 <xPortStartScheduler+0x140>)
 8012692:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012696:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012698:	f7ff ff66 	bl	8012568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801269c:	f7fe fe64 	bl	8011368 <vTaskSwitchContext>
	prvTaskExitError();
 80126a0:	f7ff ff1e 	bl	80124e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80126a4:	2300      	movs	r3, #0
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3718      	adds	r7, #24
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	e000ed00 	.word	0xe000ed00
 80126b4:	410fc271 	.word	0x410fc271
 80126b8:	410fc270 	.word	0x410fc270
 80126bc:	e000e400 	.word	0xe000e400
 80126c0:	2000268c 	.word	0x2000268c
 80126c4:	20002690 	.word	0x20002690
 80126c8:	e000ed20 	.word	0xe000ed20
 80126cc:	20000114 	.word	0x20000114
 80126d0:	e000ef34 	.word	0xe000ef34

080126d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80126d4:	b480      	push	{r7}
 80126d6:	b083      	sub	sp, #12
 80126d8:	af00      	add	r7, sp, #0
	__asm volatile
 80126da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126de:	f383 8811 	msr	BASEPRI, r3
 80126e2:	f3bf 8f6f 	isb	sy
 80126e6:	f3bf 8f4f 	dsb	sy
 80126ea:	607b      	str	r3, [r7, #4]
}
 80126ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80126ee:	4b0f      	ldr	r3, [pc, #60]	; (801272c <vPortEnterCritical+0x58>)
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	3301      	adds	r3, #1
 80126f4:	4a0d      	ldr	r2, [pc, #52]	; (801272c <vPortEnterCritical+0x58>)
 80126f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80126f8:	4b0c      	ldr	r3, [pc, #48]	; (801272c <vPortEnterCritical+0x58>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	2b01      	cmp	r3, #1
 80126fe:	d10f      	bne.n	8012720 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012700:	4b0b      	ldr	r3, [pc, #44]	; (8012730 <vPortEnterCritical+0x5c>)
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	b2db      	uxtb	r3, r3
 8012706:	2b00      	cmp	r3, #0
 8012708:	d00a      	beq.n	8012720 <vPortEnterCritical+0x4c>
	__asm volatile
 801270a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801270e:	f383 8811 	msr	BASEPRI, r3
 8012712:	f3bf 8f6f 	isb	sy
 8012716:	f3bf 8f4f 	dsb	sy
 801271a:	603b      	str	r3, [r7, #0]
}
 801271c:	bf00      	nop
 801271e:	e7fe      	b.n	801271e <vPortEnterCritical+0x4a>
	}
}
 8012720:	bf00      	nop
 8012722:	370c      	adds	r7, #12
 8012724:	46bd      	mov	sp, r7
 8012726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801272a:	4770      	bx	lr
 801272c:	20000114 	.word	0x20000114
 8012730:	e000ed04 	.word	0xe000ed04

08012734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012734:	b480      	push	{r7}
 8012736:	b083      	sub	sp, #12
 8012738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801273a:	4b12      	ldr	r3, [pc, #72]	; (8012784 <vPortExitCritical+0x50>)
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d10a      	bne.n	8012758 <vPortExitCritical+0x24>
	__asm volatile
 8012742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012746:	f383 8811 	msr	BASEPRI, r3
 801274a:	f3bf 8f6f 	isb	sy
 801274e:	f3bf 8f4f 	dsb	sy
 8012752:	607b      	str	r3, [r7, #4]
}
 8012754:	bf00      	nop
 8012756:	e7fe      	b.n	8012756 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012758:	4b0a      	ldr	r3, [pc, #40]	; (8012784 <vPortExitCritical+0x50>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	3b01      	subs	r3, #1
 801275e:	4a09      	ldr	r2, [pc, #36]	; (8012784 <vPortExitCritical+0x50>)
 8012760:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012762:	4b08      	ldr	r3, [pc, #32]	; (8012784 <vPortExitCritical+0x50>)
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	2b00      	cmp	r3, #0
 8012768:	d105      	bne.n	8012776 <vPortExitCritical+0x42>
 801276a:	2300      	movs	r3, #0
 801276c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801276e:	683b      	ldr	r3, [r7, #0]
 8012770:	f383 8811 	msr	BASEPRI, r3
}
 8012774:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012776:	bf00      	nop
 8012778:	370c      	adds	r7, #12
 801277a:	46bd      	mov	sp, r7
 801277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012780:	4770      	bx	lr
 8012782:	bf00      	nop
 8012784:	20000114 	.word	0x20000114
	...

08012790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012790:	f3ef 8009 	mrs	r0, PSP
 8012794:	f3bf 8f6f 	isb	sy
 8012798:	4b15      	ldr	r3, [pc, #84]	; (80127f0 <pxCurrentTCBConst>)
 801279a:	681a      	ldr	r2, [r3, #0]
 801279c:	f01e 0f10 	tst.w	lr, #16
 80127a0:	bf08      	it	eq
 80127a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80127a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127aa:	6010      	str	r0, [r2, #0]
 80127ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80127b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80127b4:	f380 8811 	msr	BASEPRI, r0
 80127b8:	f3bf 8f4f 	dsb	sy
 80127bc:	f3bf 8f6f 	isb	sy
 80127c0:	f7fe fdd2 	bl	8011368 <vTaskSwitchContext>
 80127c4:	f04f 0000 	mov.w	r0, #0
 80127c8:	f380 8811 	msr	BASEPRI, r0
 80127cc:	bc09      	pop	{r0, r3}
 80127ce:	6819      	ldr	r1, [r3, #0]
 80127d0:	6808      	ldr	r0, [r1, #0]
 80127d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127d6:	f01e 0f10 	tst.w	lr, #16
 80127da:	bf08      	it	eq
 80127dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80127e0:	f380 8809 	msr	PSP, r0
 80127e4:	f3bf 8f6f 	isb	sy
 80127e8:	4770      	bx	lr
 80127ea:	bf00      	nop
 80127ec:	f3af 8000 	nop.w

080127f0 <pxCurrentTCBConst>:
 80127f0:	20002060 	.word	0x20002060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80127f4:	bf00      	nop
 80127f6:	bf00      	nop

080127f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	b082      	sub	sp, #8
 80127fc:	af00      	add	r7, sp, #0
	__asm volatile
 80127fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012802:	f383 8811 	msr	BASEPRI, r3
 8012806:	f3bf 8f6f 	isb	sy
 801280a:	f3bf 8f4f 	dsb	sy
 801280e:	607b      	str	r3, [r7, #4]
}
 8012810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012812:	f7fe fcef 	bl	80111f4 <xTaskIncrementTick>
 8012816:	4603      	mov	r3, r0
 8012818:	2b00      	cmp	r3, #0
 801281a:	d003      	beq.n	8012824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801281c:	4b06      	ldr	r3, [pc, #24]	; (8012838 <xPortSysTickHandler+0x40>)
 801281e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012822:	601a      	str	r2, [r3, #0]
 8012824:	2300      	movs	r3, #0
 8012826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	f383 8811 	msr	BASEPRI, r3
}
 801282e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012830:	bf00      	nop
 8012832:	3708      	adds	r7, #8
 8012834:	46bd      	mov	sp, r7
 8012836:	bd80      	pop	{r7, pc}
 8012838:	e000ed04 	.word	0xe000ed04

0801283c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801283c:	b480      	push	{r7}
 801283e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012840:	4b0b      	ldr	r3, [pc, #44]	; (8012870 <vPortSetupTimerInterrupt+0x34>)
 8012842:	2200      	movs	r2, #0
 8012844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012846:	4b0b      	ldr	r3, [pc, #44]	; (8012874 <vPortSetupTimerInterrupt+0x38>)
 8012848:	2200      	movs	r2, #0
 801284a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801284c:	4b0a      	ldr	r3, [pc, #40]	; (8012878 <vPortSetupTimerInterrupt+0x3c>)
 801284e:	681b      	ldr	r3, [r3, #0]
 8012850:	4a0a      	ldr	r2, [pc, #40]	; (801287c <vPortSetupTimerInterrupt+0x40>)
 8012852:	fba2 2303 	umull	r2, r3, r2, r3
 8012856:	099b      	lsrs	r3, r3, #6
 8012858:	4a09      	ldr	r2, [pc, #36]	; (8012880 <vPortSetupTimerInterrupt+0x44>)
 801285a:	3b01      	subs	r3, #1
 801285c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801285e:	4b04      	ldr	r3, [pc, #16]	; (8012870 <vPortSetupTimerInterrupt+0x34>)
 8012860:	2207      	movs	r2, #7
 8012862:	601a      	str	r2, [r3, #0]
}
 8012864:	bf00      	nop
 8012866:	46bd      	mov	sp, r7
 8012868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	e000e010 	.word	0xe000e010
 8012874:	e000e018 	.word	0xe000e018
 8012878:	200000ac 	.word	0x200000ac
 801287c:	10624dd3 	.word	0x10624dd3
 8012880:	e000e014 	.word	0xe000e014

08012884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012884:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012894 <vPortEnableVFP+0x10>
 8012888:	6801      	ldr	r1, [r0, #0]
 801288a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801288e:	6001      	str	r1, [r0, #0]
 8012890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012892:	bf00      	nop
 8012894:	e000ed88 	.word	0xe000ed88

08012898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012898:	b480      	push	{r7}
 801289a:	b085      	sub	sp, #20
 801289c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801289e:	f3ef 8305 	mrs	r3, IPSR
 80128a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	2b0f      	cmp	r3, #15
 80128a8:	d914      	bls.n	80128d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80128aa:	4a17      	ldr	r2, [pc, #92]	; (8012908 <vPortValidateInterruptPriority+0x70>)
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	4413      	add	r3, r2
 80128b0:	781b      	ldrb	r3, [r3, #0]
 80128b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80128b4:	4b15      	ldr	r3, [pc, #84]	; (801290c <vPortValidateInterruptPriority+0x74>)
 80128b6:	781b      	ldrb	r3, [r3, #0]
 80128b8:	7afa      	ldrb	r2, [r7, #11]
 80128ba:	429a      	cmp	r2, r3
 80128bc:	d20a      	bcs.n	80128d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80128be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128c2:	f383 8811 	msr	BASEPRI, r3
 80128c6:	f3bf 8f6f 	isb	sy
 80128ca:	f3bf 8f4f 	dsb	sy
 80128ce:	607b      	str	r3, [r7, #4]
}
 80128d0:	bf00      	nop
 80128d2:	e7fe      	b.n	80128d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80128d4:	4b0e      	ldr	r3, [pc, #56]	; (8012910 <vPortValidateInterruptPriority+0x78>)
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80128dc:	4b0d      	ldr	r3, [pc, #52]	; (8012914 <vPortValidateInterruptPriority+0x7c>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d90a      	bls.n	80128fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80128e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128e8:	f383 8811 	msr	BASEPRI, r3
 80128ec:	f3bf 8f6f 	isb	sy
 80128f0:	f3bf 8f4f 	dsb	sy
 80128f4:	603b      	str	r3, [r7, #0]
}
 80128f6:	bf00      	nop
 80128f8:	e7fe      	b.n	80128f8 <vPortValidateInterruptPriority+0x60>
	}
 80128fa:	bf00      	nop
 80128fc:	3714      	adds	r7, #20
 80128fe:	46bd      	mov	sp, r7
 8012900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012904:	4770      	bx	lr
 8012906:	bf00      	nop
 8012908:	e000e3f0 	.word	0xe000e3f0
 801290c:	2000268c 	.word	0x2000268c
 8012910:	e000ed0c 	.word	0xe000ed0c
 8012914:	20002690 	.word	0x20002690

08012918 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b08a      	sub	sp, #40	; 0x28
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012920:	2300      	movs	r3, #0
 8012922:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012924:	f7fe fbaa 	bl	801107c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012928:	4b5b      	ldr	r3, [pc, #364]	; (8012a98 <pvPortMalloc+0x180>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d101      	bne.n	8012934 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012930:	f000 f920 	bl	8012b74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012934:	4b59      	ldr	r3, [pc, #356]	; (8012a9c <pvPortMalloc+0x184>)
 8012936:	681a      	ldr	r2, [r3, #0]
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	4013      	ands	r3, r2
 801293c:	2b00      	cmp	r3, #0
 801293e:	f040 8093 	bne.w	8012a68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d01d      	beq.n	8012984 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8012948:	2208      	movs	r2, #8
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	4413      	add	r3, r2
 801294e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f003 0307 	and.w	r3, r3, #7
 8012956:	2b00      	cmp	r3, #0
 8012958:	d014      	beq.n	8012984 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	f023 0307 	bic.w	r3, r3, #7
 8012960:	3308      	adds	r3, #8
 8012962:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f003 0307 	and.w	r3, r3, #7
 801296a:	2b00      	cmp	r3, #0
 801296c:	d00a      	beq.n	8012984 <pvPortMalloc+0x6c>
	__asm volatile
 801296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012972:	f383 8811 	msr	BASEPRI, r3
 8012976:	f3bf 8f6f 	isb	sy
 801297a:	f3bf 8f4f 	dsb	sy
 801297e:	617b      	str	r3, [r7, #20]
}
 8012980:	bf00      	nop
 8012982:	e7fe      	b.n	8012982 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d06e      	beq.n	8012a68 <pvPortMalloc+0x150>
 801298a:	4b45      	ldr	r3, [pc, #276]	; (8012aa0 <pvPortMalloc+0x188>)
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	687a      	ldr	r2, [r7, #4]
 8012990:	429a      	cmp	r2, r3
 8012992:	d869      	bhi.n	8012a68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012994:	4b43      	ldr	r3, [pc, #268]	; (8012aa4 <pvPortMalloc+0x18c>)
 8012996:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012998:	4b42      	ldr	r3, [pc, #264]	; (8012aa4 <pvPortMalloc+0x18c>)
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801299e:	e004      	b.n	80129aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80129a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80129a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80129aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129ac:	685b      	ldr	r3, [r3, #4]
 80129ae:	687a      	ldr	r2, [r7, #4]
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d903      	bls.n	80129bc <pvPortMalloc+0xa4>
 80129b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d1f1      	bne.n	80129a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80129bc:	4b36      	ldr	r3, [pc, #216]	; (8012a98 <pvPortMalloc+0x180>)
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80129c2:	429a      	cmp	r2, r3
 80129c4:	d050      	beq.n	8012a68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80129c6:	6a3b      	ldr	r3, [r7, #32]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	2208      	movs	r2, #8
 80129cc:	4413      	add	r3, r2
 80129ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80129d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129d2:	681a      	ldr	r2, [r3, #0]
 80129d4:	6a3b      	ldr	r3, [r7, #32]
 80129d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80129d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129da:	685a      	ldr	r2, [r3, #4]
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	1ad2      	subs	r2, r2, r3
 80129e0:	2308      	movs	r3, #8
 80129e2:	005b      	lsls	r3, r3, #1
 80129e4:	429a      	cmp	r2, r3
 80129e6:	d91f      	bls.n	8012a28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80129e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	4413      	add	r3, r2
 80129ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80129f0:	69bb      	ldr	r3, [r7, #24]
 80129f2:	f003 0307 	and.w	r3, r3, #7
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d00a      	beq.n	8012a10 <pvPortMalloc+0xf8>
	__asm volatile
 80129fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129fe:	f383 8811 	msr	BASEPRI, r3
 8012a02:	f3bf 8f6f 	isb	sy
 8012a06:	f3bf 8f4f 	dsb	sy
 8012a0a:	613b      	str	r3, [r7, #16]
}
 8012a0c:	bf00      	nop
 8012a0e:	e7fe      	b.n	8012a0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a12:	685a      	ldr	r2, [r3, #4]
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	1ad2      	subs	r2, r2, r3
 8012a18:	69bb      	ldr	r3, [r7, #24]
 8012a1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a1e:	687a      	ldr	r2, [r7, #4]
 8012a20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012a22:	69b8      	ldr	r0, [r7, #24]
 8012a24:	f000 f908 	bl	8012c38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012a28:	4b1d      	ldr	r3, [pc, #116]	; (8012aa0 <pvPortMalloc+0x188>)
 8012a2a:	681a      	ldr	r2, [r3, #0]
 8012a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a2e:	685b      	ldr	r3, [r3, #4]
 8012a30:	1ad3      	subs	r3, r2, r3
 8012a32:	4a1b      	ldr	r2, [pc, #108]	; (8012aa0 <pvPortMalloc+0x188>)
 8012a34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012a36:	4b1a      	ldr	r3, [pc, #104]	; (8012aa0 <pvPortMalloc+0x188>)
 8012a38:	681a      	ldr	r2, [r3, #0]
 8012a3a:	4b1b      	ldr	r3, [pc, #108]	; (8012aa8 <pvPortMalloc+0x190>)
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	429a      	cmp	r2, r3
 8012a40:	d203      	bcs.n	8012a4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012a42:	4b17      	ldr	r3, [pc, #92]	; (8012aa0 <pvPortMalloc+0x188>)
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	4a18      	ldr	r2, [pc, #96]	; (8012aa8 <pvPortMalloc+0x190>)
 8012a48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a4c:	685a      	ldr	r2, [r3, #4]
 8012a4e:	4b13      	ldr	r3, [pc, #76]	; (8012a9c <pvPortMalloc+0x184>)
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	431a      	orrs	r2, r3
 8012a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8012a5e:	4b13      	ldr	r3, [pc, #76]	; (8012aac <pvPortMalloc+0x194>)
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	3301      	adds	r3, #1
 8012a64:	4a11      	ldr	r2, [pc, #68]	; (8012aac <pvPortMalloc+0x194>)
 8012a66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012a68:	f7fe fb16 	bl	8011098 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a6c:	69fb      	ldr	r3, [r7, #28]
 8012a6e:	f003 0307 	and.w	r3, r3, #7
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d00a      	beq.n	8012a8c <pvPortMalloc+0x174>
	__asm volatile
 8012a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a7a:	f383 8811 	msr	BASEPRI, r3
 8012a7e:	f3bf 8f6f 	isb	sy
 8012a82:	f3bf 8f4f 	dsb	sy
 8012a86:	60fb      	str	r3, [r7, #12]
}
 8012a88:	bf00      	nop
 8012a8a:	e7fe      	b.n	8012a8a <pvPortMalloc+0x172>
	return pvReturn;
 8012a8c:	69fb      	ldr	r3, [r7, #28]
}
 8012a8e:	4618      	mov	r0, r3
 8012a90:	3728      	adds	r7, #40	; 0x28
 8012a92:	46bd      	mov	sp, r7
 8012a94:	bd80      	pop	{r7, pc}
 8012a96:	bf00      	nop
 8012a98:	20004dac 	.word	0x20004dac
 8012a9c:	20004dc0 	.word	0x20004dc0
 8012aa0:	20004db0 	.word	0x20004db0
 8012aa4:	20004da4 	.word	0x20004da4
 8012aa8:	20004db4 	.word	0x20004db4
 8012aac:	20004db8 	.word	0x20004db8

08012ab0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b086      	sub	sp, #24
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d04d      	beq.n	8012b5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012ac2:	2308      	movs	r3, #8
 8012ac4:	425b      	negs	r3, r3
 8012ac6:	697a      	ldr	r2, [r7, #20]
 8012ac8:	4413      	add	r3, r2
 8012aca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012acc:	697b      	ldr	r3, [r7, #20]
 8012ace:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012ad0:	693b      	ldr	r3, [r7, #16]
 8012ad2:	685a      	ldr	r2, [r3, #4]
 8012ad4:	4b24      	ldr	r3, [pc, #144]	; (8012b68 <vPortFree+0xb8>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	4013      	ands	r3, r2
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d10a      	bne.n	8012af4 <vPortFree+0x44>
	__asm volatile
 8012ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ae2:	f383 8811 	msr	BASEPRI, r3
 8012ae6:	f3bf 8f6f 	isb	sy
 8012aea:	f3bf 8f4f 	dsb	sy
 8012aee:	60fb      	str	r3, [r7, #12]
}
 8012af0:	bf00      	nop
 8012af2:	e7fe      	b.n	8012af2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012af4:	693b      	ldr	r3, [r7, #16]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d00a      	beq.n	8012b12 <vPortFree+0x62>
	__asm volatile
 8012afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b00:	f383 8811 	msr	BASEPRI, r3
 8012b04:	f3bf 8f6f 	isb	sy
 8012b08:	f3bf 8f4f 	dsb	sy
 8012b0c:	60bb      	str	r3, [r7, #8]
}
 8012b0e:	bf00      	nop
 8012b10:	e7fe      	b.n	8012b10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	685a      	ldr	r2, [r3, #4]
 8012b16:	4b14      	ldr	r3, [pc, #80]	; (8012b68 <vPortFree+0xb8>)
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	4013      	ands	r3, r2
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d01e      	beq.n	8012b5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012b20:	693b      	ldr	r3, [r7, #16]
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d11a      	bne.n	8012b5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012b28:	693b      	ldr	r3, [r7, #16]
 8012b2a:	685a      	ldr	r2, [r3, #4]
 8012b2c:	4b0e      	ldr	r3, [pc, #56]	; (8012b68 <vPortFree+0xb8>)
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	43db      	mvns	r3, r3
 8012b32:	401a      	ands	r2, r3
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012b38:	f7fe faa0 	bl	801107c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012b3c:	693b      	ldr	r3, [r7, #16]
 8012b3e:	685a      	ldr	r2, [r3, #4]
 8012b40:	4b0a      	ldr	r3, [pc, #40]	; (8012b6c <vPortFree+0xbc>)
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	4413      	add	r3, r2
 8012b46:	4a09      	ldr	r2, [pc, #36]	; (8012b6c <vPortFree+0xbc>)
 8012b48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012b4a:	6938      	ldr	r0, [r7, #16]
 8012b4c:	f000 f874 	bl	8012c38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012b50:	4b07      	ldr	r3, [pc, #28]	; (8012b70 <vPortFree+0xc0>)
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	3301      	adds	r3, #1
 8012b56:	4a06      	ldr	r2, [pc, #24]	; (8012b70 <vPortFree+0xc0>)
 8012b58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8012b5a:	f7fe fa9d 	bl	8011098 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012b5e:	bf00      	nop
 8012b60:	3718      	adds	r7, #24
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}
 8012b66:	bf00      	nop
 8012b68:	20004dc0 	.word	0x20004dc0
 8012b6c:	20004db0 	.word	0x20004db0
 8012b70:	20004dbc 	.word	0x20004dbc

08012b74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012b74:	b480      	push	{r7}
 8012b76:	b085      	sub	sp, #20
 8012b78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012b7a:	f242 7310 	movw	r3, #10000	; 0x2710
 8012b7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012b80:	4b27      	ldr	r3, [pc, #156]	; (8012c20 <prvHeapInit+0xac>)
 8012b82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	f003 0307 	and.w	r3, r3, #7
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d00c      	beq.n	8012ba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	3307      	adds	r3, #7
 8012b92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	f023 0307 	bic.w	r3, r3, #7
 8012b9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012b9c:	68ba      	ldr	r2, [r7, #8]
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	1ad3      	subs	r3, r2, r3
 8012ba2:	4a1f      	ldr	r2, [pc, #124]	; (8012c20 <prvHeapInit+0xac>)
 8012ba4:	4413      	add	r3, r2
 8012ba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012bac:	4a1d      	ldr	r2, [pc, #116]	; (8012c24 <prvHeapInit+0xb0>)
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012bb2:	4b1c      	ldr	r3, [pc, #112]	; (8012c24 <prvHeapInit+0xb0>)
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	68ba      	ldr	r2, [r7, #8]
 8012bbc:	4413      	add	r3, r2
 8012bbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012bc0:	2208      	movs	r2, #8
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	1a9b      	subs	r3, r3, r2
 8012bc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	f023 0307 	bic.w	r3, r3, #7
 8012bce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	4a15      	ldr	r2, [pc, #84]	; (8012c28 <prvHeapInit+0xb4>)
 8012bd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012bd6:	4b14      	ldr	r3, [pc, #80]	; (8012c28 <prvHeapInit+0xb4>)
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	2200      	movs	r2, #0
 8012bdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012bde:	4b12      	ldr	r3, [pc, #72]	; (8012c28 <prvHeapInit+0xb4>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	2200      	movs	r2, #0
 8012be4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	68fa      	ldr	r2, [r7, #12]
 8012bee:	1ad2      	subs	r2, r2, r3
 8012bf0:	683b      	ldr	r3, [r7, #0]
 8012bf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012bf4:	4b0c      	ldr	r3, [pc, #48]	; (8012c28 <prvHeapInit+0xb4>)
 8012bf6:	681a      	ldr	r2, [r3, #0]
 8012bf8:	683b      	ldr	r3, [r7, #0]
 8012bfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012bfc:	683b      	ldr	r3, [r7, #0]
 8012bfe:	685b      	ldr	r3, [r3, #4]
 8012c00:	4a0a      	ldr	r2, [pc, #40]	; (8012c2c <prvHeapInit+0xb8>)
 8012c02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012c04:	683b      	ldr	r3, [r7, #0]
 8012c06:	685b      	ldr	r3, [r3, #4]
 8012c08:	4a09      	ldr	r2, [pc, #36]	; (8012c30 <prvHeapInit+0xbc>)
 8012c0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012c0c:	4b09      	ldr	r3, [pc, #36]	; (8012c34 <prvHeapInit+0xc0>)
 8012c0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012c12:	601a      	str	r2, [r3, #0]
}
 8012c14:	bf00      	nop
 8012c16:	3714      	adds	r7, #20
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1e:	4770      	bx	lr
 8012c20:	20002694 	.word	0x20002694
 8012c24:	20004da4 	.word	0x20004da4
 8012c28:	20004dac 	.word	0x20004dac
 8012c2c:	20004db4 	.word	0x20004db4
 8012c30:	20004db0 	.word	0x20004db0
 8012c34:	20004dc0 	.word	0x20004dc0

08012c38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012c38:	b480      	push	{r7}
 8012c3a:	b085      	sub	sp, #20
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012c40:	4b28      	ldr	r3, [pc, #160]	; (8012ce4 <prvInsertBlockIntoFreeList+0xac>)
 8012c42:	60fb      	str	r3, [r7, #12]
 8012c44:	e002      	b.n	8012c4c <prvInsertBlockIntoFreeList+0x14>
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	60fb      	str	r3, [r7, #12]
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	687a      	ldr	r2, [r7, #4]
 8012c52:	429a      	cmp	r2, r3
 8012c54:	d8f7      	bhi.n	8012c46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012c5a:	68fb      	ldr	r3, [r7, #12]
 8012c5c:	685b      	ldr	r3, [r3, #4]
 8012c5e:	68ba      	ldr	r2, [r7, #8]
 8012c60:	4413      	add	r3, r2
 8012c62:	687a      	ldr	r2, [r7, #4]
 8012c64:	429a      	cmp	r2, r3
 8012c66:	d108      	bne.n	8012c7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	685a      	ldr	r2, [r3, #4]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	685b      	ldr	r3, [r3, #4]
 8012c70:	441a      	add	r2, r3
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	685b      	ldr	r3, [r3, #4]
 8012c82:	68ba      	ldr	r2, [r7, #8]
 8012c84:	441a      	add	r2, r3
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	429a      	cmp	r2, r3
 8012c8c:	d118      	bne.n	8012cc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	681a      	ldr	r2, [r3, #0]
 8012c92:	4b15      	ldr	r3, [pc, #84]	; (8012ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	429a      	cmp	r2, r3
 8012c98:	d00d      	beq.n	8012cb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	685a      	ldr	r2, [r3, #4]
 8012c9e:	68fb      	ldr	r3, [r7, #12]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	685b      	ldr	r3, [r3, #4]
 8012ca4:	441a      	add	r2, r3
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	681a      	ldr	r2, [r3, #0]
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	601a      	str	r2, [r3, #0]
 8012cb4:	e008      	b.n	8012cc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012cb6:	4b0c      	ldr	r3, [pc, #48]	; (8012ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8012cb8:	681a      	ldr	r2, [r3, #0]
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	601a      	str	r2, [r3, #0]
 8012cbe:	e003      	b.n	8012cc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012cc0:	68fb      	ldr	r3, [r7, #12]
 8012cc2:	681a      	ldr	r2, [r3, #0]
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012cc8:	68fa      	ldr	r2, [r7, #12]
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	429a      	cmp	r2, r3
 8012cce:	d002      	beq.n	8012cd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012cd6:	bf00      	nop
 8012cd8:	3714      	adds	r7, #20
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce0:	4770      	bx	lr
 8012ce2:	bf00      	nop
 8012ce4:	20004da4 	.word	0x20004da4
 8012ce8:	20004dac 	.word	0x20004dac

08012cec <__assert_func>:
 8012cec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012cee:	4614      	mov	r4, r2
 8012cf0:	461a      	mov	r2, r3
 8012cf2:	4b09      	ldr	r3, [pc, #36]	; (8012d18 <__assert_func+0x2c>)
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	4605      	mov	r5, r0
 8012cf8:	68d8      	ldr	r0, [r3, #12]
 8012cfa:	b14c      	cbz	r4, 8012d10 <__assert_func+0x24>
 8012cfc:	4b07      	ldr	r3, [pc, #28]	; (8012d1c <__assert_func+0x30>)
 8012cfe:	9100      	str	r1, [sp, #0]
 8012d00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012d04:	4906      	ldr	r1, [pc, #24]	; (8012d20 <__assert_func+0x34>)
 8012d06:	462b      	mov	r3, r5
 8012d08:	f000 ffba 	bl	8013c80 <fiprintf>
 8012d0c:	f001 faac 	bl	8014268 <abort>
 8012d10:	4b04      	ldr	r3, [pc, #16]	; (8012d24 <__assert_func+0x38>)
 8012d12:	461c      	mov	r4, r3
 8012d14:	e7f3      	b.n	8012cfe <__assert_func+0x12>
 8012d16:	bf00      	nop
 8012d18:	20000170 	.word	0x20000170
 8012d1c:	080192d7 	.word	0x080192d7
 8012d20:	080192e4 	.word	0x080192e4
 8012d24:	08019312 	.word	0x08019312

08012d28 <atoi>:
 8012d28:	220a      	movs	r2, #10
 8012d2a:	2100      	movs	r1, #0
 8012d2c:	f000 b884 	b.w	8012e38 <strtol>

08012d30 <_strtol_l.constprop.0>:
 8012d30:	2b01      	cmp	r3, #1
 8012d32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d36:	d001      	beq.n	8012d3c <_strtol_l.constprop.0+0xc>
 8012d38:	2b24      	cmp	r3, #36	; 0x24
 8012d3a:	d906      	bls.n	8012d4a <_strtol_l.constprop.0+0x1a>
 8012d3c:	f001 fa4a 	bl	80141d4 <__errno>
 8012d40:	2316      	movs	r3, #22
 8012d42:	6003      	str	r3, [r0, #0]
 8012d44:	2000      	movs	r0, #0
 8012d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d4a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8012e30 <_strtol_l.constprop.0+0x100>
 8012d4e:	460d      	mov	r5, r1
 8012d50:	462e      	mov	r6, r5
 8012d52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012d56:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8012d5a:	f017 0708 	ands.w	r7, r7, #8
 8012d5e:	d1f7      	bne.n	8012d50 <_strtol_l.constprop.0+0x20>
 8012d60:	2c2d      	cmp	r4, #45	; 0x2d
 8012d62:	d132      	bne.n	8012dca <_strtol_l.constprop.0+0x9a>
 8012d64:	782c      	ldrb	r4, [r5, #0]
 8012d66:	2701      	movs	r7, #1
 8012d68:	1cb5      	adds	r5, r6, #2
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d05b      	beq.n	8012e26 <_strtol_l.constprop.0+0xf6>
 8012d6e:	2b10      	cmp	r3, #16
 8012d70:	d109      	bne.n	8012d86 <_strtol_l.constprop.0+0x56>
 8012d72:	2c30      	cmp	r4, #48	; 0x30
 8012d74:	d107      	bne.n	8012d86 <_strtol_l.constprop.0+0x56>
 8012d76:	782c      	ldrb	r4, [r5, #0]
 8012d78:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012d7c:	2c58      	cmp	r4, #88	; 0x58
 8012d7e:	d14d      	bne.n	8012e1c <_strtol_l.constprop.0+0xec>
 8012d80:	786c      	ldrb	r4, [r5, #1]
 8012d82:	2310      	movs	r3, #16
 8012d84:	3502      	adds	r5, #2
 8012d86:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8012d8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8012d8e:	f04f 0e00 	mov.w	lr, #0
 8012d92:	fbb8 f9f3 	udiv	r9, r8, r3
 8012d96:	4676      	mov	r6, lr
 8012d98:	fb03 8a19 	mls	sl, r3, r9, r8
 8012d9c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8012da0:	f1bc 0f09 	cmp.w	ip, #9
 8012da4:	d816      	bhi.n	8012dd4 <_strtol_l.constprop.0+0xa4>
 8012da6:	4664      	mov	r4, ip
 8012da8:	42a3      	cmp	r3, r4
 8012daa:	dd24      	ble.n	8012df6 <_strtol_l.constprop.0+0xc6>
 8012dac:	f1be 3fff 	cmp.w	lr, #4294967295
 8012db0:	d008      	beq.n	8012dc4 <_strtol_l.constprop.0+0x94>
 8012db2:	45b1      	cmp	r9, r6
 8012db4:	d31c      	bcc.n	8012df0 <_strtol_l.constprop.0+0xc0>
 8012db6:	d101      	bne.n	8012dbc <_strtol_l.constprop.0+0x8c>
 8012db8:	45a2      	cmp	sl, r4
 8012dba:	db19      	blt.n	8012df0 <_strtol_l.constprop.0+0xc0>
 8012dbc:	fb06 4603 	mla	r6, r6, r3, r4
 8012dc0:	f04f 0e01 	mov.w	lr, #1
 8012dc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012dc8:	e7e8      	b.n	8012d9c <_strtol_l.constprop.0+0x6c>
 8012dca:	2c2b      	cmp	r4, #43	; 0x2b
 8012dcc:	bf04      	itt	eq
 8012dce:	782c      	ldrbeq	r4, [r5, #0]
 8012dd0:	1cb5      	addeq	r5, r6, #2
 8012dd2:	e7ca      	b.n	8012d6a <_strtol_l.constprop.0+0x3a>
 8012dd4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8012dd8:	f1bc 0f19 	cmp.w	ip, #25
 8012ddc:	d801      	bhi.n	8012de2 <_strtol_l.constprop.0+0xb2>
 8012dde:	3c37      	subs	r4, #55	; 0x37
 8012de0:	e7e2      	b.n	8012da8 <_strtol_l.constprop.0+0x78>
 8012de2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8012de6:	f1bc 0f19 	cmp.w	ip, #25
 8012dea:	d804      	bhi.n	8012df6 <_strtol_l.constprop.0+0xc6>
 8012dec:	3c57      	subs	r4, #87	; 0x57
 8012dee:	e7db      	b.n	8012da8 <_strtol_l.constprop.0+0x78>
 8012df0:	f04f 3eff 	mov.w	lr, #4294967295
 8012df4:	e7e6      	b.n	8012dc4 <_strtol_l.constprop.0+0x94>
 8012df6:	f1be 3fff 	cmp.w	lr, #4294967295
 8012dfa:	d105      	bne.n	8012e08 <_strtol_l.constprop.0+0xd8>
 8012dfc:	2322      	movs	r3, #34	; 0x22
 8012dfe:	6003      	str	r3, [r0, #0]
 8012e00:	4646      	mov	r6, r8
 8012e02:	b942      	cbnz	r2, 8012e16 <_strtol_l.constprop.0+0xe6>
 8012e04:	4630      	mov	r0, r6
 8012e06:	e79e      	b.n	8012d46 <_strtol_l.constprop.0+0x16>
 8012e08:	b107      	cbz	r7, 8012e0c <_strtol_l.constprop.0+0xdc>
 8012e0a:	4276      	negs	r6, r6
 8012e0c:	2a00      	cmp	r2, #0
 8012e0e:	d0f9      	beq.n	8012e04 <_strtol_l.constprop.0+0xd4>
 8012e10:	f1be 0f00 	cmp.w	lr, #0
 8012e14:	d000      	beq.n	8012e18 <_strtol_l.constprop.0+0xe8>
 8012e16:	1e69      	subs	r1, r5, #1
 8012e18:	6011      	str	r1, [r2, #0]
 8012e1a:	e7f3      	b.n	8012e04 <_strtol_l.constprop.0+0xd4>
 8012e1c:	2430      	movs	r4, #48	; 0x30
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d1b1      	bne.n	8012d86 <_strtol_l.constprop.0+0x56>
 8012e22:	2308      	movs	r3, #8
 8012e24:	e7af      	b.n	8012d86 <_strtol_l.constprop.0+0x56>
 8012e26:	2c30      	cmp	r4, #48	; 0x30
 8012e28:	d0a5      	beq.n	8012d76 <_strtol_l.constprop.0+0x46>
 8012e2a:	230a      	movs	r3, #10
 8012e2c:	e7ab      	b.n	8012d86 <_strtol_l.constprop.0+0x56>
 8012e2e:	bf00      	nop
 8012e30:	08019314 	.word	0x08019314

08012e34 <_strtol_r>:
 8012e34:	f7ff bf7c 	b.w	8012d30 <_strtol_l.constprop.0>

08012e38 <strtol>:
 8012e38:	4613      	mov	r3, r2
 8012e3a:	460a      	mov	r2, r1
 8012e3c:	4601      	mov	r1, r0
 8012e3e:	4802      	ldr	r0, [pc, #8]	; (8012e48 <strtol+0x10>)
 8012e40:	6800      	ldr	r0, [r0, #0]
 8012e42:	f7ff bf75 	b.w	8012d30 <_strtol_l.constprop.0>
 8012e46:	bf00      	nop
 8012e48:	20000170 	.word	0x20000170

08012e4c <__cvt>:
 8012e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012e50:	ec55 4b10 	vmov	r4, r5, d0
 8012e54:	2d00      	cmp	r5, #0
 8012e56:	460e      	mov	r6, r1
 8012e58:	4619      	mov	r1, r3
 8012e5a:	462b      	mov	r3, r5
 8012e5c:	bfbb      	ittet	lt
 8012e5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012e62:	461d      	movlt	r5, r3
 8012e64:	2300      	movge	r3, #0
 8012e66:	232d      	movlt	r3, #45	; 0x2d
 8012e68:	700b      	strb	r3, [r1, #0]
 8012e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012e70:	4691      	mov	r9, r2
 8012e72:	f023 0820 	bic.w	r8, r3, #32
 8012e76:	bfbc      	itt	lt
 8012e78:	4622      	movlt	r2, r4
 8012e7a:	4614      	movlt	r4, r2
 8012e7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012e80:	d005      	beq.n	8012e8e <__cvt+0x42>
 8012e82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012e86:	d100      	bne.n	8012e8a <__cvt+0x3e>
 8012e88:	3601      	adds	r6, #1
 8012e8a:	2102      	movs	r1, #2
 8012e8c:	e000      	b.n	8012e90 <__cvt+0x44>
 8012e8e:	2103      	movs	r1, #3
 8012e90:	ab03      	add	r3, sp, #12
 8012e92:	9301      	str	r3, [sp, #4]
 8012e94:	ab02      	add	r3, sp, #8
 8012e96:	9300      	str	r3, [sp, #0]
 8012e98:	ec45 4b10 	vmov	d0, r4, r5
 8012e9c:	4653      	mov	r3, sl
 8012e9e:	4632      	mov	r2, r6
 8012ea0:	f001 fa72 	bl	8014388 <_dtoa_r>
 8012ea4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012ea8:	4607      	mov	r7, r0
 8012eaa:	d102      	bne.n	8012eb2 <__cvt+0x66>
 8012eac:	f019 0f01 	tst.w	r9, #1
 8012eb0:	d022      	beq.n	8012ef8 <__cvt+0xac>
 8012eb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012eb6:	eb07 0906 	add.w	r9, r7, r6
 8012eba:	d110      	bne.n	8012ede <__cvt+0x92>
 8012ebc:	783b      	ldrb	r3, [r7, #0]
 8012ebe:	2b30      	cmp	r3, #48	; 0x30
 8012ec0:	d10a      	bne.n	8012ed8 <__cvt+0x8c>
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	4620      	mov	r0, r4
 8012ec8:	4629      	mov	r1, r5
 8012eca:	f7ed fdfd 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ece:	b918      	cbnz	r0, 8012ed8 <__cvt+0x8c>
 8012ed0:	f1c6 0601 	rsb	r6, r6, #1
 8012ed4:	f8ca 6000 	str.w	r6, [sl]
 8012ed8:	f8da 3000 	ldr.w	r3, [sl]
 8012edc:	4499      	add	r9, r3
 8012ede:	2200      	movs	r2, #0
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	4620      	mov	r0, r4
 8012ee4:	4629      	mov	r1, r5
 8012ee6:	f7ed fdef 	bl	8000ac8 <__aeabi_dcmpeq>
 8012eea:	b108      	cbz	r0, 8012ef0 <__cvt+0xa4>
 8012eec:	f8cd 900c 	str.w	r9, [sp, #12]
 8012ef0:	2230      	movs	r2, #48	; 0x30
 8012ef2:	9b03      	ldr	r3, [sp, #12]
 8012ef4:	454b      	cmp	r3, r9
 8012ef6:	d307      	bcc.n	8012f08 <__cvt+0xbc>
 8012ef8:	9b03      	ldr	r3, [sp, #12]
 8012efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012efc:	1bdb      	subs	r3, r3, r7
 8012efe:	4638      	mov	r0, r7
 8012f00:	6013      	str	r3, [r2, #0]
 8012f02:	b004      	add	sp, #16
 8012f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f08:	1c59      	adds	r1, r3, #1
 8012f0a:	9103      	str	r1, [sp, #12]
 8012f0c:	701a      	strb	r2, [r3, #0]
 8012f0e:	e7f0      	b.n	8012ef2 <__cvt+0xa6>

08012f10 <__exponent>:
 8012f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012f12:	4603      	mov	r3, r0
 8012f14:	2900      	cmp	r1, #0
 8012f16:	bfb8      	it	lt
 8012f18:	4249      	neglt	r1, r1
 8012f1a:	f803 2b02 	strb.w	r2, [r3], #2
 8012f1e:	bfb4      	ite	lt
 8012f20:	222d      	movlt	r2, #45	; 0x2d
 8012f22:	222b      	movge	r2, #43	; 0x2b
 8012f24:	2909      	cmp	r1, #9
 8012f26:	7042      	strb	r2, [r0, #1]
 8012f28:	dd2a      	ble.n	8012f80 <__exponent+0x70>
 8012f2a:	f10d 0207 	add.w	r2, sp, #7
 8012f2e:	4617      	mov	r7, r2
 8012f30:	260a      	movs	r6, #10
 8012f32:	4694      	mov	ip, r2
 8012f34:	fb91 f5f6 	sdiv	r5, r1, r6
 8012f38:	fb06 1415 	mls	r4, r6, r5, r1
 8012f3c:	3430      	adds	r4, #48	; 0x30
 8012f3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8012f42:	460c      	mov	r4, r1
 8012f44:	2c63      	cmp	r4, #99	; 0x63
 8012f46:	f102 32ff 	add.w	r2, r2, #4294967295
 8012f4a:	4629      	mov	r1, r5
 8012f4c:	dcf1      	bgt.n	8012f32 <__exponent+0x22>
 8012f4e:	3130      	adds	r1, #48	; 0x30
 8012f50:	f1ac 0402 	sub.w	r4, ip, #2
 8012f54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012f58:	1c41      	adds	r1, r0, #1
 8012f5a:	4622      	mov	r2, r4
 8012f5c:	42ba      	cmp	r2, r7
 8012f5e:	d30a      	bcc.n	8012f76 <__exponent+0x66>
 8012f60:	f10d 0209 	add.w	r2, sp, #9
 8012f64:	eba2 020c 	sub.w	r2, r2, ip
 8012f68:	42bc      	cmp	r4, r7
 8012f6a:	bf88      	it	hi
 8012f6c:	2200      	movhi	r2, #0
 8012f6e:	4413      	add	r3, r2
 8012f70:	1a18      	subs	r0, r3, r0
 8012f72:	b003      	add	sp, #12
 8012f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012f7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8012f7e:	e7ed      	b.n	8012f5c <__exponent+0x4c>
 8012f80:	2330      	movs	r3, #48	; 0x30
 8012f82:	3130      	adds	r1, #48	; 0x30
 8012f84:	7083      	strb	r3, [r0, #2]
 8012f86:	70c1      	strb	r1, [r0, #3]
 8012f88:	1d03      	adds	r3, r0, #4
 8012f8a:	e7f1      	b.n	8012f70 <__exponent+0x60>

08012f8c <_printf_float>:
 8012f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f90:	ed2d 8b02 	vpush	{d8}
 8012f94:	b08d      	sub	sp, #52	; 0x34
 8012f96:	460c      	mov	r4, r1
 8012f98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012f9c:	4616      	mov	r6, r2
 8012f9e:	461f      	mov	r7, r3
 8012fa0:	4605      	mov	r5, r0
 8012fa2:	f001 f8cd 	bl	8014140 <_localeconv_r>
 8012fa6:	f8d0 a000 	ldr.w	sl, [r0]
 8012faa:	4650      	mov	r0, sl
 8012fac:	f7ed f960 	bl	8000270 <strlen>
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8012fb4:	6823      	ldr	r3, [r4, #0]
 8012fb6:	9305      	str	r3, [sp, #20]
 8012fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8012fbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012fc0:	3307      	adds	r3, #7
 8012fc2:	f023 0307 	bic.w	r3, r3, #7
 8012fc6:	f103 0208 	add.w	r2, r3, #8
 8012fca:	f8c8 2000 	str.w	r2, [r8]
 8012fce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012fd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012fd6:	9307      	str	r3, [sp, #28]
 8012fd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8012fdc:	ee08 0a10 	vmov	s16, r0
 8012fe0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8012fe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012fe8:	4b9e      	ldr	r3, [pc, #632]	; (8013264 <_printf_float+0x2d8>)
 8012fea:	f04f 32ff 	mov.w	r2, #4294967295
 8012fee:	f7ed fd9d 	bl	8000b2c <__aeabi_dcmpun>
 8012ff2:	bb88      	cbnz	r0, 8013058 <_printf_float+0xcc>
 8012ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ff8:	4b9a      	ldr	r3, [pc, #616]	; (8013264 <_printf_float+0x2d8>)
 8012ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8012ffe:	f7ed fd77 	bl	8000af0 <__aeabi_dcmple>
 8013002:	bb48      	cbnz	r0, 8013058 <_printf_float+0xcc>
 8013004:	2200      	movs	r2, #0
 8013006:	2300      	movs	r3, #0
 8013008:	4640      	mov	r0, r8
 801300a:	4649      	mov	r1, r9
 801300c:	f7ed fd66 	bl	8000adc <__aeabi_dcmplt>
 8013010:	b110      	cbz	r0, 8013018 <_printf_float+0x8c>
 8013012:	232d      	movs	r3, #45	; 0x2d
 8013014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013018:	4a93      	ldr	r2, [pc, #588]	; (8013268 <_printf_float+0x2dc>)
 801301a:	4b94      	ldr	r3, [pc, #592]	; (801326c <_printf_float+0x2e0>)
 801301c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013020:	bf94      	ite	ls
 8013022:	4690      	movls	r8, r2
 8013024:	4698      	movhi	r8, r3
 8013026:	2303      	movs	r3, #3
 8013028:	6123      	str	r3, [r4, #16]
 801302a:	9b05      	ldr	r3, [sp, #20]
 801302c:	f023 0304 	bic.w	r3, r3, #4
 8013030:	6023      	str	r3, [r4, #0]
 8013032:	f04f 0900 	mov.w	r9, #0
 8013036:	9700      	str	r7, [sp, #0]
 8013038:	4633      	mov	r3, r6
 801303a:	aa0b      	add	r2, sp, #44	; 0x2c
 801303c:	4621      	mov	r1, r4
 801303e:	4628      	mov	r0, r5
 8013040:	f000 f9da 	bl	80133f8 <_printf_common>
 8013044:	3001      	adds	r0, #1
 8013046:	f040 8090 	bne.w	801316a <_printf_float+0x1de>
 801304a:	f04f 30ff 	mov.w	r0, #4294967295
 801304e:	b00d      	add	sp, #52	; 0x34
 8013050:	ecbd 8b02 	vpop	{d8}
 8013054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013058:	4642      	mov	r2, r8
 801305a:	464b      	mov	r3, r9
 801305c:	4640      	mov	r0, r8
 801305e:	4649      	mov	r1, r9
 8013060:	f7ed fd64 	bl	8000b2c <__aeabi_dcmpun>
 8013064:	b140      	cbz	r0, 8013078 <_printf_float+0xec>
 8013066:	464b      	mov	r3, r9
 8013068:	2b00      	cmp	r3, #0
 801306a:	bfbc      	itt	lt
 801306c:	232d      	movlt	r3, #45	; 0x2d
 801306e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013072:	4a7f      	ldr	r2, [pc, #508]	; (8013270 <_printf_float+0x2e4>)
 8013074:	4b7f      	ldr	r3, [pc, #508]	; (8013274 <_printf_float+0x2e8>)
 8013076:	e7d1      	b.n	801301c <_printf_float+0x90>
 8013078:	6863      	ldr	r3, [r4, #4]
 801307a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801307e:	9206      	str	r2, [sp, #24]
 8013080:	1c5a      	adds	r2, r3, #1
 8013082:	d13f      	bne.n	8013104 <_printf_float+0x178>
 8013084:	2306      	movs	r3, #6
 8013086:	6063      	str	r3, [r4, #4]
 8013088:	9b05      	ldr	r3, [sp, #20]
 801308a:	6861      	ldr	r1, [r4, #4]
 801308c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013090:	2300      	movs	r3, #0
 8013092:	9303      	str	r3, [sp, #12]
 8013094:	ab0a      	add	r3, sp, #40	; 0x28
 8013096:	e9cd b301 	strd	fp, r3, [sp, #4]
 801309a:	ab09      	add	r3, sp, #36	; 0x24
 801309c:	ec49 8b10 	vmov	d0, r8, r9
 80130a0:	9300      	str	r3, [sp, #0]
 80130a2:	6022      	str	r2, [r4, #0]
 80130a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80130a8:	4628      	mov	r0, r5
 80130aa:	f7ff fecf 	bl	8012e4c <__cvt>
 80130ae:	9b06      	ldr	r3, [sp, #24]
 80130b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80130b2:	2b47      	cmp	r3, #71	; 0x47
 80130b4:	4680      	mov	r8, r0
 80130b6:	d108      	bne.n	80130ca <_printf_float+0x13e>
 80130b8:	1cc8      	adds	r0, r1, #3
 80130ba:	db02      	blt.n	80130c2 <_printf_float+0x136>
 80130bc:	6863      	ldr	r3, [r4, #4]
 80130be:	4299      	cmp	r1, r3
 80130c0:	dd41      	ble.n	8013146 <_printf_float+0x1ba>
 80130c2:	f1ab 0302 	sub.w	r3, fp, #2
 80130c6:	fa5f fb83 	uxtb.w	fp, r3
 80130ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80130ce:	d820      	bhi.n	8013112 <_printf_float+0x186>
 80130d0:	3901      	subs	r1, #1
 80130d2:	465a      	mov	r2, fp
 80130d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80130d8:	9109      	str	r1, [sp, #36]	; 0x24
 80130da:	f7ff ff19 	bl	8012f10 <__exponent>
 80130de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80130e0:	1813      	adds	r3, r2, r0
 80130e2:	2a01      	cmp	r2, #1
 80130e4:	4681      	mov	r9, r0
 80130e6:	6123      	str	r3, [r4, #16]
 80130e8:	dc02      	bgt.n	80130f0 <_printf_float+0x164>
 80130ea:	6822      	ldr	r2, [r4, #0]
 80130ec:	07d2      	lsls	r2, r2, #31
 80130ee:	d501      	bpl.n	80130f4 <_printf_float+0x168>
 80130f0:	3301      	adds	r3, #1
 80130f2:	6123      	str	r3, [r4, #16]
 80130f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d09c      	beq.n	8013036 <_printf_float+0xaa>
 80130fc:	232d      	movs	r3, #45	; 0x2d
 80130fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013102:	e798      	b.n	8013036 <_printf_float+0xaa>
 8013104:	9a06      	ldr	r2, [sp, #24]
 8013106:	2a47      	cmp	r2, #71	; 0x47
 8013108:	d1be      	bne.n	8013088 <_printf_float+0xfc>
 801310a:	2b00      	cmp	r3, #0
 801310c:	d1bc      	bne.n	8013088 <_printf_float+0xfc>
 801310e:	2301      	movs	r3, #1
 8013110:	e7b9      	b.n	8013086 <_printf_float+0xfa>
 8013112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013116:	d118      	bne.n	801314a <_printf_float+0x1be>
 8013118:	2900      	cmp	r1, #0
 801311a:	6863      	ldr	r3, [r4, #4]
 801311c:	dd0b      	ble.n	8013136 <_printf_float+0x1aa>
 801311e:	6121      	str	r1, [r4, #16]
 8013120:	b913      	cbnz	r3, 8013128 <_printf_float+0x19c>
 8013122:	6822      	ldr	r2, [r4, #0]
 8013124:	07d0      	lsls	r0, r2, #31
 8013126:	d502      	bpl.n	801312e <_printf_float+0x1a2>
 8013128:	3301      	adds	r3, #1
 801312a:	440b      	add	r3, r1
 801312c:	6123      	str	r3, [r4, #16]
 801312e:	65a1      	str	r1, [r4, #88]	; 0x58
 8013130:	f04f 0900 	mov.w	r9, #0
 8013134:	e7de      	b.n	80130f4 <_printf_float+0x168>
 8013136:	b913      	cbnz	r3, 801313e <_printf_float+0x1b2>
 8013138:	6822      	ldr	r2, [r4, #0]
 801313a:	07d2      	lsls	r2, r2, #31
 801313c:	d501      	bpl.n	8013142 <_printf_float+0x1b6>
 801313e:	3302      	adds	r3, #2
 8013140:	e7f4      	b.n	801312c <_printf_float+0x1a0>
 8013142:	2301      	movs	r3, #1
 8013144:	e7f2      	b.n	801312c <_printf_float+0x1a0>
 8013146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801314a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801314c:	4299      	cmp	r1, r3
 801314e:	db05      	blt.n	801315c <_printf_float+0x1d0>
 8013150:	6823      	ldr	r3, [r4, #0]
 8013152:	6121      	str	r1, [r4, #16]
 8013154:	07d8      	lsls	r0, r3, #31
 8013156:	d5ea      	bpl.n	801312e <_printf_float+0x1a2>
 8013158:	1c4b      	adds	r3, r1, #1
 801315a:	e7e7      	b.n	801312c <_printf_float+0x1a0>
 801315c:	2900      	cmp	r1, #0
 801315e:	bfd4      	ite	le
 8013160:	f1c1 0202 	rsble	r2, r1, #2
 8013164:	2201      	movgt	r2, #1
 8013166:	4413      	add	r3, r2
 8013168:	e7e0      	b.n	801312c <_printf_float+0x1a0>
 801316a:	6823      	ldr	r3, [r4, #0]
 801316c:	055a      	lsls	r2, r3, #21
 801316e:	d407      	bmi.n	8013180 <_printf_float+0x1f4>
 8013170:	6923      	ldr	r3, [r4, #16]
 8013172:	4642      	mov	r2, r8
 8013174:	4631      	mov	r1, r6
 8013176:	4628      	mov	r0, r5
 8013178:	47b8      	blx	r7
 801317a:	3001      	adds	r0, #1
 801317c:	d12c      	bne.n	80131d8 <_printf_float+0x24c>
 801317e:	e764      	b.n	801304a <_printf_float+0xbe>
 8013180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013184:	f240 80e0 	bls.w	8013348 <_printf_float+0x3bc>
 8013188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801318c:	2200      	movs	r2, #0
 801318e:	2300      	movs	r3, #0
 8013190:	f7ed fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8013194:	2800      	cmp	r0, #0
 8013196:	d034      	beq.n	8013202 <_printf_float+0x276>
 8013198:	4a37      	ldr	r2, [pc, #220]	; (8013278 <_printf_float+0x2ec>)
 801319a:	2301      	movs	r3, #1
 801319c:	4631      	mov	r1, r6
 801319e:	4628      	mov	r0, r5
 80131a0:	47b8      	blx	r7
 80131a2:	3001      	adds	r0, #1
 80131a4:	f43f af51 	beq.w	801304a <_printf_float+0xbe>
 80131a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80131ac:	429a      	cmp	r2, r3
 80131ae:	db02      	blt.n	80131b6 <_printf_float+0x22a>
 80131b0:	6823      	ldr	r3, [r4, #0]
 80131b2:	07d8      	lsls	r0, r3, #31
 80131b4:	d510      	bpl.n	80131d8 <_printf_float+0x24c>
 80131b6:	ee18 3a10 	vmov	r3, s16
 80131ba:	4652      	mov	r2, sl
 80131bc:	4631      	mov	r1, r6
 80131be:	4628      	mov	r0, r5
 80131c0:	47b8      	blx	r7
 80131c2:	3001      	adds	r0, #1
 80131c4:	f43f af41 	beq.w	801304a <_printf_float+0xbe>
 80131c8:	f04f 0800 	mov.w	r8, #0
 80131cc:	f104 091a 	add.w	r9, r4, #26
 80131d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131d2:	3b01      	subs	r3, #1
 80131d4:	4543      	cmp	r3, r8
 80131d6:	dc09      	bgt.n	80131ec <_printf_float+0x260>
 80131d8:	6823      	ldr	r3, [r4, #0]
 80131da:	079b      	lsls	r3, r3, #30
 80131dc:	f100 8107 	bmi.w	80133ee <_printf_float+0x462>
 80131e0:	68e0      	ldr	r0, [r4, #12]
 80131e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80131e4:	4298      	cmp	r0, r3
 80131e6:	bfb8      	it	lt
 80131e8:	4618      	movlt	r0, r3
 80131ea:	e730      	b.n	801304e <_printf_float+0xc2>
 80131ec:	2301      	movs	r3, #1
 80131ee:	464a      	mov	r2, r9
 80131f0:	4631      	mov	r1, r6
 80131f2:	4628      	mov	r0, r5
 80131f4:	47b8      	blx	r7
 80131f6:	3001      	adds	r0, #1
 80131f8:	f43f af27 	beq.w	801304a <_printf_float+0xbe>
 80131fc:	f108 0801 	add.w	r8, r8, #1
 8013200:	e7e6      	b.n	80131d0 <_printf_float+0x244>
 8013202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013204:	2b00      	cmp	r3, #0
 8013206:	dc39      	bgt.n	801327c <_printf_float+0x2f0>
 8013208:	4a1b      	ldr	r2, [pc, #108]	; (8013278 <_printf_float+0x2ec>)
 801320a:	2301      	movs	r3, #1
 801320c:	4631      	mov	r1, r6
 801320e:	4628      	mov	r0, r5
 8013210:	47b8      	blx	r7
 8013212:	3001      	adds	r0, #1
 8013214:	f43f af19 	beq.w	801304a <_printf_float+0xbe>
 8013218:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801321c:	4313      	orrs	r3, r2
 801321e:	d102      	bne.n	8013226 <_printf_float+0x29a>
 8013220:	6823      	ldr	r3, [r4, #0]
 8013222:	07d9      	lsls	r1, r3, #31
 8013224:	d5d8      	bpl.n	80131d8 <_printf_float+0x24c>
 8013226:	ee18 3a10 	vmov	r3, s16
 801322a:	4652      	mov	r2, sl
 801322c:	4631      	mov	r1, r6
 801322e:	4628      	mov	r0, r5
 8013230:	47b8      	blx	r7
 8013232:	3001      	adds	r0, #1
 8013234:	f43f af09 	beq.w	801304a <_printf_float+0xbe>
 8013238:	f04f 0900 	mov.w	r9, #0
 801323c:	f104 0a1a 	add.w	sl, r4, #26
 8013240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013242:	425b      	negs	r3, r3
 8013244:	454b      	cmp	r3, r9
 8013246:	dc01      	bgt.n	801324c <_printf_float+0x2c0>
 8013248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801324a:	e792      	b.n	8013172 <_printf_float+0x1e6>
 801324c:	2301      	movs	r3, #1
 801324e:	4652      	mov	r2, sl
 8013250:	4631      	mov	r1, r6
 8013252:	4628      	mov	r0, r5
 8013254:	47b8      	blx	r7
 8013256:	3001      	adds	r0, #1
 8013258:	f43f aef7 	beq.w	801304a <_printf_float+0xbe>
 801325c:	f109 0901 	add.w	r9, r9, #1
 8013260:	e7ee      	b.n	8013240 <_printf_float+0x2b4>
 8013262:	bf00      	nop
 8013264:	7fefffff 	.word	0x7fefffff
 8013268:	08019414 	.word	0x08019414
 801326c:	08019418 	.word	0x08019418
 8013270:	0801941c 	.word	0x0801941c
 8013274:	08019420 	.word	0x08019420
 8013278:	08019424 	.word	0x08019424
 801327c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801327e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013280:	429a      	cmp	r2, r3
 8013282:	bfa8      	it	ge
 8013284:	461a      	movge	r2, r3
 8013286:	2a00      	cmp	r2, #0
 8013288:	4691      	mov	r9, r2
 801328a:	dc37      	bgt.n	80132fc <_printf_float+0x370>
 801328c:	f04f 0b00 	mov.w	fp, #0
 8013290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013294:	f104 021a 	add.w	r2, r4, #26
 8013298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801329a:	9305      	str	r3, [sp, #20]
 801329c:	eba3 0309 	sub.w	r3, r3, r9
 80132a0:	455b      	cmp	r3, fp
 80132a2:	dc33      	bgt.n	801330c <_printf_float+0x380>
 80132a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80132a8:	429a      	cmp	r2, r3
 80132aa:	db3b      	blt.n	8013324 <_printf_float+0x398>
 80132ac:	6823      	ldr	r3, [r4, #0]
 80132ae:	07da      	lsls	r2, r3, #31
 80132b0:	d438      	bmi.n	8013324 <_printf_float+0x398>
 80132b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80132b6:	eba2 0903 	sub.w	r9, r2, r3
 80132ba:	9b05      	ldr	r3, [sp, #20]
 80132bc:	1ad2      	subs	r2, r2, r3
 80132be:	4591      	cmp	r9, r2
 80132c0:	bfa8      	it	ge
 80132c2:	4691      	movge	r9, r2
 80132c4:	f1b9 0f00 	cmp.w	r9, #0
 80132c8:	dc35      	bgt.n	8013336 <_printf_float+0x3aa>
 80132ca:	f04f 0800 	mov.w	r8, #0
 80132ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80132d2:	f104 0a1a 	add.w	sl, r4, #26
 80132d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80132da:	1a9b      	subs	r3, r3, r2
 80132dc:	eba3 0309 	sub.w	r3, r3, r9
 80132e0:	4543      	cmp	r3, r8
 80132e2:	f77f af79 	ble.w	80131d8 <_printf_float+0x24c>
 80132e6:	2301      	movs	r3, #1
 80132e8:	4652      	mov	r2, sl
 80132ea:	4631      	mov	r1, r6
 80132ec:	4628      	mov	r0, r5
 80132ee:	47b8      	blx	r7
 80132f0:	3001      	adds	r0, #1
 80132f2:	f43f aeaa 	beq.w	801304a <_printf_float+0xbe>
 80132f6:	f108 0801 	add.w	r8, r8, #1
 80132fa:	e7ec      	b.n	80132d6 <_printf_float+0x34a>
 80132fc:	4613      	mov	r3, r2
 80132fe:	4631      	mov	r1, r6
 8013300:	4642      	mov	r2, r8
 8013302:	4628      	mov	r0, r5
 8013304:	47b8      	blx	r7
 8013306:	3001      	adds	r0, #1
 8013308:	d1c0      	bne.n	801328c <_printf_float+0x300>
 801330a:	e69e      	b.n	801304a <_printf_float+0xbe>
 801330c:	2301      	movs	r3, #1
 801330e:	4631      	mov	r1, r6
 8013310:	4628      	mov	r0, r5
 8013312:	9205      	str	r2, [sp, #20]
 8013314:	47b8      	blx	r7
 8013316:	3001      	adds	r0, #1
 8013318:	f43f ae97 	beq.w	801304a <_printf_float+0xbe>
 801331c:	9a05      	ldr	r2, [sp, #20]
 801331e:	f10b 0b01 	add.w	fp, fp, #1
 8013322:	e7b9      	b.n	8013298 <_printf_float+0x30c>
 8013324:	ee18 3a10 	vmov	r3, s16
 8013328:	4652      	mov	r2, sl
 801332a:	4631      	mov	r1, r6
 801332c:	4628      	mov	r0, r5
 801332e:	47b8      	blx	r7
 8013330:	3001      	adds	r0, #1
 8013332:	d1be      	bne.n	80132b2 <_printf_float+0x326>
 8013334:	e689      	b.n	801304a <_printf_float+0xbe>
 8013336:	9a05      	ldr	r2, [sp, #20]
 8013338:	464b      	mov	r3, r9
 801333a:	4442      	add	r2, r8
 801333c:	4631      	mov	r1, r6
 801333e:	4628      	mov	r0, r5
 8013340:	47b8      	blx	r7
 8013342:	3001      	adds	r0, #1
 8013344:	d1c1      	bne.n	80132ca <_printf_float+0x33e>
 8013346:	e680      	b.n	801304a <_printf_float+0xbe>
 8013348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801334a:	2a01      	cmp	r2, #1
 801334c:	dc01      	bgt.n	8013352 <_printf_float+0x3c6>
 801334e:	07db      	lsls	r3, r3, #31
 8013350:	d53a      	bpl.n	80133c8 <_printf_float+0x43c>
 8013352:	2301      	movs	r3, #1
 8013354:	4642      	mov	r2, r8
 8013356:	4631      	mov	r1, r6
 8013358:	4628      	mov	r0, r5
 801335a:	47b8      	blx	r7
 801335c:	3001      	adds	r0, #1
 801335e:	f43f ae74 	beq.w	801304a <_printf_float+0xbe>
 8013362:	ee18 3a10 	vmov	r3, s16
 8013366:	4652      	mov	r2, sl
 8013368:	4631      	mov	r1, r6
 801336a:	4628      	mov	r0, r5
 801336c:	47b8      	blx	r7
 801336e:	3001      	adds	r0, #1
 8013370:	f43f ae6b 	beq.w	801304a <_printf_float+0xbe>
 8013374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013378:	2200      	movs	r2, #0
 801337a:	2300      	movs	r3, #0
 801337c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8013380:	f7ed fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 8013384:	b9d8      	cbnz	r0, 80133be <_printf_float+0x432>
 8013386:	f10a 33ff 	add.w	r3, sl, #4294967295
 801338a:	f108 0201 	add.w	r2, r8, #1
 801338e:	4631      	mov	r1, r6
 8013390:	4628      	mov	r0, r5
 8013392:	47b8      	blx	r7
 8013394:	3001      	adds	r0, #1
 8013396:	d10e      	bne.n	80133b6 <_printf_float+0x42a>
 8013398:	e657      	b.n	801304a <_printf_float+0xbe>
 801339a:	2301      	movs	r3, #1
 801339c:	4652      	mov	r2, sl
 801339e:	4631      	mov	r1, r6
 80133a0:	4628      	mov	r0, r5
 80133a2:	47b8      	blx	r7
 80133a4:	3001      	adds	r0, #1
 80133a6:	f43f ae50 	beq.w	801304a <_printf_float+0xbe>
 80133aa:	f108 0801 	add.w	r8, r8, #1
 80133ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133b0:	3b01      	subs	r3, #1
 80133b2:	4543      	cmp	r3, r8
 80133b4:	dcf1      	bgt.n	801339a <_printf_float+0x40e>
 80133b6:	464b      	mov	r3, r9
 80133b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80133bc:	e6da      	b.n	8013174 <_printf_float+0x1e8>
 80133be:	f04f 0800 	mov.w	r8, #0
 80133c2:	f104 0a1a 	add.w	sl, r4, #26
 80133c6:	e7f2      	b.n	80133ae <_printf_float+0x422>
 80133c8:	2301      	movs	r3, #1
 80133ca:	4642      	mov	r2, r8
 80133cc:	e7df      	b.n	801338e <_printf_float+0x402>
 80133ce:	2301      	movs	r3, #1
 80133d0:	464a      	mov	r2, r9
 80133d2:	4631      	mov	r1, r6
 80133d4:	4628      	mov	r0, r5
 80133d6:	47b8      	blx	r7
 80133d8:	3001      	adds	r0, #1
 80133da:	f43f ae36 	beq.w	801304a <_printf_float+0xbe>
 80133de:	f108 0801 	add.w	r8, r8, #1
 80133e2:	68e3      	ldr	r3, [r4, #12]
 80133e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80133e6:	1a5b      	subs	r3, r3, r1
 80133e8:	4543      	cmp	r3, r8
 80133ea:	dcf0      	bgt.n	80133ce <_printf_float+0x442>
 80133ec:	e6f8      	b.n	80131e0 <_printf_float+0x254>
 80133ee:	f04f 0800 	mov.w	r8, #0
 80133f2:	f104 0919 	add.w	r9, r4, #25
 80133f6:	e7f4      	b.n	80133e2 <_printf_float+0x456>

080133f8 <_printf_common>:
 80133f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133fc:	4616      	mov	r6, r2
 80133fe:	4699      	mov	r9, r3
 8013400:	688a      	ldr	r2, [r1, #8]
 8013402:	690b      	ldr	r3, [r1, #16]
 8013404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013408:	4293      	cmp	r3, r2
 801340a:	bfb8      	it	lt
 801340c:	4613      	movlt	r3, r2
 801340e:	6033      	str	r3, [r6, #0]
 8013410:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013414:	4607      	mov	r7, r0
 8013416:	460c      	mov	r4, r1
 8013418:	b10a      	cbz	r2, 801341e <_printf_common+0x26>
 801341a:	3301      	adds	r3, #1
 801341c:	6033      	str	r3, [r6, #0]
 801341e:	6823      	ldr	r3, [r4, #0]
 8013420:	0699      	lsls	r1, r3, #26
 8013422:	bf42      	ittt	mi
 8013424:	6833      	ldrmi	r3, [r6, #0]
 8013426:	3302      	addmi	r3, #2
 8013428:	6033      	strmi	r3, [r6, #0]
 801342a:	6825      	ldr	r5, [r4, #0]
 801342c:	f015 0506 	ands.w	r5, r5, #6
 8013430:	d106      	bne.n	8013440 <_printf_common+0x48>
 8013432:	f104 0a19 	add.w	sl, r4, #25
 8013436:	68e3      	ldr	r3, [r4, #12]
 8013438:	6832      	ldr	r2, [r6, #0]
 801343a:	1a9b      	subs	r3, r3, r2
 801343c:	42ab      	cmp	r3, r5
 801343e:	dc26      	bgt.n	801348e <_printf_common+0x96>
 8013440:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013444:	1e13      	subs	r3, r2, #0
 8013446:	6822      	ldr	r2, [r4, #0]
 8013448:	bf18      	it	ne
 801344a:	2301      	movne	r3, #1
 801344c:	0692      	lsls	r2, r2, #26
 801344e:	d42b      	bmi.n	80134a8 <_printf_common+0xb0>
 8013450:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013454:	4649      	mov	r1, r9
 8013456:	4638      	mov	r0, r7
 8013458:	47c0      	blx	r8
 801345a:	3001      	adds	r0, #1
 801345c:	d01e      	beq.n	801349c <_printf_common+0xa4>
 801345e:	6823      	ldr	r3, [r4, #0]
 8013460:	6922      	ldr	r2, [r4, #16]
 8013462:	f003 0306 	and.w	r3, r3, #6
 8013466:	2b04      	cmp	r3, #4
 8013468:	bf02      	ittt	eq
 801346a:	68e5      	ldreq	r5, [r4, #12]
 801346c:	6833      	ldreq	r3, [r6, #0]
 801346e:	1aed      	subeq	r5, r5, r3
 8013470:	68a3      	ldr	r3, [r4, #8]
 8013472:	bf0c      	ite	eq
 8013474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013478:	2500      	movne	r5, #0
 801347a:	4293      	cmp	r3, r2
 801347c:	bfc4      	itt	gt
 801347e:	1a9b      	subgt	r3, r3, r2
 8013480:	18ed      	addgt	r5, r5, r3
 8013482:	2600      	movs	r6, #0
 8013484:	341a      	adds	r4, #26
 8013486:	42b5      	cmp	r5, r6
 8013488:	d11a      	bne.n	80134c0 <_printf_common+0xc8>
 801348a:	2000      	movs	r0, #0
 801348c:	e008      	b.n	80134a0 <_printf_common+0xa8>
 801348e:	2301      	movs	r3, #1
 8013490:	4652      	mov	r2, sl
 8013492:	4649      	mov	r1, r9
 8013494:	4638      	mov	r0, r7
 8013496:	47c0      	blx	r8
 8013498:	3001      	adds	r0, #1
 801349a:	d103      	bne.n	80134a4 <_printf_common+0xac>
 801349c:	f04f 30ff 	mov.w	r0, #4294967295
 80134a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134a4:	3501      	adds	r5, #1
 80134a6:	e7c6      	b.n	8013436 <_printf_common+0x3e>
 80134a8:	18e1      	adds	r1, r4, r3
 80134aa:	1c5a      	adds	r2, r3, #1
 80134ac:	2030      	movs	r0, #48	; 0x30
 80134ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80134b2:	4422      	add	r2, r4
 80134b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80134b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80134bc:	3302      	adds	r3, #2
 80134be:	e7c7      	b.n	8013450 <_printf_common+0x58>
 80134c0:	2301      	movs	r3, #1
 80134c2:	4622      	mov	r2, r4
 80134c4:	4649      	mov	r1, r9
 80134c6:	4638      	mov	r0, r7
 80134c8:	47c0      	blx	r8
 80134ca:	3001      	adds	r0, #1
 80134cc:	d0e6      	beq.n	801349c <_printf_common+0xa4>
 80134ce:	3601      	adds	r6, #1
 80134d0:	e7d9      	b.n	8013486 <_printf_common+0x8e>
	...

080134d4 <_printf_i>:
 80134d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80134d8:	7e0f      	ldrb	r7, [r1, #24]
 80134da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80134dc:	2f78      	cmp	r7, #120	; 0x78
 80134de:	4691      	mov	r9, r2
 80134e0:	4680      	mov	r8, r0
 80134e2:	460c      	mov	r4, r1
 80134e4:	469a      	mov	sl, r3
 80134e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80134ea:	d807      	bhi.n	80134fc <_printf_i+0x28>
 80134ec:	2f62      	cmp	r7, #98	; 0x62
 80134ee:	d80a      	bhi.n	8013506 <_printf_i+0x32>
 80134f0:	2f00      	cmp	r7, #0
 80134f2:	f000 80d4 	beq.w	801369e <_printf_i+0x1ca>
 80134f6:	2f58      	cmp	r7, #88	; 0x58
 80134f8:	f000 80c0 	beq.w	801367c <_printf_i+0x1a8>
 80134fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013500:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013504:	e03a      	b.n	801357c <_printf_i+0xa8>
 8013506:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801350a:	2b15      	cmp	r3, #21
 801350c:	d8f6      	bhi.n	80134fc <_printf_i+0x28>
 801350e:	a101      	add	r1, pc, #4	; (adr r1, 8013514 <_printf_i+0x40>)
 8013510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013514:	0801356d 	.word	0x0801356d
 8013518:	08013581 	.word	0x08013581
 801351c:	080134fd 	.word	0x080134fd
 8013520:	080134fd 	.word	0x080134fd
 8013524:	080134fd 	.word	0x080134fd
 8013528:	080134fd 	.word	0x080134fd
 801352c:	08013581 	.word	0x08013581
 8013530:	080134fd 	.word	0x080134fd
 8013534:	080134fd 	.word	0x080134fd
 8013538:	080134fd 	.word	0x080134fd
 801353c:	080134fd 	.word	0x080134fd
 8013540:	08013685 	.word	0x08013685
 8013544:	080135ad 	.word	0x080135ad
 8013548:	0801363f 	.word	0x0801363f
 801354c:	080134fd 	.word	0x080134fd
 8013550:	080134fd 	.word	0x080134fd
 8013554:	080136a7 	.word	0x080136a7
 8013558:	080134fd 	.word	0x080134fd
 801355c:	080135ad 	.word	0x080135ad
 8013560:	080134fd 	.word	0x080134fd
 8013564:	080134fd 	.word	0x080134fd
 8013568:	08013647 	.word	0x08013647
 801356c:	682b      	ldr	r3, [r5, #0]
 801356e:	1d1a      	adds	r2, r3, #4
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	602a      	str	r2, [r5, #0]
 8013574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801357c:	2301      	movs	r3, #1
 801357e:	e09f      	b.n	80136c0 <_printf_i+0x1ec>
 8013580:	6820      	ldr	r0, [r4, #0]
 8013582:	682b      	ldr	r3, [r5, #0]
 8013584:	0607      	lsls	r7, r0, #24
 8013586:	f103 0104 	add.w	r1, r3, #4
 801358a:	6029      	str	r1, [r5, #0]
 801358c:	d501      	bpl.n	8013592 <_printf_i+0xbe>
 801358e:	681e      	ldr	r6, [r3, #0]
 8013590:	e003      	b.n	801359a <_printf_i+0xc6>
 8013592:	0646      	lsls	r6, r0, #25
 8013594:	d5fb      	bpl.n	801358e <_printf_i+0xba>
 8013596:	f9b3 6000 	ldrsh.w	r6, [r3]
 801359a:	2e00      	cmp	r6, #0
 801359c:	da03      	bge.n	80135a6 <_printf_i+0xd2>
 801359e:	232d      	movs	r3, #45	; 0x2d
 80135a0:	4276      	negs	r6, r6
 80135a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80135a6:	485a      	ldr	r0, [pc, #360]	; (8013710 <_printf_i+0x23c>)
 80135a8:	230a      	movs	r3, #10
 80135aa:	e012      	b.n	80135d2 <_printf_i+0xfe>
 80135ac:	682b      	ldr	r3, [r5, #0]
 80135ae:	6820      	ldr	r0, [r4, #0]
 80135b0:	1d19      	adds	r1, r3, #4
 80135b2:	6029      	str	r1, [r5, #0]
 80135b4:	0605      	lsls	r5, r0, #24
 80135b6:	d501      	bpl.n	80135bc <_printf_i+0xe8>
 80135b8:	681e      	ldr	r6, [r3, #0]
 80135ba:	e002      	b.n	80135c2 <_printf_i+0xee>
 80135bc:	0641      	lsls	r1, r0, #25
 80135be:	d5fb      	bpl.n	80135b8 <_printf_i+0xe4>
 80135c0:	881e      	ldrh	r6, [r3, #0]
 80135c2:	4853      	ldr	r0, [pc, #332]	; (8013710 <_printf_i+0x23c>)
 80135c4:	2f6f      	cmp	r7, #111	; 0x6f
 80135c6:	bf0c      	ite	eq
 80135c8:	2308      	moveq	r3, #8
 80135ca:	230a      	movne	r3, #10
 80135cc:	2100      	movs	r1, #0
 80135ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80135d2:	6865      	ldr	r5, [r4, #4]
 80135d4:	60a5      	str	r5, [r4, #8]
 80135d6:	2d00      	cmp	r5, #0
 80135d8:	bfa2      	ittt	ge
 80135da:	6821      	ldrge	r1, [r4, #0]
 80135dc:	f021 0104 	bicge.w	r1, r1, #4
 80135e0:	6021      	strge	r1, [r4, #0]
 80135e2:	b90e      	cbnz	r6, 80135e8 <_printf_i+0x114>
 80135e4:	2d00      	cmp	r5, #0
 80135e6:	d04b      	beq.n	8013680 <_printf_i+0x1ac>
 80135e8:	4615      	mov	r5, r2
 80135ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80135ee:	fb03 6711 	mls	r7, r3, r1, r6
 80135f2:	5dc7      	ldrb	r7, [r0, r7]
 80135f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80135f8:	4637      	mov	r7, r6
 80135fa:	42bb      	cmp	r3, r7
 80135fc:	460e      	mov	r6, r1
 80135fe:	d9f4      	bls.n	80135ea <_printf_i+0x116>
 8013600:	2b08      	cmp	r3, #8
 8013602:	d10b      	bne.n	801361c <_printf_i+0x148>
 8013604:	6823      	ldr	r3, [r4, #0]
 8013606:	07de      	lsls	r6, r3, #31
 8013608:	d508      	bpl.n	801361c <_printf_i+0x148>
 801360a:	6923      	ldr	r3, [r4, #16]
 801360c:	6861      	ldr	r1, [r4, #4]
 801360e:	4299      	cmp	r1, r3
 8013610:	bfde      	ittt	le
 8013612:	2330      	movle	r3, #48	; 0x30
 8013614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013618:	f105 35ff 	addle.w	r5, r5, #4294967295
 801361c:	1b52      	subs	r2, r2, r5
 801361e:	6122      	str	r2, [r4, #16]
 8013620:	f8cd a000 	str.w	sl, [sp]
 8013624:	464b      	mov	r3, r9
 8013626:	aa03      	add	r2, sp, #12
 8013628:	4621      	mov	r1, r4
 801362a:	4640      	mov	r0, r8
 801362c:	f7ff fee4 	bl	80133f8 <_printf_common>
 8013630:	3001      	adds	r0, #1
 8013632:	d14a      	bne.n	80136ca <_printf_i+0x1f6>
 8013634:	f04f 30ff 	mov.w	r0, #4294967295
 8013638:	b004      	add	sp, #16
 801363a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801363e:	6823      	ldr	r3, [r4, #0]
 8013640:	f043 0320 	orr.w	r3, r3, #32
 8013644:	6023      	str	r3, [r4, #0]
 8013646:	4833      	ldr	r0, [pc, #204]	; (8013714 <_printf_i+0x240>)
 8013648:	2778      	movs	r7, #120	; 0x78
 801364a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801364e:	6823      	ldr	r3, [r4, #0]
 8013650:	6829      	ldr	r1, [r5, #0]
 8013652:	061f      	lsls	r7, r3, #24
 8013654:	f851 6b04 	ldr.w	r6, [r1], #4
 8013658:	d402      	bmi.n	8013660 <_printf_i+0x18c>
 801365a:	065f      	lsls	r7, r3, #25
 801365c:	bf48      	it	mi
 801365e:	b2b6      	uxthmi	r6, r6
 8013660:	07df      	lsls	r7, r3, #31
 8013662:	bf48      	it	mi
 8013664:	f043 0320 	orrmi.w	r3, r3, #32
 8013668:	6029      	str	r1, [r5, #0]
 801366a:	bf48      	it	mi
 801366c:	6023      	strmi	r3, [r4, #0]
 801366e:	b91e      	cbnz	r6, 8013678 <_printf_i+0x1a4>
 8013670:	6823      	ldr	r3, [r4, #0]
 8013672:	f023 0320 	bic.w	r3, r3, #32
 8013676:	6023      	str	r3, [r4, #0]
 8013678:	2310      	movs	r3, #16
 801367a:	e7a7      	b.n	80135cc <_printf_i+0xf8>
 801367c:	4824      	ldr	r0, [pc, #144]	; (8013710 <_printf_i+0x23c>)
 801367e:	e7e4      	b.n	801364a <_printf_i+0x176>
 8013680:	4615      	mov	r5, r2
 8013682:	e7bd      	b.n	8013600 <_printf_i+0x12c>
 8013684:	682b      	ldr	r3, [r5, #0]
 8013686:	6826      	ldr	r6, [r4, #0]
 8013688:	6961      	ldr	r1, [r4, #20]
 801368a:	1d18      	adds	r0, r3, #4
 801368c:	6028      	str	r0, [r5, #0]
 801368e:	0635      	lsls	r5, r6, #24
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	d501      	bpl.n	8013698 <_printf_i+0x1c4>
 8013694:	6019      	str	r1, [r3, #0]
 8013696:	e002      	b.n	801369e <_printf_i+0x1ca>
 8013698:	0670      	lsls	r0, r6, #25
 801369a:	d5fb      	bpl.n	8013694 <_printf_i+0x1c0>
 801369c:	8019      	strh	r1, [r3, #0]
 801369e:	2300      	movs	r3, #0
 80136a0:	6123      	str	r3, [r4, #16]
 80136a2:	4615      	mov	r5, r2
 80136a4:	e7bc      	b.n	8013620 <_printf_i+0x14c>
 80136a6:	682b      	ldr	r3, [r5, #0]
 80136a8:	1d1a      	adds	r2, r3, #4
 80136aa:	602a      	str	r2, [r5, #0]
 80136ac:	681d      	ldr	r5, [r3, #0]
 80136ae:	6862      	ldr	r2, [r4, #4]
 80136b0:	2100      	movs	r1, #0
 80136b2:	4628      	mov	r0, r5
 80136b4:	f7ec fd8c 	bl	80001d0 <memchr>
 80136b8:	b108      	cbz	r0, 80136be <_printf_i+0x1ea>
 80136ba:	1b40      	subs	r0, r0, r5
 80136bc:	6060      	str	r0, [r4, #4]
 80136be:	6863      	ldr	r3, [r4, #4]
 80136c0:	6123      	str	r3, [r4, #16]
 80136c2:	2300      	movs	r3, #0
 80136c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80136c8:	e7aa      	b.n	8013620 <_printf_i+0x14c>
 80136ca:	6923      	ldr	r3, [r4, #16]
 80136cc:	462a      	mov	r2, r5
 80136ce:	4649      	mov	r1, r9
 80136d0:	4640      	mov	r0, r8
 80136d2:	47d0      	blx	sl
 80136d4:	3001      	adds	r0, #1
 80136d6:	d0ad      	beq.n	8013634 <_printf_i+0x160>
 80136d8:	6823      	ldr	r3, [r4, #0]
 80136da:	079b      	lsls	r3, r3, #30
 80136dc:	d413      	bmi.n	8013706 <_printf_i+0x232>
 80136de:	68e0      	ldr	r0, [r4, #12]
 80136e0:	9b03      	ldr	r3, [sp, #12]
 80136e2:	4298      	cmp	r0, r3
 80136e4:	bfb8      	it	lt
 80136e6:	4618      	movlt	r0, r3
 80136e8:	e7a6      	b.n	8013638 <_printf_i+0x164>
 80136ea:	2301      	movs	r3, #1
 80136ec:	4632      	mov	r2, r6
 80136ee:	4649      	mov	r1, r9
 80136f0:	4640      	mov	r0, r8
 80136f2:	47d0      	blx	sl
 80136f4:	3001      	adds	r0, #1
 80136f6:	d09d      	beq.n	8013634 <_printf_i+0x160>
 80136f8:	3501      	adds	r5, #1
 80136fa:	68e3      	ldr	r3, [r4, #12]
 80136fc:	9903      	ldr	r1, [sp, #12]
 80136fe:	1a5b      	subs	r3, r3, r1
 8013700:	42ab      	cmp	r3, r5
 8013702:	dcf2      	bgt.n	80136ea <_printf_i+0x216>
 8013704:	e7eb      	b.n	80136de <_printf_i+0x20a>
 8013706:	2500      	movs	r5, #0
 8013708:	f104 0619 	add.w	r6, r4, #25
 801370c:	e7f5      	b.n	80136fa <_printf_i+0x226>
 801370e:	bf00      	nop
 8013710:	08019426 	.word	0x08019426
 8013714:	08019437 	.word	0x08019437

08013718 <_scanf_float>:
 8013718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801371c:	b087      	sub	sp, #28
 801371e:	4617      	mov	r7, r2
 8013720:	9303      	str	r3, [sp, #12]
 8013722:	688b      	ldr	r3, [r1, #8]
 8013724:	1e5a      	subs	r2, r3, #1
 8013726:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801372a:	bf83      	ittte	hi
 801372c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013730:	195b      	addhi	r3, r3, r5
 8013732:	9302      	strhi	r3, [sp, #8]
 8013734:	2300      	movls	r3, #0
 8013736:	bf86      	itte	hi
 8013738:	f240 135d 	movwhi	r3, #349	; 0x15d
 801373c:	608b      	strhi	r3, [r1, #8]
 801373e:	9302      	strls	r3, [sp, #8]
 8013740:	680b      	ldr	r3, [r1, #0]
 8013742:	468b      	mov	fp, r1
 8013744:	2500      	movs	r5, #0
 8013746:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801374a:	f84b 3b1c 	str.w	r3, [fp], #28
 801374e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8013752:	4680      	mov	r8, r0
 8013754:	460c      	mov	r4, r1
 8013756:	465e      	mov	r6, fp
 8013758:	46aa      	mov	sl, r5
 801375a:	46a9      	mov	r9, r5
 801375c:	9501      	str	r5, [sp, #4]
 801375e:	68a2      	ldr	r2, [r4, #8]
 8013760:	b152      	cbz	r2, 8013778 <_scanf_float+0x60>
 8013762:	683b      	ldr	r3, [r7, #0]
 8013764:	781b      	ldrb	r3, [r3, #0]
 8013766:	2b4e      	cmp	r3, #78	; 0x4e
 8013768:	d864      	bhi.n	8013834 <_scanf_float+0x11c>
 801376a:	2b40      	cmp	r3, #64	; 0x40
 801376c:	d83c      	bhi.n	80137e8 <_scanf_float+0xd0>
 801376e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8013772:	b2c8      	uxtb	r0, r1
 8013774:	280e      	cmp	r0, #14
 8013776:	d93a      	bls.n	80137ee <_scanf_float+0xd6>
 8013778:	f1b9 0f00 	cmp.w	r9, #0
 801377c:	d003      	beq.n	8013786 <_scanf_float+0x6e>
 801377e:	6823      	ldr	r3, [r4, #0]
 8013780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013784:	6023      	str	r3, [r4, #0]
 8013786:	f10a 3aff 	add.w	sl, sl, #4294967295
 801378a:	f1ba 0f01 	cmp.w	sl, #1
 801378e:	f200 8113 	bhi.w	80139b8 <_scanf_float+0x2a0>
 8013792:	455e      	cmp	r6, fp
 8013794:	f200 8105 	bhi.w	80139a2 <_scanf_float+0x28a>
 8013798:	2501      	movs	r5, #1
 801379a:	4628      	mov	r0, r5
 801379c:	b007      	add	sp, #28
 801379e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80137a6:	2a0d      	cmp	r2, #13
 80137a8:	d8e6      	bhi.n	8013778 <_scanf_float+0x60>
 80137aa:	a101      	add	r1, pc, #4	; (adr r1, 80137b0 <_scanf_float+0x98>)
 80137ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80137b0:	080138ef 	.word	0x080138ef
 80137b4:	08013779 	.word	0x08013779
 80137b8:	08013779 	.word	0x08013779
 80137bc:	08013779 	.word	0x08013779
 80137c0:	0801394f 	.word	0x0801394f
 80137c4:	08013927 	.word	0x08013927
 80137c8:	08013779 	.word	0x08013779
 80137cc:	08013779 	.word	0x08013779
 80137d0:	080138fd 	.word	0x080138fd
 80137d4:	08013779 	.word	0x08013779
 80137d8:	08013779 	.word	0x08013779
 80137dc:	08013779 	.word	0x08013779
 80137e0:	08013779 	.word	0x08013779
 80137e4:	080138b5 	.word	0x080138b5
 80137e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80137ec:	e7db      	b.n	80137a6 <_scanf_float+0x8e>
 80137ee:	290e      	cmp	r1, #14
 80137f0:	d8c2      	bhi.n	8013778 <_scanf_float+0x60>
 80137f2:	a001      	add	r0, pc, #4	; (adr r0, 80137f8 <_scanf_float+0xe0>)
 80137f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80137f8:	080138a7 	.word	0x080138a7
 80137fc:	08013779 	.word	0x08013779
 8013800:	080138a7 	.word	0x080138a7
 8013804:	0801393b 	.word	0x0801393b
 8013808:	08013779 	.word	0x08013779
 801380c:	08013855 	.word	0x08013855
 8013810:	08013891 	.word	0x08013891
 8013814:	08013891 	.word	0x08013891
 8013818:	08013891 	.word	0x08013891
 801381c:	08013891 	.word	0x08013891
 8013820:	08013891 	.word	0x08013891
 8013824:	08013891 	.word	0x08013891
 8013828:	08013891 	.word	0x08013891
 801382c:	08013891 	.word	0x08013891
 8013830:	08013891 	.word	0x08013891
 8013834:	2b6e      	cmp	r3, #110	; 0x6e
 8013836:	d809      	bhi.n	801384c <_scanf_float+0x134>
 8013838:	2b60      	cmp	r3, #96	; 0x60
 801383a:	d8b2      	bhi.n	80137a2 <_scanf_float+0x8a>
 801383c:	2b54      	cmp	r3, #84	; 0x54
 801383e:	d077      	beq.n	8013930 <_scanf_float+0x218>
 8013840:	2b59      	cmp	r3, #89	; 0x59
 8013842:	d199      	bne.n	8013778 <_scanf_float+0x60>
 8013844:	2d07      	cmp	r5, #7
 8013846:	d197      	bne.n	8013778 <_scanf_float+0x60>
 8013848:	2508      	movs	r5, #8
 801384a:	e029      	b.n	80138a0 <_scanf_float+0x188>
 801384c:	2b74      	cmp	r3, #116	; 0x74
 801384e:	d06f      	beq.n	8013930 <_scanf_float+0x218>
 8013850:	2b79      	cmp	r3, #121	; 0x79
 8013852:	e7f6      	b.n	8013842 <_scanf_float+0x12a>
 8013854:	6821      	ldr	r1, [r4, #0]
 8013856:	05c8      	lsls	r0, r1, #23
 8013858:	d51a      	bpl.n	8013890 <_scanf_float+0x178>
 801385a:	9b02      	ldr	r3, [sp, #8]
 801385c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013860:	6021      	str	r1, [r4, #0]
 8013862:	f109 0901 	add.w	r9, r9, #1
 8013866:	b11b      	cbz	r3, 8013870 <_scanf_float+0x158>
 8013868:	3b01      	subs	r3, #1
 801386a:	3201      	adds	r2, #1
 801386c:	9302      	str	r3, [sp, #8]
 801386e:	60a2      	str	r2, [r4, #8]
 8013870:	68a3      	ldr	r3, [r4, #8]
 8013872:	3b01      	subs	r3, #1
 8013874:	60a3      	str	r3, [r4, #8]
 8013876:	6923      	ldr	r3, [r4, #16]
 8013878:	3301      	adds	r3, #1
 801387a:	6123      	str	r3, [r4, #16]
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	3b01      	subs	r3, #1
 8013880:	2b00      	cmp	r3, #0
 8013882:	607b      	str	r3, [r7, #4]
 8013884:	f340 8084 	ble.w	8013990 <_scanf_float+0x278>
 8013888:	683b      	ldr	r3, [r7, #0]
 801388a:	3301      	adds	r3, #1
 801388c:	603b      	str	r3, [r7, #0]
 801388e:	e766      	b.n	801375e <_scanf_float+0x46>
 8013890:	eb1a 0f05 	cmn.w	sl, r5
 8013894:	f47f af70 	bne.w	8013778 <_scanf_float+0x60>
 8013898:	6822      	ldr	r2, [r4, #0]
 801389a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801389e:	6022      	str	r2, [r4, #0]
 80138a0:	f806 3b01 	strb.w	r3, [r6], #1
 80138a4:	e7e4      	b.n	8013870 <_scanf_float+0x158>
 80138a6:	6822      	ldr	r2, [r4, #0]
 80138a8:	0610      	lsls	r0, r2, #24
 80138aa:	f57f af65 	bpl.w	8013778 <_scanf_float+0x60>
 80138ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80138b2:	e7f4      	b.n	801389e <_scanf_float+0x186>
 80138b4:	f1ba 0f00 	cmp.w	sl, #0
 80138b8:	d10e      	bne.n	80138d8 <_scanf_float+0x1c0>
 80138ba:	f1b9 0f00 	cmp.w	r9, #0
 80138be:	d10e      	bne.n	80138de <_scanf_float+0x1c6>
 80138c0:	6822      	ldr	r2, [r4, #0]
 80138c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80138c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80138ca:	d108      	bne.n	80138de <_scanf_float+0x1c6>
 80138cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80138d0:	6022      	str	r2, [r4, #0]
 80138d2:	f04f 0a01 	mov.w	sl, #1
 80138d6:	e7e3      	b.n	80138a0 <_scanf_float+0x188>
 80138d8:	f1ba 0f02 	cmp.w	sl, #2
 80138dc:	d055      	beq.n	801398a <_scanf_float+0x272>
 80138de:	2d01      	cmp	r5, #1
 80138e0:	d002      	beq.n	80138e8 <_scanf_float+0x1d0>
 80138e2:	2d04      	cmp	r5, #4
 80138e4:	f47f af48 	bne.w	8013778 <_scanf_float+0x60>
 80138e8:	3501      	adds	r5, #1
 80138ea:	b2ed      	uxtb	r5, r5
 80138ec:	e7d8      	b.n	80138a0 <_scanf_float+0x188>
 80138ee:	f1ba 0f01 	cmp.w	sl, #1
 80138f2:	f47f af41 	bne.w	8013778 <_scanf_float+0x60>
 80138f6:	f04f 0a02 	mov.w	sl, #2
 80138fa:	e7d1      	b.n	80138a0 <_scanf_float+0x188>
 80138fc:	b97d      	cbnz	r5, 801391e <_scanf_float+0x206>
 80138fe:	f1b9 0f00 	cmp.w	r9, #0
 8013902:	f47f af3c 	bne.w	801377e <_scanf_float+0x66>
 8013906:	6822      	ldr	r2, [r4, #0]
 8013908:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801390c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013910:	f47f af39 	bne.w	8013786 <_scanf_float+0x6e>
 8013914:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013918:	6022      	str	r2, [r4, #0]
 801391a:	2501      	movs	r5, #1
 801391c:	e7c0      	b.n	80138a0 <_scanf_float+0x188>
 801391e:	2d03      	cmp	r5, #3
 8013920:	d0e2      	beq.n	80138e8 <_scanf_float+0x1d0>
 8013922:	2d05      	cmp	r5, #5
 8013924:	e7de      	b.n	80138e4 <_scanf_float+0x1cc>
 8013926:	2d02      	cmp	r5, #2
 8013928:	f47f af26 	bne.w	8013778 <_scanf_float+0x60>
 801392c:	2503      	movs	r5, #3
 801392e:	e7b7      	b.n	80138a0 <_scanf_float+0x188>
 8013930:	2d06      	cmp	r5, #6
 8013932:	f47f af21 	bne.w	8013778 <_scanf_float+0x60>
 8013936:	2507      	movs	r5, #7
 8013938:	e7b2      	b.n	80138a0 <_scanf_float+0x188>
 801393a:	6822      	ldr	r2, [r4, #0]
 801393c:	0591      	lsls	r1, r2, #22
 801393e:	f57f af1b 	bpl.w	8013778 <_scanf_float+0x60>
 8013942:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8013946:	6022      	str	r2, [r4, #0]
 8013948:	f8cd 9004 	str.w	r9, [sp, #4]
 801394c:	e7a8      	b.n	80138a0 <_scanf_float+0x188>
 801394e:	6822      	ldr	r2, [r4, #0]
 8013950:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013954:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013958:	d006      	beq.n	8013968 <_scanf_float+0x250>
 801395a:	0550      	lsls	r0, r2, #21
 801395c:	f57f af0c 	bpl.w	8013778 <_scanf_float+0x60>
 8013960:	f1b9 0f00 	cmp.w	r9, #0
 8013964:	f43f af0f 	beq.w	8013786 <_scanf_float+0x6e>
 8013968:	0591      	lsls	r1, r2, #22
 801396a:	bf58      	it	pl
 801396c:	9901      	ldrpl	r1, [sp, #4]
 801396e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013972:	bf58      	it	pl
 8013974:	eba9 0101 	subpl.w	r1, r9, r1
 8013978:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801397c:	bf58      	it	pl
 801397e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013982:	6022      	str	r2, [r4, #0]
 8013984:	f04f 0900 	mov.w	r9, #0
 8013988:	e78a      	b.n	80138a0 <_scanf_float+0x188>
 801398a:	f04f 0a03 	mov.w	sl, #3
 801398e:	e787      	b.n	80138a0 <_scanf_float+0x188>
 8013990:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013994:	4639      	mov	r1, r7
 8013996:	4640      	mov	r0, r8
 8013998:	4798      	blx	r3
 801399a:	2800      	cmp	r0, #0
 801399c:	f43f aedf 	beq.w	801375e <_scanf_float+0x46>
 80139a0:	e6ea      	b.n	8013778 <_scanf_float+0x60>
 80139a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80139a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80139aa:	463a      	mov	r2, r7
 80139ac:	4640      	mov	r0, r8
 80139ae:	4798      	blx	r3
 80139b0:	6923      	ldr	r3, [r4, #16]
 80139b2:	3b01      	subs	r3, #1
 80139b4:	6123      	str	r3, [r4, #16]
 80139b6:	e6ec      	b.n	8013792 <_scanf_float+0x7a>
 80139b8:	1e6b      	subs	r3, r5, #1
 80139ba:	2b06      	cmp	r3, #6
 80139bc:	d825      	bhi.n	8013a0a <_scanf_float+0x2f2>
 80139be:	2d02      	cmp	r5, #2
 80139c0:	d836      	bhi.n	8013a30 <_scanf_float+0x318>
 80139c2:	455e      	cmp	r6, fp
 80139c4:	f67f aee8 	bls.w	8013798 <_scanf_float+0x80>
 80139c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80139cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80139d0:	463a      	mov	r2, r7
 80139d2:	4640      	mov	r0, r8
 80139d4:	4798      	blx	r3
 80139d6:	6923      	ldr	r3, [r4, #16]
 80139d8:	3b01      	subs	r3, #1
 80139da:	6123      	str	r3, [r4, #16]
 80139dc:	e7f1      	b.n	80139c2 <_scanf_float+0x2aa>
 80139de:	9802      	ldr	r0, [sp, #8]
 80139e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80139e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80139e8:	9002      	str	r0, [sp, #8]
 80139ea:	463a      	mov	r2, r7
 80139ec:	4640      	mov	r0, r8
 80139ee:	4798      	blx	r3
 80139f0:	6923      	ldr	r3, [r4, #16]
 80139f2:	3b01      	subs	r3, #1
 80139f4:	6123      	str	r3, [r4, #16]
 80139f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80139fa:	fa5f fa8a 	uxtb.w	sl, sl
 80139fe:	f1ba 0f02 	cmp.w	sl, #2
 8013a02:	d1ec      	bne.n	80139de <_scanf_float+0x2c6>
 8013a04:	3d03      	subs	r5, #3
 8013a06:	b2ed      	uxtb	r5, r5
 8013a08:	1b76      	subs	r6, r6, r5
 8013a0a:	6823      	ldr	r3, [r4, #0]
 8013a0c:	05da      	lsls	r2, r3, #23
 8013a0e:	d52f      	bpl.n	8013a70 <_scanf_float+0x358>
 8013a10:	055b      	lsls	r3, r3, #21
 8013a12:	d510      	bpl.n	8013a36 <_scanf_float+0x31e>
 8013a14:	455e      	cmp	r6, fp
 8013a16:	f67f aebf 	bls.w	8013798 <_scanf_float+0x80>
 8013a1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013a1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013a22:	463a      	mov	r2, r7
 8013a24:	4640      	mov	r0, r8
 8013a26:	4798      	blx	r3
 8013a28:	6923      	ldr	r3, [r4, #16]
 8013a2a:	3b01      	subs	r3, #1
 8013a2c:	6123      	str	r3, [r4, #16]
 8013a2e:	e7f1      	b.n	8013a14 <_scanf_float+0x2fc>
 8013a30:	46aa      	mov	sl, r5
 8013a32:	9602      	str	r6, [sp, #8]
 8013a34:	e7df      	b.n	80139f6 <_scanf_float+0x2de>
 8013a36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013a3a:	6923      	ldr	r3, [r4, #16]
 8013a3c:	2965      	cmp	r1, #101	; 0x65
 8013a3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8013a42:	f106 35ff 	add.w	r5, r6, #4294967295
 8013a46:	6123      	str	r3, [r4, #16]
 8013a48:	d00c      	beq.n	8013a64 <_scanf_float+0x34c>
 8013a4a:	2945      	cmp	r1, #69	; 0x45
 8013a4c:	d00a      	beq.n	8013a64 <_scanf_float+0x34c>
 8013a4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013a52:	463a      	mov	r2, r7
 8013a54:	4640      	mov	r0, r8
 8013a56:	4798      	blx	r3
 8013a58:	6923      	ldr	r3, [r4, #16]
 8013a5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013a5e:	3b01      	subs	r3, #1
 8013a60:	1eb5      	subs	r5, r6, #2
 8013a62:	6123      	str	r3, [r4, #16]
 8013a64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013a68:	463a      	mov	r2, r7
 8013a6a:	4640      	mov	r0, r8
 8013a6c:	4798      	blx	r3
 8013a6e:	462e      	mov	r6, r5
 8013a70:	6825      	ldr	r5, [r4, #0]
 8013a72:	f015 0510 	ands.w	r5, r5, #16
 8013a76:	d158      	bne.n	8013b2a <_scanf_float+0x412>
 8013a78:	7035      	strb	r5, [r6, #0]
 8013a7a:	6823      	ldr	r3, [r4, #0]
 8013a7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013a84:	d11c      	bne.n	8013ac0 <_scanf_float+0x3a8>
 8013a86:	9b01      	ldr	r3, [sp, #4]
 8013a88:	454b      	cmp	r3, r9
 8013a8a:	eba3 0209 	sub.w	r2, r3, r9
 8013a8e:	d124      	bne.n	8013ada <_scanf_float+0x3c2>
 8013a90:	2200      	movs	r2, #0
 8013a92:	4659      	mov	r1, fp
 8013a94:	4640      	mov	r0, r8
 8013a96:	f002 fe23 	bl	80166e0 <_strtod_r>
 8013a9a:	9b03      	ldr	r3, [sp, #12]
 8013a9c:	6821      	ldr	r1, [r4, #0]
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	f011 0f02 	tst.w	r1, #2
 8013aa4:	ec57 6b10 	vmov	r6, r7, d0
 8013aa8:	f103 0204 	add.w	r2, r3, #4
 8013aac:	d020      	beq.n	8013af0 <_scanf_float+0x3d8>
 8013aae:	9903      	ldr	r1, [sp, #12]
 8013ab0:	600a      	str	r2, [r1, #0]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	e9c3 6700 	strd	r6, r7, [r3]
 8013ab8:	68e3      	ldr	r3, [r4, #12]
 8013aba:	3301      	adds	r3, #1
 8013abc:	60e3      	str	r3, [r4, #12]
 8013abe:	e66c      	b.n	801379a <_scanf_float+0x82>
 8013ac0:	9b04      	ldr	r3, [sp, #16]
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d0e4      	beq.n	8013a90 <_scanf_float+0x378>
 8013ac6:	9905      	ldr	r1, [sp, #20]
 8013ac8:	230a      	movs	r3, #10
 8013aca:	462a      	mov	r2, r5
 8013acc:	3101      	adds	r1, #1
 8013ace:	4640      	mov	r0, r8
 8013ad0:	f7ff f9b0 	bl	8012e34 <_strtol_r>
 8013ad4:	9b04      	ldr	r3, [sp, #16]
 8013ad6:	9e05      	ldr	r6, [sp, #20]
 8013ad8:	1ac2      	subs	r2, r0, r3
 8013ada:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013ade:	429e      	cmp	r6, r3
 8013ae0:	bf28      	it	cs
 8013ae2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013ae6:	4912      	ldr	r1, [pc, #72]	; (8013b30 <_scanf_float+0x418>)
 8013ae8:	4630      	mov	r0, r6
 8013aea:	f000 f967 	bl	8013dbc <siprintf>
 8013aee:	e7cf      	b.n	8013a90 <_scanf_float+0x378>
 8013af0:	f011 0f04 	tst.w	r1, #4
 8013af4:	9903      	ldr	r1, [sp, #12]
 8013af6:	600a      	str	r2, [r1, #0]
 8013af8:	d1db      	bne.n	8013ab2 <_scanf_float+0x39a>
 8013afa:	f8d3 8000 	ldr.w	r8, [r3]
 8013afe:	ee10 2a10 	vmov	r2, s0
 8013b02:	ee10 0a10 	vmov	r0, s0
 8013b06:	463b      	mov	r3, r7
 8013b08:	4639      	mov	r1, r7
 8013b0a:	f7ed f80f 	bl	8000b2c <__aeabi_dcmpun>
 8013b0e:	b128      	cbz	r0, 8013b1c <_scanf_float+0x404>
 8013b10:	4808      	ldr	r0, [pc, #32]	; (8013b34 <_scanf_float+0x41c>)
 8013b12:	f000 fba3 	bl	801425c <nanf>
 8013b16:	ed88 0a00 	vstr	s0, [r8]
 8013b1a:	e7cd      	b.n	8013ab8 <_scanf_float+0x3a0>
 8013b1c:	4630      	mov	r0, r6
 8013b1e:	4639      	mov	r1, r7
 8013b20:	f7ed f862 	bl	8000be8 <__aeabi_d2f>
 8013b24:	f8c8 0000 	str.w	r0, [r8]
 8013b28:	e7c6      	b.n	8013ab8 <_scanf_float+0x3a0>
 8013b2a:	2500      	movs	r5, #0
 8013b2c:	e635      	b.n	801379a <_scanf_float+0x82>
 8013b2e:	bf00      	nop
 8013b30:	08019448 	.word	0x08019448
 8013b34:	08019312 	.word	0x08019312

08013b38 <std>:
 8013b38:	2300      	movs	r3, #0
 8013b3a:	b510      	push	{r4, lr}
 8013b3c:	4604      	mov	r4, r0
 8013b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8013b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013b46:	6083      	str	r3, [r0, #8]
 8013b48:	8181      	strh	r1, [r0, #12]
 8013b4a:	6643      	str	r3, [r0, #100]	; 0x64
 8013b4c:	81c2      	strh	r2, [r0, #14]
 8013b4e:	6183      	str	r3, [r0, #24]
 8013b50:	4619      	mov	r1, r3
 8013b52:	2208      	movs	r2, #8
 8013b54:	305c      	adds	r0, #92	; 0x5c
 8013b56:	f000 fa53 	bl	8014000 <memset>
 8013b5a:	4b0d      	ldr	r3, [pc, #52]	; (8013b90 <std+0x58>)
 8013b5c:	6263      	str	r3, [r4, #36]	; 0x24
 8013b5e:	4b0d      	ldr	r3, [pc, #52]	; (8013b94 <std+0x5c>)
 8013b60:	62a3      	str	r3, [r4, #40]	; 0x28
 8013b62:	4b0d      	ldr	r3, [pc, #52]	; (8013b98 <std+0x60>)
 8013b64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013b66:	4b0d      	ldr	r3, [pc, #52]	; (8013b9c <std+0x64>)
 8013b68:	6323      	str	r3, [r4, #48]	; 0x30
 8013b6a:	4b0d      	ldr	r3, [pc, #52]	; (8013ba0 <std+0x68>)
 8013b6c:	6224      	str	r4, [r4, #32]
 8013b6e:	429c      	cmp	r4, r3
 8013b70:	d006      	beq.n	8013b80 <std+0x48>
 8013b72:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8013b76:	4294      	cmp	r4, r2
 8013b78:	d002      	beq.n	8013b80 <std+0x48>
 8013b7a:	33d0      	adds	r3, #208	; 0xd0
 8013b7c:	429c      	cmp	r4, r3
 8013b7e:	d105      	bne.n	8013b8c <std+0x54>
 8013b80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b88:	f000 bb4e 	b.w	8014228 <__retarget_lock_init_recursive>
 8013b8c:	bd10      	pop	{r4, pc}
 8013b8e:	bf00      	nop
 8013b90:	08013dfd 	.word	0x08013dfd
 8013b94:	08013e1f 	.word	0x08013e1f
 8013b98:	08013e57 	.word	0x08013e57
 8013b9c:	08013e7b 	.word	0x08013e7b
 8013ba0:	20004dc4 	.word	0x20004dc4

08013ba4 <stdio_exit_handler>:
 8013ba4:	4a02      	ldr	r2, [pc, #8]	; (8013bb0 <stdio_exit_handler+0xc>)
 8013ba6:	4903      	ldr	r1, [pc, #12]	; (8013bb4 <stdio_exit_handler+0x10>)
 8013ba8:	4803      	ldr	r0, [pc, #12]	; (8013bb8 <stdio_exit_handler+0x14>)
 8013baa:	f000 b87b 	b.w	8013ca4 <_fwalk_sglue>
 8013bae:	bf00      	nop
 8013bb0:	20000118 	.word	0x20000118
 8013bb4:	08016d31 	.word	0x08016d31
 8013bb8:	20000124 	.word	0x20000124

08013bbc <cleanup_stdio>:
 8013bbc:	6841      	ldr	r1, [r0, #4]
 8013bbe:	4b0c      	ldr	r3, [pc, #48]	; (8013bf0 <cleanup_stdio+0x34>)
 8013bc0:	4299      	cmp	r1, r3
 8013bc2:	b510      	push	{r4, lr}
 8013bc4:	4604      	mov	r4, r0
 8013bc6:	d001      	beq.n	8013bcc <cleanup_stdio+0x10>
 8013bc8:	f003 f8b2 	bl	8016d30 <_fflush_r>
 8013bcc:	68a1      	ldr	r1, [r4, #8]
 8013bce:	4b09      	ldr	r3, [pc, #36]	; (8013bf4 <cleanup_stdio+0x38>)
 8013bd0:	4299      	cmp	r1, r3
 8013bd2:	d002      	beq.n	8013bda <cleanup_stdio+0x1e>
 8013bd4:	4620      	mov	r0, r4
 8013bd6:	f003 f8ab 	bl	8016d30 <_fflush_r>
 8013bda:	68e1      	ldr	r1, [r4, #12]
 8013bdc:	4b06      	ldr	r3, [pc, #24]	; (8013bf8 <cleanup_stdio+0x3c>)
 8013bde:	4299      	cmp	r1, r3
 8013be0:	d004      	beq.n	8013bec <cleanup_stdio+0x30>
 8013be2:	4620      	mov	r0, r4
 8013be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013be8:	f003 b8a2 	b.w	8016d30 <_fflush_r>
 8013bec:	bd10      	pop	{r4, pc}
 8013bee:	bf00      	nop
 8013bf0:	20004dc4 	.word	0x20004dc4
 8013bf4:	20004e2c 	.word	0x20004e2c
 8013bf8:	20004e94 	.word	0x20004e94

08013bfc <global_stdio_init.part.0>:
 8013bfc:	b510      	push	{r4, lr}
 8013bfe:	4b0b      	ldr	r3, [pc, #44]	; (8013c2c <global_stdio_init.part.0+0x30>)
 8013c00:	4c0b      	ldr	r4, [pc, #44]	; (8013c30 <global_stdio_init.part.0+0x34>)
 8013c02:	4a0c      	ldr	r2, [pc, #48]	; (8013c34 <global_stdio_init.part.0+0x38>)
 8013c04:	601a      	str	r2, [r3, #0]
 8013c06:	4620      	mov	r0, r4
 8013c08:	2200      	movs	r2, #0
 8013c0a:	2104      	movs	r1, #4
 8013c0c:	f7ff ff94 	bl	8013b38 <std>
 8013c10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8013c14:	2201      	movs	r2, #1
 8013c16:	2109      	movs	r1, #9
 8013c18:	f7ff ff8e 	bl	8013b38 <std>
 8013c1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8013c20:	2202      	movs	r2, #2
 8013c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c26:	2112      	movs	r1, #18
 8013c28:	f7ff bf86 	b.w	8013b38 <std>
 8013c2c:	20004efc 	.word	0x20004efc
 8013c30:	20004dc4 	.word	0x20004dc4
 8013c34:	08013ba5 	.word	0x08013ba5

08013c38 <__sfp_lock_acquire>:
 8013c38:	4801      	ldr	r0, [pc, #4]	; (8013c40 <__sfp_lock_acquire+0x8>)
 8013c3a:	f000 baf6 	b.w	801422a <__retarget_lock_acquire_recursive>
 8013c3e:	bf00      	nop
 8013c40:	20004f05 	.word	0x20004f05

08013c44 <__sfp_lock_release>:
 8013c44:	4801      	ldr	r0, [pc, #4]	; (8013c4c <__sfp_lock_release+0x8>)
 8013c46:	f000 baf1 	b.w	801422c <__retarget_lock_release_recursive>
 8013c4a:	bf00      	nop
 8013c4c:	20004f05 	.word	0x20004f05

08013c50 <__sinit>:
 8013c50:	b510      	push	{r4, lr}
 8013c52:	4604      	mov	r4, r0
 8013c54:	f7ff fff0 	bl	8013c38 <__sfp_lock_acquire>
 8013c58:	6a23      	ldr	r3, [r4, #32]
 8013c5a:	b11b      	cbz	r3, 8013c64 <__sinit+0x14>
 8013c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c60:	f7ff bff0 	b.w	8013c44 <__sfp_lock_release>
 8013c64:	4b04      	ldr	r3, [pc, #16]	; (8013c78 <__sinit+0x28>)
 8013c66:	6223      	str	r3, [r4, #32]
 8013c68:	4b04      	ldr	r3, [pc, #16]	; (8013c7c <__sinit+0x2c>)
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d1f5      	bne.n	8013c5c <__sinit+0xc>
 8013c70:	f7ff ffc4 	bl	8013bfc <global_stdio_init.part.0>
 8013c74:	e7f2      	b.n	8013c5c <__sinit+0xc>
 8013c76:	bf00      	nop
 8013c78:	08013bbd 	.word	0x08013bbd
 8013c7c:	20004efc 	.word	0x20004efc

08013c80 <fiprintf>:
 8013c80:	b40e      	push	{r1, r2, r3}
 8013c82:	b503      	push	{r0, r1, lr}
 8013c84:	4601      	mov	r1, r0
 8013c86:	ab03      	add	r3, sp, #12
 8013c88:	4805      	ldr	r0, [pc, #20]	; (8013ca0 <fiprintf+0x20>)
 8013c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c8e:	6800      	ldr	r0, [r0, #0]
 8013c90:	9301      	str	r3, [sp, #4]
 8013c92:	f002 fead 	bl	80169f0 <_vfiprintf_r>
 8013c96:	b002      	add	sp, #8
 8013c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c9c:	b003      	add	sp, #12
 8013c9e:	4770      	bx	lr
 8013ca0:	20000170 	.word	0x20000170

08013ca4 <_fwalk_sglue>:
 8013ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ca8:	4607      	mov	r7, r0
 8013caa:	4688      	mov	r8, r1
 8013cac:	4614      	mov	r4, r2
 8013cae:	2600      	movs	r6, #0
 8013cb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013cb4:	f1b9 0901 	subs.w	r9, r9, #1
 8013cb8:	d505      	bpl.n	8013cc6 <_fwalk_sglue+0x22>
 8013cba:	6824      	ldr	r4, [r4, #0]
 8013cbc:	2c00      	cmp	r4, #0
 8013cbe:	d1f7      	bne.n	8013cb0 <_fwalk_sglue+0xc>
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013cc6:	89ab      	ldrh	r3, [r5, #12]
 8013cc8:	2b01      	cmp	r3, #1
 8013cca:	d907      	bls.n	8013cdc <_fwalk_sglue+0x38>
 8013ccc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013cd0:	3301      	adds	r3, #1
 8013cd2:	d003      	beq.n	8013cdc <_fwalk_sglue+0x38>
 8013cd4:	4629      	mov	r1, r5
 8013cd6:	4638      	mov	r0, r7
 8013cd8:	47c0      	blx	r8
 8013cda:	4306      	orrs	r6, r0
 8013cdc:	3568      	adds	r5, #104	; 0x68
 8013cde:	e7e9      	b.n	8013cb4 <_fwalk_sglue+0x10>

08013ce0 <iprintf>:
 8013ce0:	b40f      	push	{r0, r1, r2, r3}
 8013ce2:	b507      	push	{r0, r1, r2, lr}
 8013ce4:	4906      	ldr	r1, [pc, #24]	; (8013d00 <iprintf+0x20>)
 8013ce6:	ab04      	add	r3, sp, #16
 8013ce8:	6808      	ldr	r0, [r1, #0]
 8013cea:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cee:	6881      	ldr	r1, [r0, #8]
 8013cf0:	9301      	str	r3, [sp, #4]
 8013cf2:	f002 fe7d 	bl	80169f0 <_vfiprintf_r>
 8013cf6:	b003      	add	sp, #12
 8013cf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cfc:	b004      	add	sp, #16
 8013cfe:	4770      	bx	lr
 8013d00:	20000170 	.word	0x20000170

08013d04 <_puts_r>:
 8013d04:	6a03      	ldr	r3, [r0, #32]
 8013d06:	b570      	push	{r4, r5, r6, lr}
 8013d08:	6884      	ldr	r4, [r0, #8]
 8013d0a:	4605      	mov	r5, r0
 8013d0c:	460e      	mov	r6, r1
 8013d0e:	b90b      	cbnz	r3, 8013d14 <_puts_r+0x10>
 8013d10:	f7ff ff9e 	bl	8013c50 <__sinit>
 8013d14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013d16:	07db      	lsls	r3, r3, #31
 8013d18:	d405      	bmi.n	8013d26 <_puts_r+0x22>
 8013d1a:	89a3      	ldrh	r3, [r4, #12]
 8013d1c:	0598      	lsls	r0, r3, #22
 8013d1e:	d402      	bmi.n	8013d26 <_puts_r+0x22>
 8013d20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d22:	f000 fa82 	bl	801422a <__retarget_lock_acquire_recursive>
 8013d26:	89a3      	ldrh	r3, [r4, #12]
 8013d28:	0719      	lsls	r1, r3, #28
 8013d2a:	d513      	bpl.n	8013d54 <_puts_r+0x50>
 8013d2c:	6923      	ldr	r3, [r4, #16]
 8013d2e:	b18b      	cbz	r3, 8013d54 <_puts_r+0x50>
 8013d30:	3e01      	subs	r6, #1
 8013d32:	68a3      	ldr	r3, [r4, #8]
 8013d34:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013d38:	3b01      	subs	r3, #1
 8013d3a:	60a3      	str	r3, [r4, #8]
 8013d3c:	b9e9      	cbnz	r1, 8013d7a <_puts_r+0x76>
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	da2e      	bge.n	8013da0 <_puts_r+0x9c>
 8013d42:	4622      	mov	r2, r4
 8013d44:	210a      	movs	r1, #10
 8013d46:	4628      	mov	r0, r5
 8013d48:	f000 f89b 	bl	8013e82 <__swbuf_r>
 8013d4c:	3001      	adds	r0, #1
 8013d4e:	d007      	beq.n	8013d60 <_puts_r+0x5c>
 8013d50:	250a      	movs	r5, #10
 8013d52:	e007      	b.n	8013d64 <_puts_r+0x60>
 8013d54:	4621      	mov	r1, r4
 8013d56:	4628      	mov	r0, r5
 8013d58:	f000 f8d0 	bl	8013efc <__swsetup_r>
 8013d5c:	2800      	cmp	r0, #0
 8013d5e:	d0e7      	beq.n	8013d30 <_puts_r+0x2c>
 8013d60:	f04f 35ff 	mov.w	r5, #4294967295
 8013d64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013d66:	07da      	lsls	r2, r3, #31
 8013d68:	d405      	bmi.n	8013d76 <_puts_r+0x72>
 8013d6a:	89a3      	ldrh	r3, [r4, #12]
 8013d6c:	059b      	lsls	r3, r3, #22
 8013d6e:	d402      	bmi.n	8013d76 <_puts_r+0x72>
 8013d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d72:	f000 fa5b 	bl	801422c <__retarget_lock_release_recursive>
 8013d76:	4628      	mov	r0, r5
 8013d78:	bd70      	pop	{r4, r5, r6, pc}
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	da04      	bge.n	8013d88 <_puts_r+0x84>
 8013d7e:	69a2      	ldr	r2, [r4, #24]
 8013d80:	429a      	cmp	r2, r3
 8013d82:	dc06      	bgt.n	8013d92 <_puts_r+0x8e>
 8013d84:	290a      	cmp	r1, #10
 8013d86:	d004      	beq.n	8013d92 <_puts_r+0x8e>
 8013d88:	6823      	ldr	r3, [r4, #0]
 8013d8a:	1c5a      	adds	r2, r3, #1
 8013d8c:	6022      	str	r2, [r4, #0]
 8013d8e:	7019      	strb	r1, [r3, #0]
 8013d90:	e7cf      	b.n	8013d32 <_puts_r+0x2e>
 8013d92:	4622      	mov	r2, r4
 8013d94:	4628      	mov	r0, r5
 8013d96:	f000 f874 	bl	8013e82 <__swbuf_r>
 8013d9a:	3001      	adds	r0, #1
 8013d9c:	d1c9      	bne.n	8013d32 <_puts_r+0x2e>
 8013d9e:	e7df      	b.n	8013d60 <_puts_r+0x5c>
 8013da0:	6823      	ldr	r3, [r4, #0]
 8013da2:	250a      	movs	r5, #10
 8013da4:	1c5a      	adds	r2, r3, #1
 8013da6:	6022      	str	r2, [r4, #0]
 8013da8:	701d      	strb	r5, [r3, #0]
 8013daa:	e7db      	b.n	8013d64 <_puts_r+0x60>

08013dac <puts>:
 8013dac:	4b02      	ldr	r3, [pc, #8]	; (8013db8 <puts+0xc>)
 8013dae:	4601      	mov	r1, r0
 8013db0:	6818      	ldr	r0, [r3, #0]
 8013db2:	f7ff bfa7 	b.w	8013d04 <_puts_r>
 8013db6:	bf00      	nop
 8013db8:	20000170 	.word	0x20000170

08013dbc <siprintf>:
 8013dbc:	b40e      	push	{r1, r2, r3}
 8013dbe:	b500      	push	{lr}
 8013dc0:	b09c      	sub	sp, #112	; 0x70
 8013dc2:	ab1d      	add	r3, sp, #116	; 0x74
 8013dc4:	9002      	str	r0, [sp, #8]
 8013dc6:	9006      	str	r0, [sp, #24]
 8013dc8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013dcc:	4809      	ldr	r0, [pc, #36]	; (8013df4 <siprintf+0x38>)
 8013dce:	9107      	str	r1, [sp, #28]
 8013dd0:	9104      	str	r1, [sp, #16]
 8013dd2:	4909      	ldr	r1, [pc, #36]	; (8013df8 <siprintf+0x3c>)
 8013dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8013dd8:	9105      	str	r1, [sp, #20]
 8013dda:	6800      	ldr	r0, [r0, #0]
 8013ddc:	9301      	str	r3, [sp, #4]
 8013dde:	a902      	add	r1, sp, #8
 8013de0:	f002 fcde 	bl	80167a0 <_svfiprintf_r>
 8013de4:	9b02      	ldr	r3, [sp, #8]
 8013de6:	2200      	movs	r2, #0
 8013de8:	701a      	strb	r2, [r3, #0]
 8013dea:	b01c      	add	sp, #112	; 0x70
 8013dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8013df0:	b003      	add	sp, #12
 8013df2:	4770      	bx	lr
 8013df4:	20000170 	.word	0x20000170
 8013df8:	ffff0208 	.word	0xffff0208

08013dfc <__sread>:
 8013dfc:	b510      	push	{r4, lr}
 8013dfe:	460c      	mov	r4, r1
 8013e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e04:	f000 f9c2 	bl	801418c <_read_r>
 8013e08:	2800      	cmp	r0, #0
 8013e0a:	bfab      	itete	ge
 8013e0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8013e10:	181b      	addge	r3, r3, r0
 8013e12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013e16:	bfac      	ite	ge
 8013e18:	6563      	strge	r3, [r4, #84]	; 0x54
 8013e1a:	81a3      	strhlt	r3, [r4, #12]
 8013e1c:	bd10      	pop	{r4, pc}

08013e1e <__swrite>:
 8013e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e22:	461f      	mov	r7, r3
 8013e24:	898b      	ldrh	r3, [r1, #12]
 8013e26:	05db      	lsls	r3, r3, #23
 8013e28:	4605      	mov	r5, r0
 8013e2a:	460c      	mov	r4, r1
 8013e2c:	4616      	mov	r6, r2
 8013e2e:	d505      	bpl.n	8013e3c <__swrite+0x1e>
 8013e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e34:	2302      	movs	r3, #2
 8013e36:	2200      	movs	r2, #0
 8013e38:	f000 f996 	bl	8014168 <_lseek_r>
 8013e3c:	89a3      	ldrh	r3, [r4, #12]
 8013e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013e46:	81a3      	strh	r3, [r4, #12]
 8013e48:	4632      	mov	r2, r6
 8013e4a:	463b      	mov	r3, r7
 8013e4c:	4628      	mov	r0, r5
 8013e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e52:	f000 b9ad 	b.w	80141b0 <_write_r>

08013e56 <__sseek>:
 8013e56:	b510      	push	{r4, lr}
 8013e58:	460c      	mov	r4, r1
 8013e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e5e:	f000 f983 	bl	8014168 <_lseek_r>
 8013e62:	1c43      	adds	r3, r0, #1
 8013e64:	89a3      	ldrh	r3, [r4, #12]
 8013e66:	bf15      	itete	ne
 8013e68:	6560      	strne	r0, [r4, #84]	; 0x54
 8013e6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013e6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013e72:	81a3      	strheq	r3, [r4, #12]
 8013e74:	bf18      	it	ne
 8013e76:	81a3      	strhne	r3, [r4, #12]
 8013e78:	bd10      	pop	{r4, pc}

08013e7a <__sclose>:
 8013e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e7e:	f000 b963 	b.w	8014148 <_close_r>

08013e82 <__swbuf_r>:
 8013e82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e84:	460e      	mov	r6, r1
 8013e86:	4614      	mov	r4, r2
 8013e88:	4605      	mov	r5, r0
 8013e8a:	b118      	cbz	r0, 8013e94 <__swbuf_r+0x12>
 8013e8c:	6a03      	ldr	r3, [r0, #32]
 8013e8e:	b90b      	cbnz	r3, 8013e94 <__swbuf_r+0x12>
 8013e90:	f7ff fede 	bl	8013c50 <__sinit>
 8013e94:	69a3      	ldr	r3, [r4, #24]
 8013e96:	60a3      	str	r3, [r4, #8]
 8013e98:	89a3      	ldrh	r3, [r4, #12]
 8013e9a:	071a      	lsls	r2, r3, #28
 8013e9c:	d525      	bpl.n	8013eea <__swbuf_r+0x68>
 8013e9e:	6923      	ldr	r3, [r4, #16]
 8013ea0:	b31b      	cbz	r3, 8013eea <__swbuf_r+0x68>
 8013ea2:	6823      	ldr	r3, [r4, #0]
 8013ea4:	6922      	ldr	r2, [r4, #16]
 8013ea6:	1a98      	subs	r0, r3, r2
 8013ea8:	6963      	ldr	r3, [r4, #20]
 8013eaa:	b2f6      	uxtb	r6, r6
 8013eac:	4283      	cmp	r3, r0
 8013eae:	4637      	mov	r7, r6
 8013eb0:	dc04      	bgt.n	8013ebc <__swbuf_r+0x3a>
 8013eb2:	4621      	mov	r1, r4
 8013eb4:	4628      	mov	r0, r5
 8013eb6:	f002 ff3b 	bl	8016d30 <_fflush_r>
 8013eba:	b9e0      	cbnz	r0, 8013ef6 <__swbuf_r+0x74>
 8013ebc:	68a3      	ldr	r3, [r4, #8]
 8013ebe:	3b01      	subs	r3, #1
 8013ec0:	60a3      	str	r3, [r4, #8]
 8013ec2:	6823      	ldr	r3, [r4, #0]
 8013ec4:	1c5a      	adds	r2, r3, #1
 8013ec6:	6022      	str	r2, [r4, #0]
 8013ec8:	701e      	strb	r6, [r3, #0]
 8013eca:	6962      	ldr	r2, [r4, #20]
 8013ecc:	1c43      	adds	r3, r0, #1
 8013ece:	429a      	cmp	r2, r3
 8013ed0:	d004      	beq.n	8013edc <__swbuf_r+0x5a>
 8013ed2:	89a3      	ldrh	r3, [r4, #12]
 8013ed4:	07db      	lsls	r3, r3, #31
 8013ed6:	d506      	bpl.n	8013ee6 <__swbuf_r+0x64>
 8013ed8:	2e0a      	cmp	r6, #10
 8013eda:	d104      	bne.n	8013ee6 <__swbuf_r+0x64>
 8013edc:	4621      	mov	r1, r4
 8013ede:	4628      	mov	r0, r5
 8013ee0:	f002 ff26 	bl	8016d30 <_fflush_r>
 8013ee4:	b938      	cbnz	r0, 8013ef6 <__swbuf_r+0x74>
 8013ee6:	4638      	mov	r0, r7
 8013ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013eea:	4621      	mov	r1, r4
 8013eec:	4628      	mov	r0, r5
 8013eee:	f000 f805 	bl	8013efc <__swsetup_r>
 8013ef2:	2800      	cmp	r0, #0
 8013ef4:	d0d5      	beq.n	8013ea2 <__swbuf_r+0x20>
 8013ef6:	f04f 37ff 	mov.w	r7, #4294967295
 8013efa:	e7f4      	b.n	8013ee6 <__swbuf_r+0x64>

08013efc <__swsetup_r>:
 8013efc:	b538      	push	{r3, r4, r5, lr}
 8013efe:	4b2a      	ldr	r3, [pc, #168]	; (8013fa8 <__swsetup_r+0xac>)
 8013f00:	4605      	mov	r5, r0
 8013f02:	6818      	ldr	r0, [r3, #0]
 8013f04:	460c      	mov	r4, r1
 8013f06:	b118      	cbz	r0, 8013f10 <__swsetup_r+0x14>
 8013f08:	6a03      	ldr	r3, [r0, #32]
 8013f0a:	b90b      	cbnz	r3, 8013f10 <__swsetup_r+0x14>
 8013f0c:	f7ff fea0 	bl	8013c50 <__sinit>
 8013f10:	89a3      	ldrh	r3, [r4, #12]
 8013f12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013f16:	0718      	lsls	r0, r3, #28
 8013f18:	d422      	bmi.n	8013f60 <__swsetup_r+0x64>
 8013f1a:	06d9      	lsls	r1, r3, #27
 8013f1c:	d407      	bmi.n	8013f2e <__swsetup_r+0x32>
 8013f1e:	2309      	movs	r3, #9
 8013f20:	602b      	str	r3, [r5, #0]
 8013f22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013f26:	81a3      	strh	r3, [r4, #12]
 8013f28:	f04f 30ff 	mov.w	r0, #4294967295
 8013f2c:	e034      	b.n	8013f98 <__swsetup_r+0x9c>
 8013f2e:	0758      	lsls	r0, r3, #29
 8013f30:	d512      	bpl.n	8013f58 <__swsetup_r+0x5c>
 8013f32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f34:	b141      	cbz	r1, 8013f48 <__swsetup_r+0x4c>
 8013f36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f3a:	4299      	cmp	r1, r3
 8013f3c:	d002      	beq.n	8013f44 <__swsetup_r+0x48>
 8013f3e:	4628      	mov	r0, r5
 8013f40:	f001 f814 	bl	8014f6c <_free_r>
 8013f44:	2300      	movs	r3, #0
 8013f46:	6363      	str	r3, [r4, #52]	; 0x34
 8013f48:	89a3      	ldrh	r3, [r4, #12]
 8013f4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013f4e:	81a3      	strh	r3, [r4, #12]
 8013f50:	2300      	movs	r3, #0
 8013f52:	6063      	str	r3, [r4, #4]
 8013f54:	6923      	ldr	r3, [r4, #16]
 8013f56:	6023      	str	r3, [r4, #0]
 8013f58:	89a3      	ldrh	r3, [r4, #12]
 8013f5a:	f043 0308 	orr.w	r3, r3, #8
 8013f5e:	81a3      	strh	r3, [r4, #12]
 8013f60:	6923      	ldr	r3, [r4, #16]
 8013f62:	b94b      	cbnz	r3, 8013f78 <__swsetup_r+0x7c>
 8013f64:	89a3      	ldrh	r3, [r4, #12]
 8013f66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013f6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013f6e:	d003      	beq.n	8013f78 <__swsetup_r+0x7c>
 8013f70:	4621      	mov	r1, r4
 8013f72:	4628      	mov	r0, r5
 8013f74:	f002 ff2a 	bl	8016dcc <__smakebuf_r>
 8013f78:	89a0      	ldrh	r0, [r4, #12]
 8013f7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013f7e:	f010 0301 	ands.w	r3, r0, #1
 8013f82:	d00a      	beq.n	8013f9a <__swsetup_r+0x9e>
 8013f84:	2300      	movs	r3, #0
 8013f86:	60a3      	str	r3, [r4, #8]
 8013f88:	6963      	ldr	r3, [r4, #20]
 8013f8a:	425b      	negs	r3, r3
 8013f8c:	61a3      	str	r3, [r4, #24]
 8013f8e:	6923      	ldr	r3, [r4, #16]
 8013f90:	b943      	cbnz	r3, 8013fa4 <__swsetup_r+0xa8>
 8013f92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013f96:	d1c4      	bne.n	8013f22 <__swsetup_r+0x26>
 8013f98:	bd38      	pop	{r3, r4, r5, pc}
 8013f9a:	0781      	lsls	r1, r0, #30
 8013f9c:	bf58      	it	pl
 8013f9e:	6963      	ldrpl	r3, [r4, #20]
 8013fa0:	60a3      	str	r3, [r4, #8]
 8013fa2:	e7f4      	b.n	8013f8e <__swsetup_r+0x92>
 8013fa4:	2000      	movs	r0, #0
 8013fa6:	e7f7      	b.n	8013f98 <__swsetup_r+0x9c>
 8013fa8:	20000170 	.word	0x20000170

08013fac <memcmp>:
 8013fac:	b510      	push	{r4, lr}
 8013fae:	3901      	subs	r1, #1
 8013fb0:	4402      	add	r2, r0
 8013fb2:	4290      	cmp	r0, r2
 8013fb4:	d101      	bne.n	8013fba <memcmp+0xe>
 8013fb6:	2000      	movs	r0, #0
 8013fb8:	e005      	b.n	8013fc6 <memcmp+0x1a>
 8013fba:	7803      	ldrb	r3, [r0, #0]
 8013fbc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013fc0:	42a3      	cmp	r3, r4
 8013fc2:	d001      	beq.n	8013fc8 <memcmp+0x1c>
 8013fc4:	1b18      	subs	r0, r3, r4
 8013fc6:	bd10      	pop	{r4, pc}
 8013fc8:	3001      	adds	r0, #1
 8013fca:	e7f2      	b.n	8013fb2 <memcmp+0x6>

08013fcc <memmove>:
 8013fcc:	4288      	cmp	r0, r1
 8013fce:	b510      	push	{r4, lr}
 8013fd0:	eb01 0402 	add.w	r4, r1, r2
 8013fd4:	d902      	bls.n	8013fdc <memmove+0x10>
 8013fd6:	4284      	cmp	r4, r0
 8013fd8:	4623      	mov	r3, r4
 8013fda:	d807      	bhi.n	8013fec <memmove+0x20>
 8013fdc:	1e43      	subs	r3, r0, #1
 8013fde:	42a1      	cmp	r1, r4
 8013fe0:	d008      	beq.n	8013ff4 <memmove+0x28>
 8013fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013fe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013fea:	e7f8      	b.n	8013fde <memmove+0x12>
 8013fec:	4402      	add	r2, r0
 8013fee:	4601      	mov	r1, r0
 8013ff0:	428a      	cmp	r2, r1
 8013ff2:	d100      	bne.n	8013ff6 <memmove+0x2a>
 8013ff4:	bd10      	pop	{r4, pc}
 8013ff6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013ffa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013ffe:	e7f7      	b.n	8013ff0 <memmove+0x24>

08014000 <memset>:
 8014000:	4402      	add	r2, r0
 8014002:	4603      	mov	r3, r0
 8014004:	4293      	cmp	r3, r2
 8014006:	d100      	bne.n	801400a <memset+0xa>
 8014008:	4770      	bx	lr
 801400a:	f803 1b01 	strb.w	r1, [r3], #1
 801400e:	e7f9      	b.n	8014004 <memset+0x4>

08014010 <strncmp>:
 8014010:	b510      	push	{r4, lr}
 8014012:	b16a      	cbz	r2, 8014030 <strncmp+0x20>
 8014014:	3901      	subs	r1, #1
 8014016:	1884      	adds	r4, r0, r2
 8014018:	f810 2b01 	ldrb.w	r2, [r0], #1
 801401c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014020:	429a      	cmp	r2, r3
 8014022:	d103      	bne.n	801402c <strncmp+0x1c>
 8014024:	42a0      	cmp	r0, r4
 8014026:	d001      	beq.n	801402c <strncmp+0x1c>
 8014028:	2a00      	cmp	r2, #0
 801402a:	d1f5      	bne.n	8014018 <strncmp+0x8>
 801402c:	1ad0      	subs	r0, r2, r3
 801402e:	bd10      	pop	{r4, pc}
 8014030:	4610      	mov	r0, r2
 8014032:	e7fc      	b.n	801402e <strncmp+0x1e>

08014034 <strncpy>:
 8014034:	b510      	push	{r4, lr}
 8014036:	3901      	subs	r1, #1
 8014038:	4603      	mov	r3, r0
 801403a:	b132      	cbz	r2, 801404a <strncpy+0x16>
 801403c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014040:	f803 4b01 	strb.w	r4, [r3], #1
 8014044:	3a01      	subs	r2, #1
 8014046:	2c00      	cmp	r4, #0
 8014048:	d1f7      	bne.n	801403a <strncpy+0x6>
 801404a:	441a      	add	r2, r3
 801404c:	2100      	movs	r1, #0
 801404e:	4293      	cmp	r3, r2
 8014050:	d100      	bne.n	8014054 <strncpy+0x20>
 8014052:	bd10      	pop	{r4, pc}
 8014054:	f803 1b01 	strb.w	r1, [r3], #1
 8014058:	e7f9      	b.n	801404e <strncpy+0x1a>
	...

0801405c <strtok>:
 801405c:	4b16      	ldr	r3, [pc, #88]	; (80140b8 <strtok+0x5c>)
 801405e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014060:	681e      	ldr	r6, [r3, #0]
 8014062:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8014064:	4605      	mov	r5, r0
 8014066:	b9fc      	cbnz	r4, 80140a8 <strtok+0x4c>
 8014068:	2050      	movs	r0, #80	; 0x50
 801406a:	9101      	str	r1, [sp, #4]
 801406c:	f000 ffca 	bl	8015004 <malloc>
 8014070:	9901      	ldr	r1, [sp, #4]
 8014072:	6470      	str	r0, [r6, #68]	; 0x44
 8014074:	4602      	mov	r2, r0
 8014076:	b920      	cbnz	r0, 8014082 <strtok+0x26>
 8014078:	4b10      	ldr	r3, [pc, #64]	; (80140bc <strtok+0x60>)
 801407a:	4811      	ldr	r0, [pc, #68]	; (80140c0 <strtok+0x64>)
 801407c:	215b      	movs	r1, #91	; 0x5b
 801407e:	f7fe fe35 	bl	8012cec <__assert_func>
 8014082:	e9c0 4400 	strd	r4, r4, [r0]
 8014086:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801408a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801408e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8014092:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8014096:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801409a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801409e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80140a2:	6184      	str	r4, [r0, #24]
 80140a4:	7704      	strb	r4, [r0, #28]
 80140a6:	6244      	str	r4, [r0, #36]	; 0x24
 80140a8:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80140aa:	2301      	movs	r3, #1
 80140ac:	4628      	mov	r0, r5
 80140ae:	b002      	add	sp, #8
 80140b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80140b4:	f000 b806 	b.w	80140c4 <__strtok_r>
 80140b8:	20000170 	.word	0x20000170
 80140bc:	0801944d 	.word	0x0801944d
 80140c0:	08019464 	.word	0x08019464

080140c4 <__strtok_r>:
 80140c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140c6:	b908      	cbnz	r0, 80140cc <__strtok_r+0x8>
 80140c8:	6810      	ldr	r0, [r2, #0]
 80140ca:	b188      	cbz	r0, 80140f0 <__strtok_r+0x2c>
 80140cc:	4604      	mov	r4, r0
 80140ce:	4620      	mov	r0, r4
 80140d0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80140d4:	460f      	mov	r7, r1
 80140d6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80140da:	b91e      	cbnz	r6, 80140e4 <__strtok_r+0x20>
 80140dc:	b965      	cbnz	r5, 80140f8 <__strtok_r+0x34>
 80140de:	6015      	str	r5, [r2, #0]
 80140e0:	4628      	mov	r0, r5
 80140e2:	e005      	b.n	80140f0 <__strtok_r+0x2c>
 80140e4:	42b5      	cmp	r5, r6
 80140e6:	d1f6      	bne.n	80140d6 <__strtok_r+0x12>
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d1f0      	bne.n	80140ce <__strtok_r+0xa>
 80140ec:	6014      	str	r4, [r2, #0]
 80140ee:	7003      	strb	r3, [r0, #0]
 80140f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140f2:	461c      	mov	r4, r3
 80140f4:	e00c      	b.n	8014110 <__strtok_r+0x4c>
 80140f6:	b915      	cbnz	r5, 80140fe <__strtok_r+0x3a>
 80140f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80140fc:	460e      	mov	r6, r1
 80140fe:	f816 5b01 	ldrb.w	r5, [r6], #1
 8014102:	42ab      	cmp	r3, r5
 8014104:	d1f7      	bne.n	80140f6 <__strtok_r+0x32>
 8014106:	2b00      	cmp	r3, #0
 8014108:	d0f3      	beq.n	80140f2 <__strtok_r+0x2e>
 801410a:	2300      	movs	r3, #0
 801410c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8014110:	6014      	str	r4, [r2, #0]
 8014112:	e7ed      	b.n	80140f0 <__strtok_r+0x2c>

08014114 <strstr>:
 8014114:	780a      	ldrb	r2, [r1, #0]
 8014116:	b570      	push	{r4, r5, r6, lr}
 8014118:	b96a      	cbnz	r2, 8014136 <strstr+0x22>
 801411a:	bd70      	pop	{r4, r5, r6, pc}
 801411c:	429a      	cmp	r2, r3
 801411e:	d109      	bne.n	8014134 <strstr+0x20>
 8014120:	460c      	mov	r4, r1
 8014122:	4605      	mov	r5, r0
 8014124:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8014128:	2b00      	cmp	r3, #0
 801412a:	d0f6      	beq.n	801411a <strstr+0x6>
 801412c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8014130:	429e      	cmp	r6, r3
 8014132:	d0f7      	beq.n	8014124 <strstr+0x10>
 8014134:	3001      	adds	r0, #1
 8014136:	7803      	ldrb	r3, [r0, #0]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d1ef      	bne.n	801411c <strstr+0x8>
 801413c:	4618      	mov	r0, r3
 801413e:	e7ec      	b.n	801411a <strstr+0x6>

08014140 <_localeconv_r>:
 8014140:	4800      	ldr	r0, [pc, #0]	; (8014144 <_localeconv_r+0x4>)
 8014142:	4770      	bx	lr
 8014144:	20000264 	.word	0x20000264

08014148 <_close_r>:
 8014148:	b538      	push	{r3, r4, r5, lr}
 801414a:	4d06      	ldr	r5, [pc, #24]	; (8014164 <_close_r+0x1c>)
 801414c:	2300      	movs	r3, #0
 801414e:	4604      	mov	r4, r0
 8014150:	4608      	mov	r0, r1
 8014152:	602b      	str	r3, [r5, #0]
 8014154:	f7ee fffb 	bl	800314e <_close>
 8014158:	1c43      	adds	r3, r0, #1
 801415a:	d102      	bne.n	8014162 <_close_r+0x1a>
 801415c:	682b      	ldr	r3, [r5, #0]
 801415e:	b103      	cbz	r3, 8014162 <_close_r+0x1a>
 8014160:	6023      	str	r3, [r4, #0]
 8014162:	bd38      	pop	{r3, r4, r5, pc}
 8014164:	20004f00 	.word	0x20004f00

08014168 <_lseek_r>:
 8014168:	b538      	push	{r3, r4, r5, lr}
 801416a:	4d07      	ldr	r5, [pc, #28]	; (8014188 <_lseek_r+0x20>)
 801416c:	4604      	mov	r4, r0
 801416e:	4608      	mov	r0, r1
 8014170:	4611      	mov	r1, r2
 8014172:	2200      	movs	r2, #0
 8014174:	602a      	str	r2, [r5, #0]
 8014176:	461a      	mov	r2, r3
 8014178:	f7ef f810 	bl	800319c <_lseek>
 801417c:	1c43      	adds	r3, r0, #1
 801417e:	d102      	bne.n	8014186 <_lseek_r+0x1e>
 8014180:	682b      	ldr	r3, [r5, #0]
 8014182:	b103      	cbz	r3, 8014186 <_lseek_r+0x1e>
 8014184:	6023      	str	r3, [r4, #0]
 8014186:	bd38      	pop	{r3, r4, r5, pc}
 8014188:	20004f00 	.word	0x20004f00

0801418c <_read_r>:
 801418c:	b538      	push	{r3, r4, r5, lr}
 801418e:	4d07      	ldr	r5, [pc, #28]	; (80141ac <_read_r+0x20>)
 8014190:	4604      	mov	r4, r0
 8014192:	4608      	mov	r0, r1
 8014194:	4611      	mov	r1, r2
 8014196:	2200      	movs	r2, #0
 8014198:	602a      	str	r2, [r5, #0]
 801419a:	461a      	mov	r2, r3
 801419c:	f7ee ffba 	bl	8003114 <_read>
 80141a0:	1c43      	adds	r3, r0, #1
 80141a2:	d102      	bne.n	80141aa <_read_r+0x1e>
 80141a4:	682b      	ldr	r3, [r5, #0]
 80141a6:	b103      	cbz	r3, 80141aa <_read_r+0x1e>
 80141a8:	6023      	str	r3, [r4, #0]
 80141aa:	bd38      	pop	{r3, r4, r5, pc}
 80141ac:	20004f00 	.word	0x20004f00

080141b0 <_write_r>:
 80141b0:	b538      	push	{r3, r4, r5, lr}
 80141b2:	4d07      	ldr	r5, [pc, #28]	; (80141d0 <_write_r+0x20>)
 80141b4:	4604      	mov	r4, r0
 80141b6:	4608      	mov	r0, r1
 80141b8:	4611      	mov	r1, r2
 80141ba:	2200      	movs	r2, #0
 80141bc:	602a      	str	r2, [r5, #0]
 80141be:	461a      	mov	r2, r3
 80141c0:	f7ec ff3d 	bl	800103e <_write>
 80141c4:	1c43      	adds	r3, r0, #1
 80141c6:	d102      	bne.n	80141ce <_write_r+0x1e>
 80141c8:	682b      	ldr	r3, [r5, #0]
 80141ca:	b103      	cbz	r3, 80141ce <_write_r+0x1e>
 80141cc:	6023      	str	r3, [r4, #0]
 80141ce:	bd38      	pop	{r3, r4, r5, pc}
 80141d0:	20004f00 	.word	0x20004f00

080141d4 <__errno>:
 80141d4:	4b01      	ldr	r3, [pc, #4]	; (80141dc <__errno+0x8>)
 80141d6:	6818      	ldr	r0, [r3, #0]
 80141d8:	4770      	bx	lr
 80141da:	bf00      	nop
 80141dc:	20000170 	.word	0x20000170

080141e0 <__libc_init_array>:
 80141e0:	b570      	push	{r4, r5, r6, lr}
 80141e2:	4d0d      	ldr	r5, [pc, #52]	; (8014218 <__libc_init_array+0x38>)
 80141e4:	4c0d      	ldr	r4, [pc, #52]	; (801421c <__libc_init_array+0x3c>)
 80141e6:	1b64      	subs	r4, r4, r5
 80141e8:	10a4      	asrs	r4, r4, #2
 80141ea:	2600      	movs	r6, #0
 80141ec:	42a6      	cmp	r6, r4
 80141ee:	d109      	bne.n	8014204 <__libc_init_array+0x24>
 80141f0:	4d0b      	ldr	r5, [pc, #44]	; (8014220 <__libc_init_array+0x40>)
 80141f2:	4c0c      	ldr	r4, [pc, #48]	; (8014224 <__libc_init_array+0x44>)
 80141f4:	f003 fa68 	bl	80176c8 <_init>
 80141f8:	1b64      	subs	r4, r4, r5
 80141fa:	10a4      	asrs	r4, r4, #2
 80141fc:	2600      	movs	r6, #0
 80141fe:	42a6      	cmp	r6, r4
 8014200:	d105      	bne.n	801420e <__libc_init_array+0x2e>
 8014202:	bd70      	pop	{r4, r5, r6, pc}
 8014204:	f855 3b04 	ldr.w	r3, [r5], #4
 8014208:	4798      	blx	r3
 801420a:	3601      	adds	r6, #1
 801420c:	e7ee      	b.n	80141ec <__libc_init_array+0xc>
 801420e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014212:	4798      	blx	r3
 8014214:	3601      	adds	r6, #1
 8014216:	e7f2      	b.n	80141fe <__libc_init_array+0x1e>
 8014218:	08019764 	.word	0x08019764
 801421c:	08019764 	.word	0x08019764
 8014220:	08019764 	.word	0x08019764
 8014224:	08019768 	.word	0x08019768

08014228 <__retarget_lock_init_recursive>:
 8014228:	4770      	bx	lr

0801422a <__retarget_lock_acquire_recursive>:
 801422a:	4770      	bx	lr

0801422c <__retarget_lock_release_recursive>:
 801422c:	4770      	bx	lr

0801422e <strcpy>:
 801422e:	4603      	mov	r3, r0
 8014230:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014234:	f803 2b01 	strb.w	r2, [r3], #1
 8014238:	2a00      	cmp	r2, #0
 801423a:	d1f9      	bne.n	8014230 <strcpy+0x2>
 801423c:	4770      	bx	lr

0801423e <memcpy>:
 801423e:	440a      	add	r2, r1
 8014240:	4291      	cmp	r1, r2
 8014242:	f100 33ff 	add.w	r3, r0, #4294967295
 8014246:	d100      	bne.n	801424a <memcpy+0xc>
 8014248:	4770      	bx	lr
 801424a:	b510      	push	{r4, lr}
 801424c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014250:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014254:	4291      	cmp	r1, r2
 8014256:	d1f9      	bne.n	801424c <memcpy+0xe>
 8014258:	bd10      	pop	{r4, pc}
	...

0801425c <nanf>:
 801425c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014264 <nanf+0x8>
 8014260:	4770      	bx	lr
 8014262:	bf00      	nop
 8014264:	7fc00000 	.word	0x7fc00000

08014268 <abort>:
 8014268:	b508      	push	{r3, lr}
 801426a:	2006      	movs	r0, #6
 801426c:	f002 fe12 	bl	8016e94 <raise>
 8014270:	2001      	movs	r0, #1
 8014272:	f7ee ff45 	bl	8003100 <_exit>

08014276 <quorem>:
 8014276:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801427a:	6903      	ldr	r3, [r0, #16]
 801427c:	690c      	ldr	r4, [r1, #16]
 801427e:	42a3      	cmp	r3, r4
 8014280:	4607      	mov	r7, r0
 8014282:	db7e      	blt.n	8014382 <quorem+0x10c>
 8014284:	3c01      	subs	r4, #1
 8014286:	f101 0814 	add.w	r8, r1, #20
 801428a:	f100 0514 	add.w	r5, r0, #20
 801428e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014292:	9301      	str	r3, [sp, #4]
 8014294:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801429c:	3301      	adds	r3, #1
 801429e:	429a      	cmp	r2, r3
 80142a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80142a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80142a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80142ac:	d331      	bcc.n	8014312 <quorem+0x9c>
 80142ae:	f04f 0e00 	mov.w	lr, #0
 80142b2:	4640      	mov	r0, r8
 80142b4:	46ac      	mov	ip, r5
 80142b6:	46f2      	mov	sl, lr
 80142b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80142bc:	b293      	uxth	r3, r2
 80142be:	fb06 e303 	mla	r3, r6, r3, lr
 80142c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80142c6:	0c1a      	lsrs	r2, r3, #16
 80142c8:	b29b      	uxth	r3, r3
 80142ca:	ebaa 0303 	sub.w	r3, sl, r3
 80142ce:	f8dc a000 	ldr.w	sl, [ip]
 80142d2:	fa13 f38a 	uxtah	r3, r3, sl
 80142d6:	fb06 220e 	mla	r2, r6, lr, r2
 80142da:	9300      	str	r3, [sp, #0]
 80142dc:	9b00      	ldr	r3, [sp, #0]
 80142de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80142e2:	b292      	uxth	r2, r2
 80142e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80142e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80142ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80142f0:	4581      	cmp	r9, r0
 80142f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80142f6:	f84c 3b04 	str.w	r3, [ip], #4
 80142fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80142fe:	d2db      	bcs.n	80142b8 <quorem+0x42>
 8014300:	f855 300b 	ldr.w	r3, [r5, fp]
 8014304:	b92b      	cbnz	r3, 8014312 <quorem+0x9c>
 8014306:	9b01      	ldr	r3, [sp, #4]
 8014308:	3b04      	subs	r3, #4
 801430a:	429d      	cmp	r5, r3
 801430c:	461a      	mov	r2, r3
 801430e:	d32c      	bcc.n	801436a <quorem+0xf4>
 8014310:	613c      	str	r4, [r7, #16]
 8014312:	4638      	mov	r0, r7
 8014314:	f001 f9f0 	bl	80156f8 <__mcmp>
 8014318:	2800      	cmp	r0, #0
 801431a:	db22      	blt.n	8014362 <quorem+0xec>
 801431c:	3601      	adds	r6, #1
 801431e:	4629      	mov	r1, r5
 8014320:	2000      	movs	r0, #0
 8014322:	f858 2b04 	ldr.w	r2, [r8], #4
 8014326:	f8d1 c000 	ldr.w	ip, [r1]
 801432a:	b293      	uxth	r3, r2
 801432c:	1ac3      	subs	r3, r0, r3
 801432e:	0c12      	lsrs	r2, r2, #16
 8014330:	fa13 f38c 	uxtah	r3, r3, ip
 8014334:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8014338:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801433c:	b29b      	uxth	r3, r3
 801433e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014342:	45c1      	cmp	r9, r8
 8014344:	f841 3b04 	str.w	r3, [r1], #4
 8014348:	ea4f 4022 	mov.w	r0, r2, asr #16
 801434c:	d2e9      	bcs.n	8014322 <quorem+0xac>
 801434e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014352:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014356:	b922      	cbnz	r2, 8014362 <quorem+0xec>
 8014358:	3b04      	subs	r3, #4
 801435a:	429d      	cmp	r5, r3
 801435c:	461a      	mov	r2, r3
 801435e:	d30a      	bcc.n	8014376 <quorem+0x100>
 8014360:	613c      	str	r4, [r7, #16]
 8014362:	4630      	mov	r0, r6
 8014364:	b003      	add	sp, #12
 8014366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801436a:	6812      	ldr	r2, [r2, #0]
 801436c:	3b04      	subs	r3, #4
 801436e:	2a00      	cmp	r2, #0
 8014370:	d1ce      	bne.n	8014310 <quorem+0x9a>
 8014372:	3c01      	subs	r4, #1
 8014374:	e7c9      	b.n	801430a <quorem+0x94>
 8014376:	6812      	ldr	r2, [r2, #0]
 8014378:	3b04      	subs	r3, #4
 801437a:	2a00      	cmp	r2, #0
 801437c:	d1f0      	bne.n	8014360 <quorem+0xea>
 801437e:	3c01      	subs	r4, #1
 8014380:	e7eb      	b.n	801435a <quorem+0xe4>
 8014382:	2000      	movs	r0, #0
 8014384:	e7ee      	b.n	8014364 <quorem+0xee>
	...

08014388 <_dtoa_r>:
 8014388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801438c:	ed2d 8b04 	vpush	{d8-d9}
 8014390:	69c5      	ldr	r5, [r0, #28]
 8014392:	b093      	sub	sp, #76	; 0x4c
 8014394:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014398:	ec57 6b10 	vmov	r6, r7, d0
 801439c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80143a0:	9107      	str	r1, [sp, #28]
 80143a2:	4604      	mov	r4, r0
 80143a4:	920a      	str	r2, [sp, #40]	; 0x28
 80143a6:	930d      	str	r3, [sp, #52]	; 0x34
 80143a8:	b975      	cbnz	r5, 80143c8 <_dtoa_r+0x40>
 80143aa:	2010      	movs	r0, #16
 80143ac:	f000 fe2a 	bl	8015004 <malloc>
 80143b0:	4602      	mov	r2, r0
 80143b2:	61e0      	str	r0, [r4, #28]
 80143b4:	b920      	cbnz	r0, 80143c0 <_dtoa_r+0x38>
 80143b6:	4bae      	ldr	r3, [pc, #696]	; (8014670 <_dtoa_r+0x2e8>)
 80143b8:	21ef      	movs	r1, #239	; 0xef
 80143ba:	48ae      	ldr	r0, [pc, #696]	; (8014674 <_dtoa_r+0x2ec>)
 80143bc:	f7fe fc96 	bl	8012cec <__assert_func>
 80143c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80143c4:	6005      	str	r5, [r0, #0]
 80143c6:	60c5      	str	r5, [r0, #12]
 80143c8:	69e3      	ldr	r3, [r4, #28]
 80143ca:	6819      	ldr	r1, [r3, #0]
 80143cc:	b151      	cbz	r1, 80143e4 <_dtoa_r+0x5c>
 80143ce:	685a      	ldr	r2, [r3, #4]
 80143d0:	604a      	str	r2, [r1, #4]
 80143d2:	2301      	movs	r3, #1
 80143d4:	4093      	lsls	r3, r2
 80143d6:	608b      	str	r3, [r1, #8]
 80143d8:	4620      	mov	r0, r4
 80143da:	f000 ff07 	bl	80151ec <_Bfree>
 80143de:	69e3      	ldr	r3, [r4, #28]
 80143e0:	2200      	movs	r2, #0
 80143e2:	601a      	str	r2, [r3, #0]
 80143e4:	1e3b      	subs	r3, r7, #0
 80143e6:	bfbb      	ittet	lt
 80143e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80143ec:	9303      	strlt	r3, [sp, #12]
 80143ee:	2300      	movge	r3, #0
 80143f0:	2201      	movlt	r2, #1
 80143f2:	bfac      	ite	ge
 80143f4:	f8c8 3000 	strge.w	r3, [r8]
 80143f8:	f8c8 2000 	strlt.w	r2, [r8]
 80143fc:	4b9e      	ldr	r3, [pc, #632]	; (8014678 <_dtoa_r+0x2f0>)
 80143fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8014402:	ea33 0308 	bics.w	r3, r3, r8
 8014406:	d11b      	bne.n	8014440 <_dtoa_r+0xb8>
 8014408:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801440a:	f242 730f 	movw	r3, #9999	; 0x270f
 801440e:	6013      	str	r3, [r2, #0]
 8014410:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8014414:	4333      	orrs	r3, r6
 8014416:	f000 8593 	beq.w	8014f40 <_dtoa_r+0xbb8>
 801441a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801441c:	b963      	cbnz	r3, 8014438 <_dtoa_r+0xb0>
 801441e:	4b97      	ldr	r3, [pc, #604]	; (801467c <_dtoa_r+0x2f4>)
 8014420:	e027      	b.n	8014472 <_dtoa_r+0xea>
 8014422:	4b97      	ldr	r3, [pc, #604]	; (8014680 <_dtoa_r+0x2f8>)
 8014424:	9300      	str	r3, [sp, #0]
 8014426:	3308      	adds	r3, #8
 8014428:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801442a:	6013      	str	r3, [r2, #0]
 801442c:	9800      	ldr	r0, [sp, #0]
 801442e:	b013      	add	sp, #76	; 0x4c
 8014430:	ecbd 8b04 	vpop	{d8-d9}
 8014434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014438:	4b90      	ldr	r3, [pc, #576]	; (801467c <_dtoa_r+0x2f4>)
 801443a:	9300      	str	r3, [sp, #0]
 801443c:	3303      	adds	r3, #3
 801443e:	e7f3      	b.n	8014428 <_dtoa_r+0xa0>
 8014440:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014444:	2200      	movs	r2, #0
 8014446:	ec51 0b17 	vmov	r0, r1, d7
 801444a:	eeb0 8a47 	vmov.f32	s16, s14
 801444e:	eef0 8a67 	vmov.f32	s17, s15
 8014452:	2300      	movs	r3, #0
 8014454:	f7ec fb38 	bl	8000ac8 <__aeabi_dcmpeq>
 8014458:	4681      	mov	r9, r0
 801445a:	b160      	cbz	r0, 8014476 <_dtoa_r+0xee>
 801445c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801445e:	2301      	movs	r3, #1
 8014460:	6013      	str	r3, [r2, #0]
 8014462:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014464:	2b00      	cmp	r3, #0
 8014466:	f000 8568 	beq.w	8014f3a <_dtoa_r+0xbb2>
 801446a:	4b86      	ldr	r3, [pc, #536]	; (8014684 <_dtoa_r+0x2fc>)
 801446c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801446e:	6013      	str	r3, [r2, #0]
 8014470:	3b01      	subs	r3, #1
 8014472:	9300      	str	r3, [sp, #0]
 8014474:	e7da      	b.n	801442c <_dtoa_r+0xa4>
 8014476:	aa10      	add	r2, sp, #64	; 0x40
 8014478:	a911      	add	r1, sp, #68	; 0x44
 801447a:	4620      	mov	r0, r4
 801447c:	eeb0 0a48 	vmov.f32	s0, s16
 8014480:	eef0 0a68 	vmov.f32	s1, s17
 8014484:	f001 fa4e 	bl	8015924 <__d2b>
 8014488:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801448c:	4682      	mov	sl, r0
 801448e:	2d00      	cmp	r5, #0
 8014490:	d07f      	beq.n	8014592 <_dtoa_r+0x20a>
 8014492:	ee18 3a90 	vmov	r3, s17
 8014496:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801449a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801449e:	ec51 0b18 	vmov	r0, r1, d8
 80144a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80144a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80144aa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80144ae:	4619      	mov	r1, r3
 80144b0:	2200      	movs	r2, #0
 80144b2:	4b75      	ldr	r3, [pc, #468]	; (8014688 <_dtoa_r+0x300>)
 80144b4:	f7eb fee8 	bl	8000288 <__aeabi_dsub>
 80144b8:	a367      	add	r3, pc, #412	; (adr r3, 8014658 <_dtoa_r+0x2d0>)
 80144ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144be:	f7ec f89b 	bl	80005f8 <__aeabi_dmul>
 80144c2:	a367      	add	r3, pc, #412	; (adr r3, 8014660 <_dtoa_r+0x2d8>)
 80144c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144c8:	f7eb fee0 	bl	800028c <__adddf3>
 80144cc:	4606      	mov	r6, r0
 80144ce:	4628      	mov	r0, r5
 80144d0:	460f      	mov	r7, r1
 80144d2:	f7ec f827 	bl	8000524 <__aeabi_i2d>
 80144d6:	a364      	add	r3, pc, #400	; (adr r3, 8014668 <_dtoa_r+0x2e0>)
 80144d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144dc:	f7ec f88c 	bl	80005f8 <__aeabi_dmul>
 80144e0:	4602      	mov	r2, r0
 80144e2:	460b      	mov	r3, r1
 80144e4:	4630      	mov	r0, r6
 80144e6:	4639      	mov	r1, r7
 80144e8:	f7eb fed0 	bl	800028c <__adddf3>
 80144ec:	4606      	mov	r6, r0
 80144ee:	460f      	mov	r7, r1
 80144f0:	f7ec fb32 	bl	8000b58 <__aeabi_d2iz>
 80144f4:	2200      	movs	r2, #0
 80144f6:	4683      	mov	fp, r0
 80144f8:	2300      	movs	r3, #0
 80144fa:	4630      	mov	r0, r6
 80144fc:	4639      	mov	r1, r7
 80144fe:	f7ec faed 	bl	8000adc <__aeabi_dcmplt>
 8014502:	b148      	cbz	r0, 8014518 <_dtoa_r+0x190>
 8014504:	4658      	mov	r0, fp
 8014506:	f7ec f80d 	bl	8000524 <__aeabi_i2d>
 801450a:	4632      	mov	r2, r6
 801450c:	463b      	mov	r3, r7
 801450e:	f7ec fadb 	bl	8000ac8 <__aeabi_dcmpeq>
 8014512:	b908      	cbnz	r0, 8014518 <_dtoa_r+0x190>
 8014514:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014518:	f1bb 0f16 	cmp.w	fp, #22
 801451c:	d857      	bhi.n	80145ce <_dtoa_r+0x246>
 801451e:	4b5b      	ldr	r3, [pc, #364]	; (801468c <_dtoa_r+0x304>)
 8014520:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014528:	ec51 0b18 	vmov	r0, r1, d8
 801452c:	f7ec fad6 	bl	8000adc <__aeabi_dcmplt>
 8014530:	2800      	cmp	r0, #0
 8014532:	d04e      	beq.n	80145d2 <_dtoa_r+0x24a>
 8014534:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014538:	2300      	movs	r3, #0
 801453a:	930c      	str	r3, [sp, #48]	; 0x30
 801453c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801453e:	1b5b      	subs	r3, r3, r5
 8014540:	1e5a      	subs	r2, r3, #1
 8014542:	bf45      	ittet	mi
 8014544:	f1c3 0301 	rsbmi	r3, r3, #1
 8014548:	9305      	strmi	r3, [sp, #20]
 801454a:	2300      	movpl	r3, #0
 801454c:	2300      	movmi	r3, #0
 801454e:	9206      	str	r2, [sp, #24]
 8014550:	bf54      	ite	pl
 8014552:	9305      	strpl	r3, [sp, #20]
 8014554:	9306      	strmi	r3, [sp, #24]
 8014556:	f1bb 0f00 	cmp.w	fp, #0
 801455a:	db3c      	blt.n	80145d6 <_dtoa_r+0x24e>
 801455c:	9b06      	ldr	r3, [sp, #24]
 801455e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8014562:	445b      	add	r3, fp
 8014564:	9306      	str	r3, [sp, #24]
 8014566:	2300      	movs	r3, #0
 8014568:	9308      	str	r3, [sp, #32]
 801456a:	9b07      	ldr	r3, [sp, #28]
 801456c:	2b09      	cmp	r3, #9
 801456e:	d868      	bhi.n	8014642 <_dtoa_r+0x2ba>
 8014570:	2b05      	cmp	r3, #5
 8014572:	bfc4      	itt	gt
 8014574:	3b04      	subgt	r3, #4
 8014576:	9307      	strgt	r3, [sp, #28]
 8014578:	9b07      	ldr	r3, [sp, #28]
 801457a:	f1a3 0302 	sub.w	r3, r3, #2
 801457e:	bfcc      	ite	gt
 8014580:	2500      	movgt	r5, #0
 8014582:	2501      	movle	r5, #1
 8014584:	2b03      	cmp	r3, #3
 8014586:	f200 8085 	bhi.w	8014694 <_dtoa_r+0x30c>
 801458a:	e8df f003 	tbb	[pc, r3]
 801458e:	3b2e      	.short	0x3b2e
 8014590:	5839      	.short	0x5839
 8014592:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014596:	441d      	add	r5, r3
 8014598:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801459c:	2b20      	cmp	r3, #32
 801459e:	bfc1      	itttt	gt
 80145a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80145a4:	fa08 f803 	lslgt.w	r8, r8, r3
 80145a8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80145ac:	fa26 f303 	lsrgt.w	r3, r6, r3
 80145b0:	bfd6      	itet	le
 80145b2:	f1c3 0320 	rsble	r3, r3, #32
 80145b6:	ea48 0003 	orrgt.w	r0, r8, r3
 80145ba:	fa06 f003 	lslle.w	r0, r6, r3
 80145be:	f7eb ffa1 	bl	8000504 <__aeabi_ui2d>
 80145c2:	2201      	movs	r2, #1
 80145c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80145c8:	3d01      	subs	r5, #1
 80145ca:	920e      	str	r2, [sp, #56]	; 0x38
 80145cc:	e76f      	b.n	80144ae <_dtoa_r+0x126>
 80145ce:	2301      	movs	r3, #1
 80145d0:	e7b3      	b.n	801453a <_dtoa_r+0x1b2>
 80145d2:	900c      	str	r0, [sp, #48]	; 0x30
 80145d4:	e7b2      	b.n	801453c <_dtoa_r+0x1b4>
 80145d6:	9b05      	ldr	r3, [sp, #20]
 80145d8:	eba3 030b 	sub.w	r3, r3, fp
 80145dc:	9305      	str	r3, [sp, #20]
 80145de:	f1cb 0300 	rsb	r3, fp, #0
 80145e2:	9308      	str	r3, [sp, #32]
 80145e4:	2300      	movs	r3, #0
 80145e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80145e8:	e7bf      	b.n	801456a <_dtoa_r+0x1e2>
 80145ea:	2300      	movs	r3, #0
 80145ec:	9309      	str	r3, [sp, #36]	; 0x24
 80145ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	dc52      	bgt.n	801469a <_dtoa_r+0x312>
 80145f4:	2301      	movs	r3, #1
 80145f6:	9301      	str	r3, [sp, #4]
 80145f8:	9304      	str	r3, [sp, #16]
 80145fa:	461a      	mov	r2, r3
 80145fc:	920a      	str	r2, [sp, #40]	; 0x28
 80145fe:	e00b      	b.n	8014618 <_dtoa_r+0x290>
 8014600:	2301      	movs	r3, #1
 8014602:	e7f3      	b.n	80145ec <_dtoa_r+0x264>
 8014604:	2300      	movs	r3, #0
 8014606:	9309      	str	r3, [sp, #36]	; 0x24
 8014608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801460a:	445b      	add	r3, fp
 801460c:	9301      	str	r3, [sp, #4]
 801460e:	3301      	adds	r3, #1
 8014610:	2b01      	cmp	r3, #1
 8014612:	9304      	str	r3, [sp, #16]
 8014614:	bfb8      	it	lt
 8014616:	2301      	movlt	r3, #1
 8014618:	69e0      	ldr	r0, [r4, #28]
 801461a:	2100      	movs	r1, #0
 801461c:	2204      	movs	r2, #4
 801461e:	f102 0614 	add.w	r6, r2, #20
 8014622:	429e      	cmp	r6, r3
 8014624:	d93d      	bls.n	80146a2 <_dtoa_r+0x31a>
 8014626:	6041      	str	r1, [r0, #4]
 8014628:	4620      	mov	r0, r4
 801462a:	f000 fd9f 	bl	801516c <_Balloc>
 801462e:	9000      	str	r0, [sp, #0]
 8014630:	2800      	cmp	r0, #0
 8014632:	d139      	bne.n	80146a8 <_dtoa_r+0x320>
 8014634:	4b16      	ldr	r3, [pc, #88]	; (8014690 <_dtoa_r+0x308>)
 8014636:	4602      	mov	r2, r0
 8014638:	f240 11af 	movw	r1, #431	; 0x1af
 801463c:	e6bd      	b.n	80143ba <_dtoa_r+0x32>
 801463e:	2301      	movs	r3, #1
 8014640:	e7e1      	b.n	8014606 <_dtoa_r+0x27e>
 8014642:	2501      	movs	r5, #1
 8014644:	2300      	movs	r3, #0
 8014646:	9307      	str	r3, [sp, #28]
 8014648:	9509      	str	r5, [sp, #36]	; 0x24
 801464a:	f04f 33ff 	mov.w	r3, #4294967295
 801464e:	9301      	str	r3, [sp, #4]
 8014650:	9304      	str	r3, [sp, #16]
 8014652:	2200      	movs	r2, #0
 8014654:	2312      	movs	r3, #18
 8014656:	e7d1      	b.n	80145fc <_dtoa_r+0x274>
 8014658:	636f4361 	.word	0x636f4361
 801465c:	3fd287a7 	.word	0x3fd287a7
 8014660:	8b60c8b3 	.word	0x8b60c8b3
 8014664:	3fc68a28 	.word	0x3fc68a28
 8014668:	509f79fb 	.word	0x509f79fb
 801466c:	3fd34413 	.word	0x3fd34413
 8014670:	0801944d 	.word	0x0801944d
 8014674:	080194cb 	.word	0x080194cb
 8014678:	7ff00000 	.word	0x7ff00000
 801467c:	080194c7 	.word	0x080194c7
 8014680:	080194be 	.word	0x080194be
 8014684:	08019425 	.word	0x08019425
 8014688:	3ff80000 	.word	0x3ff80000
 801468c:	080195b8 	.word	0x080195b8
 8014690:	08019523 	.word	0x08019523
 8014694:	2301      	movs	r3, #1
 8014696:	9309      	str	r3, [sp, #36]	; 0x24
 8014698:	e7d7      	b.n	801464a <_dtoa_r+0x2c2>
 801469a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801469c:	9301      	str	r3, [sp, #4]
 801469e:	9304      	str	r3, [sp, #16]
 80146a0:	e7ba      	b.n	8014618 <_dtoa_r+0x290>
 80146a2:	3101      	adds	r1, #1
 80146a4:	0052      	lsls	r2, r2, #1
 80146a6:	e7ba      	b.n	801461e <_dtoa_r+0x296>
 80146a8:	69e3      	ldr	r3, [r4, #28]
 80146aa:	9a00      	ldr	r2, [sp, #0]
 80146ac:	601a      	str	r2, [r3, #0]
 80146ae:	9b04      	ldr	r3, [sp, #16]
 80146b0:	2b0e      	cmp	r3, #14
 80146b2:	f200 80a8 	bhi.w	8014806 <_dtoa_r+0x47e>
 80146b6:	2d00      	cmp	r5, #0
 80146b8:	f000 80a5 	beq.w	8014806 <_dtoa_r+0x47e>
 80146bc:	f1bb 0f00 	cmp.w	fp, #0
 80146c0:	dd38      	ble.n	8014734 <_dtoa_r+0x3ac>
 80146c2:	4bc0      	ldr	r3, [pc, #768]	; (80149c4 <_dtoa_r+0x63c>)
 80146c4:	f00b 020f 	and.w	r2, fp, #15
 80146c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80146d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80146d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80146d8:	d019      	beq.n	801470e <_dtoa_r+0x386>
 80146da:	4bbb      	ldr	r3, [pc, #748]	; (80149c8 <_dtoa_r+0x640>)
 80146dc:	ec51 0b18 	vmov	r0, r1, d8
 80146e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80146e4:	f7ec f8b2 	bl	800084c <__aeabi_ddiv>
 80146e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146ec:	f008 080f 	and.w	r8, r8, #15
 80146f0:	2503      	movs	r5, #3
 80146f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80149c8 <_dtoa_r+0x640>
 80146f6:	f1b8 0f00 	cmp.w	r8, #0
 80146fa:	d10a      	bne.n	8014712 <_dtoa_r+0x38a>
 80146fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014700:	4632      	mov	r2, r6
 8014702:	463b      	mov	r3, r7
 8014704:	f7ec f8a2 	bl	800084c <__aeabi_ddiv>
 8014708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801470c:	e02b      	b.n	8014766 <_dtoa_r+0x3de>
 801470e:	2502      	movs	r5, #2
 8014710:	e7ef      	b.n	80146f2 <_dtoa_r+0x36a>
 8014712:	f018 0f01 	tst.w	r8, #1
 8014716:	d008      	beq.n	801472a <_dtoa_r+0x3a2>
 8014718:	4630      	mov	r0, r6
 801471a:	4639      	mov	r1, r7
 801471c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014720:	f7eb ff6a 	bl	80005f8 <__aeabi_dmul>
 8014724:	3501      	adds	r5, #1
 8014726:	4606      	mov	r6, r0
 8014728:	460f      	mov	r7, r1
 801472a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801472e:	f109 0908 	add.w	r9, r9, #8
 8014732:	e7e0      	b.n	80146f6 <_dtoa_r+0x36e>
 8014734:	f000 809f 	beq.w	8014876 <_dtoa_r+0x4ee>
 8014738:	f1cb 0600 	rsb	r6, fp, #0
 801473c:	4ba1      	ldr	r3, [pc, #644]	; (80149c4 <_dtoa_r+0x63c>)
 801473e:	4fa2      	ldr	r7, [pc, #648]	; (80149c8 <_dtoa_r+0x640>)
 8014740:	f006 020f 	and.w	r2, r6, #15
 8014744:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801474c:	ec51 0b18 	vmov	r0, r1, d8
 8014750:	f7eb ff52 	bl	80005f8 <__aeabi_dmul>
 8014754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014758:	1136      	asrs	r6, r6, #4
 801475a:	2300      	movs	r3, #0
 801475c:	2502      	movs	r5, #2
 801475e:	2e00      	cmp	r6, #0
 8014760:	d17e      	bne.n	8014860 <_dtoa_r+0x4d8>
 8014762:	2b00      	cmp	r3, #0
 8014764:	d1d0      	bne.n	8014708 <_dtoa_r+0x380>
 8014766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014768:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801476c:	2b00      	cmp	r3, #0
 801476e:	f000 8084 	beq.w	801487a <_dtoa_r+0x4f2>
 8014772:	4b96      	ldr	r3, [pc, #600]	; (80149cc <_dtoa_r+0x644>)
 8014774:	2200      	movs	r2, #0
 8014776:	4640      	mov	r0, r8
 8014778:	4649      	mov	r1, r9
 801477a:	f7ec f9af 	bl	8000adc <__aeabi_dcmplt>
 801477e:	2800      	cmp	r0, #0
 8014780:	d07b      	beq.n	801487a <_dtoa_r+0x4f2>
 8014782:	9b04      	ldr	r3, [sp, #16]
 8014784:	2b00      	cmp	r3, #0
 8014786:	d078      	beq.n	801487a <_dtoa_r+0x4f2>
 8014788:	9b01      	ldr	r3, [sp, #4]
 801478a:	2b00      	cmp	r3, #0
 801478c:	dd39      	ble.n	8014802 <_dtoa_r+0x47a>
 801478e:	4b90      	ldr	r3, [pc, #576]	; (80149d0 <_dtoa_r+0x648>)
 8014790:	2200      	movs	r2, #0
 8014792:	4640      	mov	r0, r8
 8014794:	4649      	mov	r1, r9
 8014796:	f7eb ff2f 	bl	80005f8 <__aeabi_dmul>
 801479a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801479e:	9e01      	ldr	r6, [sp, #4]
 80147a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80147a4:	3501      	adds	r5, #1
 80147a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80147aa:	4628      	mov	r0, r5
 80147ac:	f7eb feba 	bl	8000524 <__aeabi_i2d>
 80147b0:	4642      	mov	r2, r8
 80147b2:	464b      	mov	r3, r9
 80147b4:	f7eb ff20 	bl	80005f8 <__aeabi_dmul>
 80147b8:	4b86      	ldr	r3, [pc, #536]	; (80149d4 <_dtoa_r+0x64c>)
 80147ba:	2200      	movs	r2, #0
 80147bc:	f7eb fd66 	bl	800028c <__adddf3>
 80147c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80147c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80147c8:	9303      	str	r3, [sp, #12]
 80147ca:	2e00      	cmp	r6, #0
 80147cc:	d158      	bne.n	8014880 <_dtoa_r+0x4f8>
 80147ce:	4b82      	ldr	r3, [pc, #520]	; (80149d8 <_dtoa_r+0x650>)
 80147d0:	2200      	movs	r2, #0
 80147d2:	4640      	mov	r0, r8
 80147d4:	4649      	mov	r1, r9
 80147d6:	f7eb fd57 	bl	8000288 <__aeabi_dsub>
 80147da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80147de:	4680      	mov	r8, r0
 80147e0:	4689      	mov	r9, r1
 80147e2:	f7ec f999 	bl	8000b18 <__aeabi_dcmpgt>
 80147e6:	2800      	cmp	r0, #0
 80147e8:	f040 8296 	bne.w	8014d18 <_dtoa_r+0x990>
 80147ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80147f0:	4640      	mov	r0, r8
 80147f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80147f6:	4649      	mov	r1, r9
 80147f8:	f7ec f970 	bl	8000adc <__aeabi_dcmplt>
 80147fc:	2800      	cmp	r0, #0
 80147fe:	f040 8289 	bne.w	8014d14 <_dtoa_r+0x98c>
 8014802:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014806:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014808:	2b00      	cmp	r3, #0
 801480a:	f2c0 814e 	blt.w	8014aaa <_dtoa_r+0x722>
 801480e:	f1bb 0f0e 	cmp.w	fp, #14
 8014812:	f300 814a 	bgt.w	8014aaa <_dtoa_r+0x722>
 8014816:	4b6b      	ldr	r3, [pc, #428]	; (80149c4 <_dtoa_r+0x63c>)
 8014818:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801481c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014822:	2b00      	cmp	r3, #0
 8014824:	f280 80dc 	bge.w	80149e0 <_dtoa_r+0x658>
 8014828:	9b04      	ldr	r3, [sp, #16]
 801482a:	2b00      	cmp	r3, #0
 801482c:	f300 80d8 	bgt.w	80149e0 <_dtoa_r+0x658>
 8014830:	f040 826f 	bne.w	8014d12 <_dtoa_r+0x98a>
 8014834:	4b68      	ldr	r3, [pc, #416]	; (80149d8 <_dtoa_r+0x650>)
 8014836:	2200      	movs	r2, #0
 8014838:	4640      	mov	r0, r8
 801483a:	4649      	mov	r1, r9
 801483c:	f7eb fedc 	bl	80005f8 <__aeabi_dmul>
 8014840:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014844:	f7ec f95e 	bl	8000b04 <__aeabi_dcmpge>
 8014848:	9e04      	ldr	r6, [sp, #16]
 801484a:	4637      	mov	r7, r6
 801484c:	2800      	cmp	r0, #0
 801484e:	f040 8245 	bne.w	8014cdc <_dtoa_r+0x954>
 8014852:	9d00      	ldr	r5, [sp, #0]
 8014854:	2331      	movs	r3, #49	; 0x31
 8014856:	f805 3b01 	strb.w	r3, [r5], #1
 801485a:	f10b 0b01 	add.w	fp, fp, #1
 801485e:	e241      	b.n	8014ce4 <_dtoa_r+0x95c>
 8014860:	07f2      	lsls	r2, r6, #31
 8014862:	d505      	bpl.n	8014870 <_dtoa_r+0x4e8>
 8014864:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014868:	f7eb fec6 	bl	80005f8 <__aeabi_dmul>
 801486c:	3501      	adds	r5, #1
 801486e:	2301      	movs	r3, #1
 8014870:	1076      	asrs	r6, r6, #1
 8014872:	3708      	adds	r7, #8
 8014874:	e773      	b.n	801475e <_dtoa_r+0x3d6>
 8014876:	2502      	movs	r5, #2
 8014878:	e775      	b.n	8014766 <_dtoa_r+0x3de>
 801487a:	9e04      	ldr	r6, [sp, #16]
 801487c:	465f      	mov	r7, fp
 801487e:	e792      	b.n	80147a6 <_dtoa_r+0x41e>
 8014880:	9900      	ldr	r1, [sp, #0]
 8014882:	4b50      	ldr	r3, [pc, #320]	; (80149c4 <_dtoa_r+0x63c>)
 8014884:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014888:	4431      	add	r1, r6
 801488a:	9102      	str	r1, [sp, #8]
 801488c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801488e:	eeb0 9a47 	vmov.f32	s18, s14
 8014892:	eef0 9a67 	vmov.f32	s19, s15
 8014896:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801489a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801489e:	2900      	cmp	r1, #0
 80148a0:	d044      	beq.n	801492c <_dtoa_r+0x5a4>
 80148a2:	494e      	ldr	r1, [pc, #312]	; (80149dc <_dtoa_r+0x654>)
 80148a4:	2000      	movs	r0, #0
 80148a6:	f7eb ffd1 	bl	800084c <__aeabi_ddiv>
 80148aa:	ec53 2b19 	vmov	r2, r3, d9
 80148ae:	f7eb fceb 	bl	8000288 <__aeabi_dsub>
 80148b2:	9d00      	ldr	r5, [sp, #0]
 80148b4:	ec41 0b19 	vmov	d9, r0, r1
 80148b8:	4649      	mov	r1, r9
 80148ba:	4640      	mov	r0, r8
 80148bc:	f7ec f94c 	bl	8000b58 <__aeabi_d2iz>
 80148c0:	4606      	mov	r6, r0
 80148c2:	f7eb fe2f 	bl	8000524 <__aeabi_i2d>
 80148c6:	4602      	mov	r2, r0
 80148c8:	460b      	mov	r3, r1
 80148ca:	4640      	mov	r0, r8
 80148cc:	4649      	mov	r1, r9
 80148ce:	f7eb fcdb 	bl	8000288 <__aeabi_dsub>
 80148d2:	3630      	adds	r6, #48	; 0x30
 80148d4:	f805 6b01 	strb.w	r6, [r5], #1
 80148d8:	ec53 2b19 	vmov	r2, r3, d9
 80148dc:	4680      	mov	r8, r0
 80148de:	4689      	mov	r9, r1
 80148e0:	f7ec f8fc 	bl	8000adc <__aeabi_dcmplt>
 80148e4:	2800      	cmp	r0, #0
 80148e6:	d164      	bne.n	80149b2 <_dtoa_r+0x62a>
 80148e8:	4642      	mov	r2, r8
 80148ea:	464b      	mov	r3, r9
 80148ec:	4937      	ldr	r1, [pc, #220]	; (80149cc <_dtoa_r+0x644>)
 80148ee:	2000      	movs	r0, #0
 80148f0:	f7eb fcca 	bl	8000288 <__aeabi_dsub>
 80148f4:	ec53 2b19 	vmov	r2, r3, d9
 80148f8:	f7ec f8f0 	bl	8000adc <__aeabi_dcmplt>
 80148fc:	2800      	cmp	r0, #0
 80148fe:	f040 80b6 	bne.w	8014a6e <_dtoa_r+0x6e6>
 8014902:	9b02      	ldr	r3, [sp, #8]
 8014904:	429d      	cmp	r5, r3
 8014906:	f43f af7c 	beq.w	8014802 <_dtoa_r+0x47a>
 801490a:	4b31      	ldr	r3, [pc, #196]	; (80149d0 <_dtoa_r+0x648>)
 801490c:	ec51 0b19 	vmov	r0, r1, d9
 8014910:	2200      	movs	r2, #0
 8014912:	f7eb fe71 	bl	80005f8 <__aeabi_dmul>
 8014916:	4b2e      	ldr	r3, [pc, #184]	; (80149d0 <_dtoa_r+0x648>)
 8014918:	ec41 0b19 	vmov	d9, r0, r1
 801491c:	2200      	movs	r2, #0
 801491e:	4640      	mov	r0, r8
 8014920:	4649      	mov	r1, r9
 8014922:	f7eb fe69 	bl	80005f8 <__aeabi_dmul>
 8014926:	4680      	mov	r8, r0
 8014928:	4689      	mov	r9, r1
 801492a:	e7c5      	b.n	80148b8 <_dtoa_r+0x530>
 801492c:	ec51 0b17 	vmov	r0, r1, d7
 8014930:	f7eb fe62 	bl	80005f8 <__aeabi_dmul>
 8014934:	9b02      	ldr	r3, [sp, #8]
 8014936:	9d00      	ldr	r5, [sp, #0]
 8014938:	930f      	str	r3, [sp, #60]	; 0x3c
 801493a:	ec41 0b19 	vmov	d9, r0, r1
 801493e:	4649      	mov	r1, r9
 8014940:	4640      	mov	r0, r8
 8014942:	f7ec f909 	bl	8000b58 <__aeabi_d2iz>
 8014946:	4606      	mov	r6, r0
 8014948:	f7eb fdec 	bl	8000524 <__aeabi_i2d>
 801494c:	3630      	adds	r6, #48	; 0x30
 801494e:	4602      	mov	r2, r0
 8014950:	460b      	mov	r3, r1
 8014952:	4640      	mov	r0, r8
 8014954:	4649      	mov	r1, r9
 8014956:	f7eb fc97 	bl	8000288 <__aeabi_dsub>
 801495a:	f805 6b01 	strb.w	r6, [r5], #1
 801495e:	9b02      	ldr	r3, [sp, #8]
 8014960:	429d      	cmp	r5, r3
 8014962:	4680      	mov	r8, r0
 8014964:	4689      	mov	r9, r1
 8014966:	f04f 0200 	mov.w	r2, #0
 801496a:	d124      	bne.n	80149b6 <_dtoa_r+0x62e>
 801496c:	4b1b      	ldr	r3, [pc, #108]	; (80149dc <_dtoa_r+0x654>)
 801496e:	ec51 0b19 	vmov	r0, r1, d9
 8014972:	f7eb fc8b 	bl	800028c <__adddf3>
 8014976:	4602      	mov	r2, r0
 8014978:	460b      	mov	r3, r1
 801497a:	4640      	mov	r0, r8
 801497c:	4649      	mov	r1, r9
 801497e:	f7ec f8cb 	bl	8000b18 <__aeabi_dcmpgt>
 8014982:	2800      	cmp	r0, #0
 8014984:	d173      	bne.n	8014a6e <_dtoa_r+0x6e6>
 8014986:	ec53 2b19 	vmov	r2, r3, d9
 801498a:	4914      	ldr	r1, [pc, #80]	; (80149dc <_dtoa_r+0x654>)
 801498c:	2000      	movs	r0, #0
 801498e:	f7eb fc7b 	bl	8000288 <__aeabi_dsub>
 8014992:	4602      	mov	r2, r0
 8014994:	460b      	mov	r3, r1
 8014996:	4640      	mov	r0, r8
 8014998:	4649      	mov	r1, r9
 801499a:	f7ec f89f 	bl	8000adc <__aeabi_dcmplt>
 801499e:	2800      	cmp	r0, #0
 80149a0:	f43f af2f 	beq.w	8014802 <_dtoa_r+0x47a>
 80149a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80149a6:	1e6b      	subs	r3, r5, #1
 80149a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80149aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80149ae:	2b30      	cmp	r3, #48	; 0x30
 80149b0:	d0f8      	beq.n	80149a4 <_dtoa_r+0x61c>
 80149b2:	46bb      	mov	fp, r7
 80149b4:	e04a      	b.n	8014a4c <_dtoa_r+0x6c4>
 80149b6:	4b06      	ldr	r3, [pc, #24]	; (80149d0 <_dtoa_r+0x648>)
 80149b8:	f7eb fe1e 	bl	80005f8 <__aeabi_dmul>
 80149bc:	4680      	mov	r8, r0
 80149be:	4689      	mov	r9, r1
 80149c0:	e7bd      	b.n	801493e <_dtoa_r+0x5b6>
 80149c2:	bf00      	nop
 80149c4:	080195b8 	.word	0x080195b8
 80149c8:	08019590 	.word	0x08019590
 80149cc:	3ff00000 	.word	0x3ff00000
 80149d0:	40240000 	.word	0x40240000
 80149d4:	401c0000 	.word	0x401c0000
 80149d8:	40140000 	.word	0x40140000
 80149dc:	3fe00000 	.word	0x3fe00000
 80149e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80149e4:	9d00      	ldr	r5, [sp, #0]
 80149e6:	4642      	mov	r2, r8
 80149e8:	464b      	mov	r3, r9
 80149ea:	4630      	mov	r0, r6
 80149ec:	4639      	mov	r1, r7
 80149ee:	f7eb ff2d 	bl	800084c <__aeabi_ddiv>
 80149f2:	f7ec f8b1 	bl	8000b58 <__aeabi_d2iz>
 80149f6:	9001      	str	r0, [sp, #4]
 80149f8:	f7eb fd94 	bl	8000524 <__aeabi_i2d>
 80149fc:	4642      	mov	r2, r8
 80149fe:	464b      	mov	r3, r9
 8014a00:	f7eb fdfa 	bl	80005f8 <__aeabi_dmul>
 8014a04:	4602      	mov	r2, r0
 8014a06:	460b      	mov	r3, r1
 8014a08:	4630      	mov	r0, r6
 8014a0a:	4639      	mov	r1, r7
 8014a0c:	f7eb fc3c 	bl	8000288 <__aeabi_dsub>
 8014a10:	9e01      	ldr	r6, [sp, #4]
 8014a12:	9f04      	ldr	r7, [sp, #16]
 8014a14:	3630      	adds	r6, #48	; 0x30
 8014a16:	f805 6b01 	strb.w	r6, [r5], #1
 8014a1a:	9e00      	ldr	r6, [sp, #0]
 8014a1c:	1bae      	subs	r6, r5, r6
 8014a1e:	42b7      	cmp	r7, r6
 8014a20:	4602      	mov	r2, r0
 8014a22:	460b      	mov	r3, r1
 8014a24:	d134      	bne.n	8014a90 <_dtoa_r+0x708>
 8014a26:	f7eb fc31 	bl	800028c <__adddf3>
 8014a2a:	4642      	mov	r2, r8
 8014a2c:	464b      	mov	r3, r9
 8014a2e:	4606      	mov	r6, r0
 8014a30:	460f      	mov	r7, r1
 8014a32:	f7ec f871 	bl	8000b18 <__aeabi_dcmpgt>
 8014a36:	b9c8      	cbnz	r0, 8014a6c <_dtoa_r+0x6e4>
 8014a38:	4642      	mov	r2, r8
 8014a3a:	464b      	mov	r3, r9
 8014a3c:	4630      	mov	r0, r6
 8014a3e:	4639      	mov	r1, r7
 8014a40:	f7ec f842 	bl	8000ac8 <__aeabi_dcmpeq>
 8014a44:	b110      	cbz	r0, 8014a4c <_dtoa_r+0x6c4>
 8014a46:	9b01      	ldr	r3, [sp, #4]
 8014a48:	07db      	lsls	r3, r3, #31
 8014a4a:	d40f      	bmi.n	8014a6c <_dtoa_r+0x6e4>
 8014a4c:	4651      	mov	r1, sl
 8014a4e:	4620      	mov	r0, r4
 8014a50:	f000 fbcc 	bl	80151ec <_Bfree>
 8014a54:	2300      	movs	r3, #0
 8014a56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014a58:	702b      	strb	r3, [r5, #0]
 8014a5a:	f10b 0301 	add.w	r3, fp, #1
 8014a5e:	6013      	str	r3, [r2, #0]
 8014a60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	f43f ace2 	beq.w	801442c <_dtoa_r+0xa4>
 8014a68:	601d      	str	r5, [r3, #0]
 8014a6a:	e4df      	b.n	801442c <_dtoa_r+0xa4>
 8014a6c:	465f      	mov	r7, fp
 8014a6e:	462b      	mov	r3, r5
 8014a70:	461d      	mov	r5, r3
 8014a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a76:	2a39      	cmp	r2, #57	; 0x39
 8014a78:	d106      	bne.n	8014a88 <_dtoa_r+0x700>
 8014a7a:	9a00      	ldr	r2, [sp, #0]
 8014a7c:	429a      	cmp	r2, r3
 8014a7e:	d1f7      	bne.n	8014a70 <_dtoa_r+0x6e8>
 8014a80:	9900      	ldr	r1, [sp, #0]
 8014a82:	2230      	movs	r2, #48	; 0x30
 8014a84:	3701      	adds	r7, #1
 8014a86:	700a      	strb	r2, [r1, #0]
 8014a88:	781a      	ldrb	r2, [r3, #0]
 8014a8a:	3201      	adds	r2, #1
 8014a8c:	701a      	strb	r2, [r3, #0]
 8014a8e:	e790      	b.n	80149b2 <_dtoa_r+0x62a>
 8014a90:	4ba3      	ldr	r3, [pc, #652]	; (8014d20 <_dtoa_r+0x998>)
 8014a92:	2200      	movs	r2, #0
 8014a94:	f7eb fdb0 	bl	80005f8 <__aeabi_dmul>
 8014a98:	2200      	movs	r2, #0
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	4606      	mov	r6, r0
 8014a9e:	460f      	mov	r7, r1
 8014aa0:	f7ec f812 	bl	8000ac8 <__aeabi_dcmpeq>
 8014aa4:	2800      	cmp	r0, #0
 8014aa6:	d09e      	beq.n	80149e6 <_dtoa_r+0x65e>
 8014aa8:	e7d0      	b.n	8014a4c <_dtoa_r+0x6c4>
 8014aaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014aac:	2a00      	cmp	r2, #0
 8014aae:	f000 80ca 	beq.w	8014c46 <_dtoa_r+0x8be>
 8014ab2:	9a07      	ldr	r2, [sp, #28]
 8014ab4:	2a01      	cmp	r2, #1
 8014ab6:	f300 80ad 	bgt.w	8014c14 <_dtoa_r+0x88c>
 8014aba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014abc:	2a00      	cmp	r2, #0
 8014abe:	f000 80a5 	beq.w	8014c0c <_dtoa_r+0x884>
 8014ac2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014ac6:	9e08      	ldr	r6, [sp, #32]
 8014ac8:	9d05      	ldr	r5, [sp, #20]
 8014aca:	9a05      	ldr	r2, [sp, #20]
 8014acc:	441a      	add	r2, r3
 8014ace:	9205      	str	r2, [sp, #20]
 8014ad0:	9a06      	ldr	r2, [sp, #24]
 8014ad2:	2101      	movs	r1, #1
 8014ad4:	441a      	add	r2, r3
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	9206      	str	r2, [sp, #24]
 8014ada:	f000 fc87 	bl	80153ec <__i2b>
 8014ade:	4607      	mov	r7, r0
 8014ae0:	b165      	cbz	r5, 8014afc <_dtoa_r+0x774>
 8014ae2:	9b06      	ldr	r3, [sp, #24]
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	dd09      	ble.n	8014afc <_dtoa_r+0x774>
 8014ae8:	42ab      	cmp	r3, r5
 8014aea:	9a05      	ldr	r2, [sp, #20]
 8014aec:	bfa8      	it	ge
 8014aee:	462b      	movge	r3, r5
 8014af0:	1ad2      	subs	r2, r2, r3
 8014af2:	9205      	str	r2, [sp, #20]
 8014af4:	9a06      	ldr	r2, [sp, #24]
 8014af6:	1aed      	subs	r5, r5, r3
 8014af8:	1ad3      	subs	r3, r2, r3
 8014afa:	9306      	str	r3, [sp, #24]
 8014afc:	9b08      	ldr	r3, [sp, #32]
 8014afe:	b1f3      	cbz	r3, 8014b3e <_dtoa_r+0x7b6>
 8014b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	f000 80a3 	beq.w	8014c4e <_dtoa_r+0x8c6>
 8014b08:	2e00      	cmp	r6, #0
 8014b0a:	dd10      	ble.n	8014b2e <_dtoa_r+0x7a6>
 8014b0c:	4639      	mov	r1, r7
 8014b0e:	4632      	mov	r2, r6
 8014b10:	4620      	mov	r0, r4
 8014b12:	f000 fd2b 	bl	801556c <__pow5mult>
 8014b16:	4652      	mov	r2, sl
 8014b18:	4601      	mov	r1, r0
 8014b1a:	4607      	mov	r7, r0
 8014b1c:	4620      	mov	r0, r4
 8014b1e:	f000 fc7b 	bl	8015418 <__multiply>
 8014b22:	4651      	mov	r1, sl
 8014b24:	4680      	mov	r8, r0
 8014b26:	4620      	mov	r0, r4
 8014b28:	f000 fb60 	bl	80151ec <_Bfree>
 8014b2c:	46c2      	mov	sl, r8
 8014b2e:	9b08      	ldr	r3, [sp, #32]
 8014b30:	1b9a      	subs	r2, r3, r6
 8014b32:	d004      	beq.n	8014b3e <_dtoa_r+0x7b6>
 8014b34:	4651      	mov	r1, sl
 8014b36:	4620      	mov	r0, r4
 8014b38:	f000 fd18 	bl	801556c <__pow5mult>
 8014b3c:	4682      	mov	sl, r0
 8014b3e:	2101      	movs	r1, #1
 8014b40:	4620      	mov	r0, r4
 8014b42:	f000 fc53 	bl	80153ec <__i2b>
 8014b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	4606      	mov	r6, r0
 8014b4c:	f340 8081 	ble.w	8014c52 <_dtoa_r+0x8ca>
 8014b50:	461a      	mov	r2, r3
 8014b52:	4601      	mov	r1, r0
 8014b54:	4620      	mov	r0, r4
 8014b56:	f000 fd09 	bl	801556c <__pow5mult>
 8014b5a:	9b07      	ldr	r3, [sp, #28]
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	4606      	mov	r6, r0
 8014b60:	dd7a      	ble.n	8014c58 <_dtoa_r+0x8d0>
 8014b62:	f04f 0800 	mov.w	r8, #0
 8014b66:	6933      	ldr	r3, [r6, #16]
 8014b68:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014b6c:	6918      	ldr	r0, [r3, #16]
 8014b6e:	f000 fbef 	bl	8015350 <__hi0bits>
 8014b72:	f1c0 0020 	rsb	r0, r0, #32
 8014b76:	9b06      	ldr	r3, [sp, #24]
 8014b78:	4418      	add	r0, r3
 8014b7a:	f010 001f 	ands.w	r0, r0, #31
 8014b7e:	f000 8094 	beq.w	8014caa <_dtoa_r+0x922>
 8014b82:	f1c0 0320 	rsb	r3, r0, #32
 8014b86:	2b04      	cmp	r3, #4
 8014b88:	f340 8085 	ble.w	8014c96 <_dtoa_r+0x90e>
 8014b8c:	9b05      	ldr	r3, [sp, #20]
 8014b8e:	f1c0 001c 	rsb	r0, r0, #28
 8014b92:	4403      	add	r3, r0
 8014b94:	9305      	str	r3, [sp, #20]
 8014b96:	9b06      	ldr	r3, [sp, #24]
 8014b98:	4403      	add	r3, r0
 8014b9a:	4405      	add	r5, r0
 8014b9c:	9306      	str	r3, [sp, #24]
 8014b9e:	9b05      	ldr	r3, [sp, #20]
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	dd05      	ble.n	8014bb0 <_dtoa_r+0x828>
 8014ba4:	4651      	mov	r1, sl
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	4620      	mov	r0, r4
 8014baa:	f000 fd39 	bl	8015620 <__lshift>
 8014bae:	4682      	mov	sl, r0
 8014bb0:	9b06      	ldr	r3, [sp, #24]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	dd05      	ble.n	8014bc2 <_dtoa_r+0x83a>
 8014bb6:	4631      	mov	r1, r6
 8014bb8:	461a      	mov	r2, r3
 8014bba:	4620      	mov	r0, r4
 8014bbc:	f000 fd30 	bl	8015620 <__lshift>
 8014bc0:	4606      	mov	r6, r0
 8014bc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d072      	beq.n	8014cae <_dtoa_r+0x926>
 8014bc8:	4631      	mov	r1, r6
 8014bca:	4650      	mov	r0, sl
 8014bcc:	f000 fd94 	bl	80156f8 <__mcmp>
 8014bd0:	2800      	cmp	r0, #0
 8014bd2:	da6c      	bge.n	8014cae <_dtoa_r+0x926>
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	4651      	mov	r1, sl
 8014bd8:	220a      	movs	r2, #10
 8014bda:	4620      	mov	r0, r4
 8014bdc:	f000 fb28 	bl	8015230 <__multadd>
 8014be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014be2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014be6:	4682      	mov	sl, r0
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	f000 81b0 	beq.w	8014f4e <_dtoa_r+0xbc6>
 8014bee:	2300      	movs	r3, #0
 8014bf0:	4639      	mov	r1, r7
 8014bf2:	220a      	movs	r2, #10
 8014bf4:	4620      	mov	r0, r4
 8014bf6:	f000 fb1b 	bl	8015230 <__multadd>
 8014bfa:	9b01      	ldr	r3, [sp, #4]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	4607      	mov	r7, r0
 8014c00:	f300 8096 	bgt.w	8014d30 <_dtoa_r+0x9a8>
 8014c04:	9b07      	ldr	r3, [sp, #28]
 8014c06:	2b02      	cmp	r3, #2
 8014c08:	dc59      	bgt.n	8014cbe <_dtoa_r+0x936>
 8014c0a:	e091      	b.n	8014d30 <_dtoa_r+0x9a8>
 8014c0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014c0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014c12:	e758      	b.n	8014ac6 <_dtoa_r+0x73e>
 8014c14:	9b04      	ldr	r3, [sp, #16]
 8014c16:	1e5e      	subs	r6, r3, #1
 8014c18:	9b08      	ldr	r3, [sp, #32]
 8014c1a:	42b3      	cmp	r3, r6
 8014c1c:	bfbf      	itttt	lt
 8014c1e:	9b08      	ldrlt	r3, [sp, #32]
 8014c20:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8014c22:	9608      	strlt	r6, [sp, #32]
 8014c24:	1af3      	sublt	r3, r6, r3
 8014c26:	bfb4      	ite	lt
 8014c28:	18d2      	addlt	r2, r2, r3
 8014c2a:	1b9e      	subge	r6, r3, r6
 8014c2c:	9b04      	ldr	r3, [sp, #16]
 8014c2e:	bfbc      	itt	lt
 8014c30:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8014c32:	2600      	movlt	r6, #0
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	bfb7      	itett	lt
 8014c38:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8014c3c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8014c40:	1a9d      	sublt	r5, r3, r2
 8014c42:	2300      	movlt	r3, #0
 8014c44:	e741      	b.n	8014aca <_dtoa_r+0x742>
 8014c46:	9e08      	ldr	r6, [sp, #32]
 8014c48:	9d05      	ldr	r5, [sp, #20]
 8014c4a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014c4c:	e748      	b.n	8014ae0 <_dtoa_r+0x758>
 8014c4e:	9a08      	ldr	r2, [sp, #32]
 8014c50:	e770      	b.n	8014b34 <_dtoa_r+0x7ac>
 8014c52:	9b07      	ldr	r3, [sp, #28]
 8014c54:	2b01      	cmp	r3, #1
 8014c56:	dc19      	bgt.n	8014c8c <_dtoa_r+0x904>
 8014c58:	9b02      	ldr	r3, [sp, #8]
 8014c5a:	b9bb      	cbnz	r3, 8014c8c <_dtoa_r+0x904>
 8014c5c:	9b03      	ldr	r3, [sp, #12]
 8014c5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014c62:	b99b      	cbnz	r3, 8014c8c <_dtoa_r+0x904>
 8014c64:	9b03      	ldr	r3, [sp, #12]
 8014c66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014c6a:	0d1b      	lsrs	r3, r3, #20
 8014c6c:	051b      	lsls	r3, r3, #20
 8014c6e:	b183      	cbz	r3, 8014c92 <_dtoa_r+0x90a>
 8014c70:	9b05      	ldr	r3, [sp, #20]
 8014c72:	3301      	adds	r3, #1
 8014c74:	9305      	str	r3, [sp, #20]
 8014c76:	9b06      	ldr	r3, [sp, #24]
 8014c78:	3301      	adds	r3, #1
 8014c7a:	9306      	str	r3, [sp, #24]
 8014c7c:	f04f 0801 	mov.w	r8, #1
 8014c80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	f47f af6f 	bne.w	8014b66 <_dtoa_r+0x7de>
 8014c88:	2001      	movs	r0, #1
 8014c8a:	e774      	b.n	8014b76 <_dtoa_r+0x7ee>
 8014c8c:	f04f 0800 	mov.w	r8, #0
 8014c90:	e7f6      	b.n	8014c80 <_dtoa_r+0x8f8>
 8014c92:	4698      	mov	r8, r3
 8014c94:	e7f4      	b.n	8014c80 <_dtoa_r+0x8f8>
 8014c96:	d082      	beq.n	8014b9e <_dtoa_r+0x816>
 8014c98:	9a05      	ldr	r2, [sp, #20]
 8014c9a:	331c      	adds	r3, #28
 8014c9c:	441a      	add	r2, r3
 8014c9e:	9205      	str	r2, [sp, #20]
 8014ca0:	9a06      	ldr	r2, [sp, #24]
 8014ca2:	441a      	add	r2, r3
 8014ca4:	441d      	add	r5, r3
 8014ca6:	9206      	str	r2, [sp, #24]
 8014ca8:	e779      	b.n	8014b9e <_dtoa_r+0x816>
 8014caa:	4603      	mov	r3, r0
 8014cac:	e7f4      	b.n	8014c98 <_dtoa_r+0x910>
 8014cae:	9b04      	ldr	r3, [sp, #16]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	dc37      	bgt.n	8014d24 <_dtoa_r+0x99c>
 8014cb4:	9b07      	ldr	r3, [sp, #28]
 8014cb6:	2b02      	cmp	r3, #2
 8014cb8:	dd34      	ble.n	8014d24 <_dtoa_r+0x99c>
 8014cba:	9b04      	ldr	r3, [sp, #16]
 8014cbc:	9301      	str	r3, [sp, #4]
 8014cbe:	9b01      	ldr	r3, [sp, #4]
 8014cc0:	b963      	cbnz	r3, 8014cdc <_dtoa_r+0x954>
 8014cc2:	4631      	mov	r1, r6
 8014cc4:	2205      	movs	r2, #5
 8014cc6:	4620      	mov	r0, r4
 8014cc8:	f000 fab2 	bl	8015230 <__multadd>
 8014ccc:	4601      	mov	r1, r0
 8014cce:	4606      	mov	r6, r0
 8014cd0:	4650      	mov	r0, sl
 8014cd2:	f000 fd11 	bl	80156f8 <__mcmp>
 8014cd6:	2800      	cmp	r0, #0
 8014cd8:	f73f adbb 	bgt.w	8014852 <_dtoa_r+0x4ca>
 8014cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cde:	9d00      	ldr	r5, [sp, #0]
 8014ce0:	ea6f 0b03 	mvn.w	fp, r3
 8014ce4:	f04f 0800 	mov.w	r8, #0
 8014ce8:	4631      	mov	r1, r6
 8014cea:	4620      	mov	r0, r4
 8014cec:	f000 fa7e 	bl	80151ec <_Bfree>
 8014cf0:	2f00      	cmp	r7, #0
 8014cf2:	f43f aeab 	beq.w	8014a4c <_dtoa_r+0x6c4>
 8014cf6:	f1b8 0f00 	cmp.w	r8, #0
 8014cfa:	d005      	beq.n	8014d08 <_dtoa_r+0x980>
 8014cfc:	45b8      	cmp	r8, r7
 8014cfe:	d003      	beq.n	8014d08 <_dtoa_r+0x980>
 8014d00:	4641      	mov	r1, r8
 8014d02:	4620      	mov	r0, r4
 8014d04:	f000 fa72 	bl	80151ec <_Bfree>
 8014d08:	4639      	mov	r1, r7
 8014d0a:	4620      	mov	r0, r4
 8014d0c:	f000 fa6e 	bl	80151ec <_Bfree>
 8014d10:	e69c      	b.n	8014a4c <_dtoa_r+0x6c4>
 8014d12:	2600      	movs	r6, #0
 8014d14:	4637      	mov	r7, r6
 8014d16:	e7e1      	b.n	8014cdc <_dtoa_r+0x954>
 8014d18:	46bb      	mov	fp, r7
 8014d1a:	4637      	mov	r7, r6
 8014d1c:	e599      	b.n	8014852 <_dtoa_r+0x4ca>
 8014d1e:	bf00      	nop
 8014d20:	40240000 	.word	0x40240000
 8014d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	f000 80c8 	beq.w	8014ebc <_dtoa_r+0xb34>
 8014d2c:	9b04      	ldr	r3, [sp, #16]
 8014d2e:	9301      	str	r3, [sp, #4]
 8014d30:	2d00      	cmp	r5, #0
 8014d32:	dd05      	ble.n	8014d40 <_dtoa_r+0x9b8>
 8014d34:	4639      	mov	r1, r7
 8014d36:	462a      	mov	r2, r5
 8014d38:	4620      	mov	r0, r4
 8014d3a:	f000 fc71 	bl	8015620 <__lshift>
 8014d3e:	4607      	mov	r7, r0
 8014d40:	f1b8 0f00 	cmp.w	r8, #0
 8014d44:	d05b      	beq.n	8014dfe <_dtoa_r+0xa76>
 8014d46:	6879      	ldr	r1, [r7, #4]
 8014d48:	4620      	mov	r0, r4
 8014d4a:	f000 fa0f 	bl	801516c <_Balloc>
 8014d4e:	4605      	mov	r5, r0
 8014d50:	b928      	cbnz	r0, 8014d5e <_dtoa_r+0x9d6>
 8014d52:	4b83      	ldr	r3, [pc, #524]	; (8014f60 <_dtoa_r+0xbd8>)
 8014d54:	4602      	mov	r2, r0
 8014d56:	f240 21ef 	movw	r1, #751	; 0x2ef
 8014d5a:	f7ff bb2e 	b.w	80143ba <_dtoa_r+0x32>
 8014d5e:	693a      	ldr	r2, [r7, #16]
 8014d60:	3202      	adds	r2, #2
 8014d62:	0092      	lsls	r2, r2, #2
 8014d64:	f107 010c 	add.w	r1, r7, #12
 8014d68:	300c      	adds	r0, #12
 8014d6a:	f7ff fa68 	bl	801423e <memcpy>
 8014d6e:	2201      	movs	r2, #1
 8014d70:	4629      	mov	r1, r5
 8014d72:	4620      	mov	r0, r4
 8014d74:	f000 fc54 	bl	8015620 <__lshift>
 8014d78:	9b00      	ldr	r3, [sp, #0]
 8014d7a:	3301      	adds	r3, #1
 8014d7c:	9304      	str	r3, [sp, #16]
 8014d7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d82:	4413      	add	r3, r2
 8014d84:	9308      	str	r3, [sp, #32]
 8014d86:	9b02      	ldr	r3, [sp, #8]
 8014d88:	f003 0301 	and.w	r3, r3, #1
 8014d8c:	46b8      	mov	r8, r7
 8014d8e:	9306      	str	r3, [sp, #24]
 8014d90:	4607      	mov	r7, r0
 8014d92:	9b04      	ldr	r3, [sp, #16]
 8014d94:	4631      	mov	r1, r6
 8014d96:	3b01      	subs	r3, #1
 8014d98:	4650      	mov	r0, sl
 8014d9a:	9301      	str	r3, [sp, #4]
 8014d9c:	f7ff fa6b 	bl	8014276 <quorem>
 8014da0:	4641      	mov	r1, r8
 8014da2:	9002      	str	r0, [sp, #8]
 8014da4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014da8:	4650      	mov	r0, sl
 8014daa:	f000 fca5 	bl	80156f8 <__mcmp>
 8014dae:	463a      	mov	r2, r7
 8014db0:	9005      	str	r0, [sp, #20]
 8014db2:	4631      	mov	r1, r6
 8014db4:	4620      	mov	r0, r4
 8014db6:	f000 fcbb 	bl	8015730 <__mdiff>
 8014dba:	68c2      	ldr	r2, [r0, #12]
 8014dbc:	4605      	mov	r5, r0
 8014dbe:	bb02      	cbnz	r2, 8014e02 <_dtoa_r+0xa7a>
 8014dc0:	4601      	mov	r1, r0
 8014dc2:	4650      	mov	r0, sl
 8014dc4:	f000 fc98 	bl	80156f8 <__mcmp>
 8014dc8:	4602      	mov	r2, r0
 8014dca:	4629      	mov	r1, r5
 8014dcc:	4620      	mov	r0, r4
 8014dce:	9209      	str	r2, [sp, #36]	; 0x24
 8014dd0:	f000 fa0c 	bl	80151ec <_Bfree>
 8014dd4:	9b07      	ldr	r3, [sp, #28]
 8014dd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014dd8:	9d04      	ldr	r5, [sp, #16]
 8014dda:	ea43 0102 	orr.w	r1, r3, r2
 8014dde:	9b06      	ldr	r3, [sp, #24]
 8014de0:	4319      	orrs	r1, r3
 8014de2:	d110      	bne.n	8014e06 <_dtoa_r+0xa7e>
 8014de4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014de8:	d029      	beq.n	8014e3e <_dtoa_r+0xab6>
 8014dea:	9b05      	ldr	r3, [sp, #20]
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	dd02      	ble.n	8014df6 <_dtoa_r+0xa6e>
 8014df0:	9b02      	ldr	r3, [sp, #8]
 8014df2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8014df6:	9b01      	ldr	r3, [sp, #4]
 8014df8:	f883 9000 	strb.w	r9, [r3]
 8014dfc:	e774      	b.n	8014ce8 <_dtoa_r+0x960>
 8014dfe:	4638      	mov	r0, r7
 8014e00:	e7ba      	b.n	8014d78 <_dtoa_r+0x9f0>
 8014e02:	2201      	movs	r2, #1
 8014e04:	e7e1      	b.n	8014dca <_dtoa_r+0xa42>
 8014e06:	9b05      	ldr	r3, [sp, #20]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	db04      	blt.n	8014e16 <_dtoa_r+0xa8e>
 8014e0c:	9907      	ldr	r1, [sp, #28]
 8014e0e:	430b      	orrs	r3, r1
 8014e10:	9906      	ldr	r1, [sp, #24]
 8014e12:	430b      	orrs	r3, r1
 8014e14:	d120      	bne.n	8014e58 <_dtoa_r+0xad0>
 8014e16:	2a00      	cmp	r2, #0
 8014e18:	dded      	ble.n	8014df6 <_dtoa_r+0xa6e>
 8014e1a:	4651      	mov	r1, sl
 8014e1c:	2201      	movs	r2, #1
 8014e1e:	4620      	mov	r0, r4
 8014e20:	f000 fbfe 	bl	8015620 <__lshift>
 8014e24:	4631      	mov	r1, r6
 8014e26:	4682      	mov	sl, r0
 8014e28:	f000 fc66 	bl	80156f8 <__mcmp>
 8014e2c:	2800      	cmp	r0, #0
 8014e2e:	dc03      	bgt.n	8014e38 <_dtoa_r+0xab0>
 8014e30:	d1e1      	bne.n	8014df6 <_dtoa_r+0xa6e>
 8014e32:	f019 0f01 	tst.w	r9, #1
 8014e36:	d0de      	beq.n	8014df6 <_dtoa_r+0xa6e>
 8014e38:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014e3c:	d1d8      	bne.n	8014df0 <_dtoa_r+0xa68>
 8014e3e:	9a01      	ldr	r2, [sp, #4]
 8014e40:	2339      	movs	r3, #57	; 0x39
 8014e42:	7013      	strb	r3, [r2, #0]
 8014e44:	462b      	mov	r3, r5
 8014e46:	461d      	mov	r5, r3
 8014e48:	3b01      	subs	r3, #1
 8014e4a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014e4e:	2a39      	cmp	r2, #57	; 0x39
 8014e50:	d06c      	beq.n	8014f2c <_dtoa_r+0xba4>
 8014e52:	3201      	adds	r2, #1
 8014e54:	701a      	strb	r2, [r3, #0]
 8014e56:	e747      	b.n	8014ce8 <_dtoa_r+0x960>
 8014e58:	2a00      	cmp	r2, #0
 8014e5a:	dd07      	ble.n	8014e6c <_dtoa_r+0xae4>
 8014e5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014e60:	d0ed      	beq.n	8014e3e <_dtoa_r+0xab6>
 8014e62:	9a01      	ldr	r2, [sp, #4]
 8014e64:	f109 0301 	add.w	r3, r9, #1
 8014e68:	7013      	strb	r3, [r2, #0]
 8014e6a:	e73d      	b.n	8014ce8 <_dtoa_r+0x960>
 8014e6c:	9b04      	ldr	r3, [sp, #16]
 8014e6e:	9a08      	ldr	r2, [sp, #32]
 8014e70:	f803 9c01 	strb.w	r9, [r3, #-1]
 8014e74:	4293      	cmp	r3, r2
 8014e76:	d043      	beq.n	8014f00 <_dtoa_r+0xb78>
 8014e78:	4651      	mov	r1, sl
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	220a      	movs	r2, #10
 8014e7e:	4620      	mov	r0, r4
 8014e80:	f000 f9d6 	bl	8015230 <__multadd>
 8014e84:	45b8      	cmp	r8, r7
 8014e86:	4682      	mov	sl, r0
 8014e88:	f04f 0300 	mov.w	r3, #0
 8014e8c:	f04f 020a 	mov.w	r2, #10
 8014e90:	4641      	mov	r1, r8
 8014e92:	4620      	mov	r0, r4
 8014e94:	d107      	bne.n	8014ea6 <_dtoa_r+0xb1e>
 8014e96:	f000 f9cb 	bl	8015230 <__multadd>
 8014e9a:	4680      	mov	r8, r0
 8014e9c:	4607      	mov	r7, r0
 8014e9e:	9b04      	ldr	r3, [sp, #16]
 8014ea0:	3301      	adds	r3, #1
 8014ea2:	9304      	str	r3, [sp, #16]
 8014ea4:	e775      	b.n	8014d92 <_dtoa_r+0xa0a>
 8014ea6:	f000 f9c3 	bl	8015230 <__multadd>
 8014eaa:	4639      	mov	r1, r7
 8014eac:	4680      	mov	r8, r0
 8014eae:	2300      	movs	r3, #0
 8014eb0:	220a      	movs	r2, #10
 8014eb2:	4620      	mov	r0, r4
 8014eb4:	f000 f9bc 	bl	8015230 <__multadd>
 8014eb8:	4607      	mov	r7, r0
 8014eba:	e7f0      	b.n	8014e9e <_dtoa_r+0xb16>
 8014ebc:	9b04      	ldr	r3, [sp, #16]
 8014ebe:	9301      	str	r3, [sp, #4]
 8014ec0:	9d00      	ldr	r5, [sp, #0]
 8014ec2:	4631      	mov	r1, r6
 8014ec4:	4650      	mov	r0, sl
 8014ec6:	f7ff f9d6 	bl	8014276 <quorem>
 8014eca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014ece:	9b00      	ldr	r3, [sp, #0]
 8014ed0:	f805 9b01 	strb.w	r9, [r5], #1
 8014ed4:	1aea      	subs	r2, r5, r3
 8014ed6:	9b01      	ldr	r3, [sp, #4]
 8014ed8:	4293      	cmp	r3, r2
 8014eda:	dd07      	ble.n	8014eec <_dtoa_r+0xb64>
 8014edc:	4651      	mov	r1, sl
 8014ede:	2300      	movs	r3, #0
 8014ee0:	220a      	movs	r2, #10
 8014ee2:	4620      	mov	r0, r4
 8014ee4:	f000 f9a4 	bl	8015230 <__multadd>
 8014ee8:	4682      	mov	sl, r0
 8014eea:	e7ea      	b.n	8014ec2 <_dtoa_r+0xb3a>
 8014eec:	9b01      	ldr	r3, [sp, #4]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	bfc8      	it	gt
 8014ef2:	461d      	movgt	r5, r3
 8014ef4:	9b00      	ldr	r3, [sp, #0]
 8014ef6:	bfd8      	it	le
 8014ef8:	2501      	movle	r5, #1
 8014efa:	441d      	add	r5, r3
 8014efc:	f04f 0800 	mov.w	r8, #0
 8014f00:	4651      	mov	r1, sl
 8014f02:	2201      	movs	r2, #1
 8014f04:	4620      	mov	r0, r4
 8014f06:	f000 fb8b 	bl	8015620 <__lshift>
 8014f0a:	4631      	mov	r1, r6
 8014f0c:	4682      	mov	sl, r0
 8014f0e:	f000 fbf3 	bl	80156f8 <__mcmp>
 8014f12:	2800      	cmp	r0, #0
 8014f14:	dc96      	bgt.n	8014e44 <_dtoa_r+0xabc>
 8014f16:	d102      	bne.n	8014f1e <_dtoa_r+0xb96>
 8014f18:	f019 0f01 	tst.w	r9, #1
 8014f1c:	d192      	bne.n	8014e44 <_dtoa_r+0xabc>
 8014f1e:	462b      	mov	r3, r5
 8014f20:	461d      	mov	r5, r3
 8014f22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014f26:	2a30      	cmp	r2, #48	; 0x30
 8014f28:	d0fa      	beq.n	8014f20 <_dtoa_r+0xb98>
 8014f2a:	e6dd      	b.n	8014ce8 <_dtoa_r+0x960>
 8014f2c:	9a00      	ldr	r2, [sp, #0]
 8014f2e:	429a      	cmp	r2, r3
 8014f30:	d189      	bne.n	8014e46 <_dtoa_r+0xabe>
 8014f32:	f10b 0b01 	add.w	fp, fp, #1
 8014f36:	2331      	movs	r3, #49	; 0x31
 8014f38:	e796      	b.n	8014e68 <_dtoa_r+0xae0>
 8014f3a:	4b0a      	ldr	r3, [pc, #40]	; (8014f64 <_dtoa_r+0xbdc>)
 8014f3c:	f7ff ba99 	b.w	8014472 <_dtoa_r+0xea>
 8014f40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	f47f aa6d 	bne.w	8014422 <_dtoa_r+0x9a>
 8014f48:	4b07      	ldr	r3, [pc, #28]	; (8014f68 <_dtoa_r+0xbe0>)
 8014f4a:	f7ff ba92 	b.w	8014472 <_dtoa_r+0xea>
 8014f4e:	9b01      	ldr	r3, [sp, #4]
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	dcb5      	bgt.n	8014ec0 <_dtoa_r+0xb38>
 8014f54:	9b07      	ldr	r3, [sp, #28]
 8014f56:	2b02      	cmp	r3, #2
 8014f58:	f73f aeb1 	bgt.w	8014cbe <_dtoa_r+0x936>
 8014f5c:	e7b0      	b.n	8014ec0 <_dtoa_r+0xb38>
 8014f5e:	bf00      	nop
 8014f60:	08019523 	.word	0x08019523
 8014f64:	08019424 	.word	0x08019424
 8014f68:	080194be 	.word	0x080194be

08014f6c <_free_r>:
 8014f6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014f6e:	2900      	cmp	r1, #0
 8014f70:	d044      	beq.n	8014ffc <_free_r+0x90>
 8014f72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f76:	9001      	str	r0, [sp, #4]
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	f1a1 0404 	sub.w	r4, r1, #4
 8014f7e:	bfb8      	it	lt
 8014f80:	18e4      	addlt	r4, r4, r3
 8014f82:	f000 f8e7 	bl	8015154 <__malloc_lock>
 8014f86:	4a1e      	ldr	r2, [pc, #120]	; (8015000 <_free_r+0x94>)
 8014f88:	9801      	ldr	r0, [sp, #4]
 8014f8a:	6813      	ldr	r3, [r2, #0]
 8014f8c:	b933      	cbnz	r3, 8014f9c <_free_r+0x30>
 8014f8e:	6063      	str	r3, [r4, #4]
 8014f90:	6014      	str	r4, [r2, #0]
 8014f92:	b003      	add	sp, #12
 8014f94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014f98:	f000 b8e2 	b.w	8015160 <__malloc_unlock>
 8014f9c:	42a3      	cmp	r3, r4
 8014f9e:	d908      	bls.n	8014fb2 <_free_r+0x46>
 8014fa0:	6825      	ldr	r5, [r4, #0]
 8014fa2:	1961      	adds	r1, r4, r5
 8014fa4:	428b      	cmp	r3, r1
 8014fa6:	bf01      	itttt	eq
 8014fa8:	6819      	ldreq	r1, [r3, #0]
 8014faa:	685b      	ldreq	r3, [r3, #4]
 8014fac:	1949      	addeq	r1, r1, r5
 8014fae:	6021      	streq	r1, [r4, #0]
 8014fb0:	e7ed      	b.n	8014f8e <_free_r+0x22>
 8014fb2:	461a      	mov	r2, r3
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	b10b      	cbz	r3, 8014fbc <_free_r+0x50>
 8014fb8:	42a3      	cmp	r3, r4
 8014fba:	d9fa      	bls.n	8014fb2 <_free_r+0x46>
 8014fbc:	6811      	ldr	r1, [r2, #0]
 8014fbe:	1855      	adds	r5, r2, r1
 8014fc0:	42a5      	cmp	r5, r4
 8014fc2:	d10b      	bne.n	8014fdc <_free_r+0x70>
 8014fc4:	6824      	ldr	r4, [r4, #0]
 8014fc6:	4421      	add	r1, r4
 8014fc8:	1854      	adds	r4, r2, r1
 8014fca:	42a3      	cmp	r3, r4
 8014fcc:	6011      	str	r1, [r2, #0]
 8014fce:	d1e0      	bne.n	8014f92 <_free_r+0x26>
 8014fd0:	681c      	ldr	r4, [r3, #0]
 8014fd2:	685b      	ldr	r3, [r3, #4]
 8014fd4:	6053      	str	r3, [r2, #4]
 8014fd6:	440c      	add	r4, r1
 8014fd8:	6014      	str	r4, [r2, #0]
 8014fda:	e7da      	b.n	8014f92 <_free_r+0x26>
 8014fdc:	d902      	bls.n	8014fe4 <_free_r+0x78>
 8014fde:	230c      	movs	r3, #12
 8014fe0:	6003      	str	r3, [r0, #0]
 8014fe2:	e7d6      	b.n	8014f92 <_free_r+0x26>
 8014fe4:	6825      	ldr	r5, [r4, #0]
 8014fe6:	1961      	adds	r1, r4, r5
 8014fe8:	428b      	cmp	r3, r1
 8014fea:	bf04      	itt	eq
 8014fec:	6819      	ldreq	r1, [r3, #0]
 8014fee:	685b      	ldreq	r3, [r3, #4]
 8014ff0:	6063      	str	r3, [r4, #4]
 8014ff2:	bf04      	itt	eq
 8014ff4:	1949      	addeq	r1, r1, r5
 8014ff6:	6021      	streq	r1, [r4, #0]
 8014ff8:	6054      	str	r4, [r2, #4]
 8014ffa:	e7ca      	b.n	8014f92 <_free_r+0x26>
 8014ffc:	b003      	add	sp, #12
 8014ffe:	bd30      	pop	{r4, r5, pc}
 8015000:	20004f08 	.word	0x20004f08

08015004 <malloc>:
 8015004:	4b02      	ldr	r3, [pc, #8]	; (8015010 <malloc+0xc>)
 8015006:	4601      	mov	r1, r0
 8015008:	6818      	ldr	r0, [r3, #0]
 801500a:	f000 b823 	b.w	8015054 <_malloc_r>
 801500e:	bf00      	nop
 8015010:	20000170 	.word	0x20000170

08015014 <sbrk_aligned>:
 8015014:	b570      	push	{r4, r5, r6, lr}
 8015016:	4e0e      	ldr	r6, [pc, #56]	; (8015050 <sbrk_aligned+0x3c>)
 8015018:	460c      	mov	r4, r1
 801501a:	6831      	ldr	r1, [r6, #0]
 801501c:	4605      	mov	r5, r0
 801501e:	b911      	cbnz	r1, 8015026 <sbrk_aligned+0x12>
 8015020:	f001 ff76 	bl	8016f10 <_sbrk_r>
 8015024:	6030      	str	r0, [r6, #0]
 8015026:	4621      	mov	r1, r4
 8015028:	4628      	mov	r0, r5
 801502a:	f001 ff71 	bl	8016f10 <_sbrk_r>
 801502e:	1c43      	adds	r3, r0, #1
 8015030:	d00a      	beq.n	8015048 <sbrk_aligned+0x34>
 8015032:	1cc4      	adds	r4, r0, #3
 8015034:	f024 0403 	bic.w	r4, r4, #3
 8015038:	42a0      	cmp	r0, r4
 801503a:	d007      	beq.n	801504c <sbrk_aligned+0x38>
 801503c:	1a21      	subs	r1, r4, r0
 801503e:	4628      	mov	r0, r5
 8015040:	f001 ff66 	bl	8016f10 <_sbrk_r>
 8015044:	3001      	adds	r0, #1
 8015046:	d101      	bne.n	801504c <sbrk_aligned+0x38>
 8015048:	f04f 34ff 	mov.w	r4, #4294967295
 801504c:	4620      	mov	r0, r4
 801504e:	bd70      	pop	{r4, r5, r6, pc}
 8015050:	20004f0c 	.word	0x20004f0c

08015054 <_malloc_r>:
 8015054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015058:	1ccd      	adds	r5, r1, #3
 801505a:	f025 0503 	bic.w	r5, r5, #3
 801505e:	3508      	adds	r5, #8
 8015060:	2d0c      	cmp	r5, #12
 8015062:	bf38      	it	cc
 8015064:	250c      	movcc	r5, #12
 8015066:	2d00      	cmp	r5, #0
 8015068:	4607      	mov	r7, r0
 801506a:	db01      	blt.n	8015070 <_malloc_r+0x1c>
 801506c:	42a9      	cmp	r1, r5
 801506e:	d905      	bls.n	801507c <_malloc_r+0x28>
 8015070:	230c      	movs	r3, #12
 8015072:	603b      	str	r3, [r7, #0]
 8015074:	2600      	movs	r6, #0
 8015076:	4630      	mov	r0, r6
 8015078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801507c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8015150 <_malloc_r+0xfc>
 8015080:	f000 f868 	bl	8015154 <__malloc_lock>
 8015084:	f8d8 3000 	ldr.w	r3, [r8]
 8015088:	461c      	mov	r4, r3
 801508a:	bb5c      	cbnz	r4, 80150e4 <_malloc_r+0x90>
 801508c:	4629      	mov	r1, r5
 801508e:	4638      	mov	r0, r7
 8015090:	f7ff ffc0 	bl	8015014 <sbrk_aligned>
 8015094:	1c43      	adds	r3, r0, #1
 8015096:	4604      	mov	r4, r0
 8015098:	d155      	bne.n	8015146 <_malloc_r+0xf2>
 801509a:	f8d8 4000 	ldr.w	r4, [r8]
 801509e:	4626      	mov	r6, r4
 80150a0:	2e00      	cmp	r6, #0
 80150a2:	d145      	bne.n	8015130 <_malloc_r+0xdc>
 80150a4:	2c00      	cmp	r4, #0
 80150a6:	d048      	beq.n	801513a <_malloc_r+0xe6>
 80150a8:	6823      	ldr	r3, [r4, #0]
 80150aa:	4631      	mov	r1, r6
 80150ac:	4638      	mov	r0, r7
 80150ae:	eb04 0903 	add.w	r9, r4, r3
 80150b2:	f001 ff2d 	bl	8016f10 <_sbrk_r>
 80150b6:	4581      	cmp	r9, r0
 80150b8:	d13f      	bne.n	801513a <_malloc_r+0xe6>
 80150ba:	6821      	ldr	r1, [r4, #0]
 80150bc:	1a6d      	subs	r5, r5, r1
 80150be:	4629      	mov	r1, r5
 80150c0:	4638      	mov	r0, r7
 80150c2:	f7ff ffa7 	bl	8015014 <sbrk_aligned>
 80150c6:	3001      	adds	r0, #1
 80150c8:	d037      	beq.n	801513a <_malloc_r+0xe6>
 80150ca:	6823      	ldr	r3, [r4, #0]
 80150cc:	442b      	add	r3, r5
 80150ce:	6023      	str	r3, [r4, #0]
 80150d0:	f8d8 3000 	ldr.w	r3, [r8]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d038      	beq.n	801514a <_malloc_r+0xf6>
 80150d8:	685a      	ldr	r2, [r3, #4]
 80150da:	42a2      	cmp	r2, r4
 80150dc:	d12b      	bne.n	8015136 <_malloc_r+0xe2>
 80150de:	2200      	movs	r2, #0
 80150e0:	605a      	str	r2, [r3, #4]
 80150e2:	e00f      	b.n	8015104 <_malloc_r+0xb0>
 80150e4:	6822      	ldr	r2, [r4, #0]
 80150e6:	1b52      	subs	r2, r2, r5
 80150e8:	d41f      	bmi.n	801512a <_malloc_r+0xd6>
 80150ea:	2a0b      	cmp	r2, #11
 80150ec:	d917      	bls.n	801511e <_malloc_r+0xca>
 80150ee:	1961      	adds	r1, r4, r5
 80150f0:	42a3      	cmp	r3, r4
 80150f2:	6025      	str	r5, [r4, #0]
 80150f4:	bf18      	it	ne
 80150f6:	6059      	strne	r1, [r3, #4]
 80150f8:	6863      	ldr	r3, [r4, #4]
 80150fa:	bf08      	it	eq
 80150fc:	f8c8 1000 	streq.w	r1, [r8]
 8015100:	5162      	str	r2, [r4, r5]
 8015102:	604b      	str	r3, [r1, #4]
 8015104:	4638      	mov	r0, r7
 8015106:	f104 060b 	add.w	r6, r4, #11
 801510a:	f000 f829 	bl	8015160 <__malloc_unlock>
 801510e:	f026 0607 	bic.w	r6, r6, #7
 8015112:	1d23      	adds	r3, r4, #4
 8015114:	1af2      	subs	r2, r6, r3
 8015116:	d0ae      	beq.n	8015076 <_malloc_r+0x22>
 8015118:	1b9b      	subs	r3, r3, r6
 801511a:	50a3      	str	r3, [r4, r2]
 801511c:	e7ab      	b.n	8015076 <_malloc_r+0x22>
 801511e:	42a3      	cmp	r3, r4
 8015120:	6862      	ldr	r2, [r4, #4]
 8015122:	d1dd      	bne.n	80150e0 <_malloc_r+0x8c>
 8015124:	f8c8 2000 	str.w	r2, [r8]
 8015128:	e7ec      	b.n	8015104 <_malloc_r+0xb0>
 801512a:	4623      	mov	r3, r4
 801512c:	6864      	ldr	r4, [r4, #4]
 801512e:	e7ac      	b.n	801508a <_malloc_r+0x36>
 8015130:	4634      	mov	r4, r6
 8015132:	6876      	ldr	r6, [r6, #4]
 8015134:	e7b4      	b.n	80150a0 <_malloc_r+0x4c>
 8015136:	4613      	mov	r3, r2
 8015138:	e7cc      	b.n	80150d4 <_malloc_r+0x80>
 801513a:	230c      	movs	r3, #12
 801513c:	603b      	str	r3, [r7, #0]
 801513e:	4638      	mov	r0, r7
 8015140:	f000 f80e 	bl	8015160 <__malloc_unlock>
 8015144:	e797      	b.n	8015076 <_malloc_r+0x22>
 8015146:	6025      	str	r5, [r4, #0]
 8015148:	e7dc      	b.n	8015104 <_malloc_r+0xb0>
 801514a:	605b      	str	r3, [r3, #4]
 801514c:	deff      	udf	#255	; 0xff
 801514e:	bf00      	nop
 8015150:	20004f08 	.word	0x20004f08

08015154 <__malloc_lock>:
 8015154:	4801      	ldr	r0, [pc, #4]	; (801515c <__malloc_lock+0x8>)
 8015156:	f7ff b868 	b.w	801422a <__retarget_lock_acquire_recursive>
 801515a:	bf00      	nop
 801515c:	20004f04 	.word	0x20004f04

08015160 <__malloc_unlock>:
 8015160:	4801      	ldr	r0, [pc, #4]	; (8015168 <__malloc_unlock+0x8>)
 8015162:	f7ff b863 	b.w	801422c <__retarget_lock_release_recursive>
 8015166:	bf00      	nop
 8015168:	20004f04 	.word	0x20004f04

0801516c <_Balloc>:
 801516c:	b570      	push	{r4, r5, r6, lr}
 801516e:	69c6      	ldr	r6, [r0, #28]
 8015170:	4604      	mov	r4, r0
 8015172:	460d      	mov	r5, r1
 8015174:	b976      	cbnz	r6, 8015194 <_Balloc+0x28>
 8015176:	2010      	movs	r0, #16
 8015178:	f7ff ff44 	bl	8015004 <malloc>
 801517c:	4602      	mov	r2, r0
 801517e:	61e0      	str	r0, [r4, #28]
 8015180:	b920      	cbnz	r0, 801518c <_Balloc+0x20>
 8015182:	4b18      	ldr	r3, [pc, #96]	; (80151e4 <_Balloc+0x78>)
 8015184:	4818      	ldr	r0, [pc, #96]	; (80151e8 <_Balloc+0x7c>)
 8015186:	216b      	movs	r1, #107	; 0x6b
 8015188:	f7fd fdb0 	bl	8012cec <__assert_func>
 801518c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015190:	6006      	str	r6, [r0, #0]
 8015192:	60c6      	str	r6, [r0, #12]
 8015194:	69e6      	ldr	r6, [r4, #28]
 8015196:	68f3      	ldr	r3, [r6, #12]
 8015198:	b183      	cbz	r3, 80151bc <_Balloc+0x50>
 801519a:	69e3      	ldr	r3, [r4, #28]
 801519c:	68db      	ldr	r3, [r3, #12]
 801519e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80151a2:	b9b8      	cbnz	r0, 80151d4 <_Balloc+0x68>
 80151a4:	2101      	movs	r1, #1
 80151a6:	fa01 f605 	lsl.w	r6, r1, r5
 80151aa:	1d72      	adds	r2, r6, #5
 80151ac:	0092      	lsls	r2, r2, #2
 80151ae:	4620      	mov	r0, r4
 80151b0:	f001 fec6 	bl	8016f40 <_calloc_r>
 80151b4:	b160      	cbz	r0, 80151d0 <_Balloc+0x64>
 80151b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80151ba:	e00e      	b.n	80151da <_Balloc+0x6e>
 80151bc:	2221      	movs	r2, #33	; 0x21
 80151be:	2104      	movs	r1, #4
 80151c0:	4620      	mov	r0, r4
 80151c2:	f001 febd 	bl	8016f40 <_calloc_r>
 80151c6:	69e3      	ldr	r3, [r4, #28]
 80151c8:	60f0      	str	r0, [r6, #12]
 80151ca:	68db      	ldr	r3, [r3, #12]
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d1e4      	bne.n	801519a <_Balloc+0x2e>
 80151d0:	2000      	movs	r0, #0
 80151d2:	bd70      	pop	{r4, r5, r6, pc}
 80151d4:	6802      	ldr	r2, [r0, #0]
 80151d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80151da:	2300      	movs	r3, #0
 80151dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80151e0:	e7f7      	b.n	80151d2 <_Balloc+0x66>
 80151e2:	bf00      	nop
 80151e4:	0801944d 	.word	0x0801944d
 80151e8:	08019534 	.word	0x08019534

080151ec <_Bfree>:
 80151ec:	b570      	push	{r4, r5, r6, lr}
 80151ee:	69c6      	ldr	r6, [r0, #28]
 80151f0:	4605      	mov	r5, r0
 80151f2:	460c      	mov	r4, r1
 80151f4:	b976      	cbnz	r6, 8015214 <_Bfree+0x28>
 80151f6:	2010      	movs	r0, #16
 80151f8:	f7ff ff04 	bl	8015004 <malloc>
 80151fc:	4602      	mov	r2, r0
 80151fe:	61e8      	str	r0, [r5, #28]
 8015200:	b920      	cbnz	r0, 801520c <_Bfree+0x20>
 8015202:	4b09      	ldr	r3, [pc, #36]	; (8015228 <_Bfree+0x3c>)
 8015204:	4809      	ldr	r0, [pc, #36]	; (801522c <_Bfree+0x40>)
 8015206:	218f      	movs	r1, #143	; 0x8f
 8015208:	f7fd fd70 	bl	8012cec <__assert_func>
 801520c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015210:	6006      	str	r6, [r0, #0]
 8015212:	60c6      	str	r6, [r0, #12]
 8015214:	b13c      	cbz	r4, 8015226 <_Bfree+0x3a>
 8015216:	69eb      	ldr	r3, [r5, #28]
 8015218:	6862      	ldr	r2, [r4, #4]
 801521a:	68db      	ldr	r3, [r3, #12]
 801521c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015220:	6021      	str	r1, [r4, #0]
 8015222:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015226:	bd70      	pop	{r4, r5, r6, pc}
 8015228:	0801944d 	.word	0x0801944d
 801522c:	08019534 	.word	0x08019534

08015230 <__multadd>:
 8015230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015234:	690d      	ldr	r5, [r1, #16]
 8015236:	4607      	mov	r7, r0
 8015238:	460c      	mov	r4, r1
 801523a:	461e      	mov	r6, r3
 801523c:	f101 0c14 	add.w	ip, r1, #20
 8015240:	2000      	movs	r0, #0
 8015242:	f8dc 3000 	ldr.w	r3, [ip]
 8015246:	b299      	uxth	r1, r3
 8015248:	fb02 6101 	mla	r1, r2, r1, r6
 801524c:	0c1e      	lsrs	r6, r3, #16
 801524e:	0c0b      	lsrs	r3, r1, #16
 8015250:	fb02 3306 	mla	r3, r2, r6, r3
 8015254:	b289      	uxth	r1, r1
 8015256:	3001      	adds	r0, #1
 8015258:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801525c:	4285      	cmp	r5, r0
 801525e:	f84c 1b04 	str.w	r1, [ip], #4
 8015262:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015266:	dcec      	bgt.n	8015242 <__multadd+0x12>
 8015268:	b30e      	cbz	r6, 80152ae <__multadd+0x7e>
 801526a:	68a3      	ldr	r3, [r4, #8]
 801526c:	42ab      	cmp	r3, r5
 801526e:	dc19      	bgt.n	80152a4 <__multadd+0x74>
 8015270:	6861      	ldr	r1, [r4, #4]
 8015272:	4638      	mov	r0, r7
 8015274:	3101      	adds	r1, #1
 8015276:	f7ff ff79 	bl	801516c <_Balloc>
 801527a:	4680      	mov	r8, r0
 801527c:	b928      	cbnz	r0, 801528a <__multadd+0x5a>
 801527e:	4602      	mov	r2, r0
 8015280:	4b0c      	ldr	r3, [pc, #48]	; (80152b4 <__multadd+0x84>)
 8015282:	480d      	ldr	r0, [pc, #52]	; (80152b8 <__multadd+0x88>)
 8015284:	21ba      	movs	r1, #186	; 0xba
 8015286:	f7fd fd31 	bl	8012cec <__assert_func>
 801528a:	6922      	ldr	r2, [r4, #16]
 801528c:	3202      	adds	r2, #2
 801528e:	f104 010c 	add.w	r1, r4, #12
 8015292:	0092      	lsls	r2, r2, #2
 8015294:	300c      	adds	r0, #12
 8015296:	f7fe ffd2 	bl	801423e <memcpy>
 801529a:	4621      	mov	r1, r4
 801529c:	4638      	mov	r0, r7
 801529e:	f7ff ffa5 	bl	80151ec <_Bfree>
 80152a2:	4644      	mov	r4, r8
 80152a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80152a8:	3501      	adds	r5, #1
 80152aa:	615e      	str	r6, [r3, #20]
 80152ac:	6125      	str	r5, [r4, #16]
 80152ae:	4620      	mov	r0, r4
 80152b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80152b4:	08019523 	.word	0x08019523
 80152b8:	08019534 	.word	0x08019534

080152bc <__s2b>:
 80152bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152c0:	460c      	mov	r4, r1
 80152c2:	4615      	mov	r5, r2
 80152c4:	461f      	mov	r7, r3
 80152c6:	2209      	movs	r2, #9
 80152c8:	3308      	adds	r3, #8
 80152ca:	4606      	mov	r6, r0
 80152cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80152d0:	2100      	movs	r1, #0
 80152d2:	2201      	movs	r2, #1
 80152d4:	429a      	cmp	r2, r3
 80152d6:	db09      	blt.n	80152ec <__s2b+0x30>
 80152d8:	4630      	mov	r0, r6
 80152da:	f7ff ff47 	bl	801516c <_Balloc>
 80152de:	b940      	cbnz	r0, 80152f2 <__s2b+0x36>
 80152e0:	4602      	mov	r2, r0
 80152e2:	4b19      	ldr	r3, [pc, #100]	; (8015348 <__s2b+0x8c>)
 80152e4:	4819      	ldr	r0, [pc, #100]	; (801534c <__s2b+0x90>)
 80152e6:	21d3      	movs	r1, #211	; 0xd3
 80152e8:	f7fd fd00 	bl	8012cec <__assert_func>
 80152ec:	0052      	lsls	r2, r2, #1
 80152ee:	3101      	adds	r1, #1
 80152f0:	e7f0      	b.n	80152d4 <__s2b+0x18>
 80152f2:	9b08      	ldr	r3, [sp, #32]
 80152f4:	6143      	str	r3, [r0, #20]
 80152f6:	2d09      	cmp	r5, #9
 80152f8:	f04f 0301 	mov.w	r3, #1
 80152fc:	6103      	str	r3, [r0, #16]
 80152fe:	dd16      	ble.n	801532e <__s2b+0x72>
 8015300:	f104 0909 	add.w	r9, r4, #9
 8015304:	46c8      	mov	r8, r9
 8015306:	442c      	add	r4, r5
 8015308:	f818 3b01 	ldrb.w	r3, [r8], #1
 801530c:	4601      	mov	r1, r0
 801530e:	3b30      	subs	r3, #48	; 0x30
 8015310:	220a      	movs	r2, #10
 8015312:	4630      	mov	r0, r6
 8015314:	f7ff ff8c 	bl	8015230 <__multadd>
 8015318:	45a0      	cmp	r8, r4
 801531a:	d1f5      	bne.n	8015308 <__s2b+0x4c>
 801531c:	f1a5 0408 	sub.w	r4, r5, #8
 8015320:	444c      	add	r4, r9
 8015322:	1b2d      	subs	r5, r5, r4
 8015324:	1963      	adds	r3, r4, r5
 8015326:	42bb      	cmp	r3, r7
 8015328:	db04      	blt.n	8015334 <__s2b+0x78>
 801532a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801532e:	340a      	adds	r4, #10
 8015330:	2509      	movs	r5, #9
 8015332:	e7f6      	b.n	8015322 <__s2b+0x66>
 8015334:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015338:	4601      	mov	r1, r0
 801533a:	3b30      	subs	r3, #48	; 0x30
 801533c:	220a      	movs	r2, #10
 801533e:	4630      	mov	r0, r6
 8015340:	f7ff ff76 	bl	8015230 <__multadd>
 8015344:	e7ee      	b.n	8015324 <__s2b+0x68>
 8015346:	bf00      	nop
 8015348:	08019523 	.word	0x08019523
 801534c:	08019534 	.word	0x08019534

08015350 <__hi0bits>:
 8015350:	0c03      	lsrs	r3, r0, #16
 8015352:	041b      	lsls	r3, r3, #16
 8015354:	b9d3      	cbnz	r3, 801538c <__hi0bits+0x3c>
 8015356:	0400      	lsls	r0, r0, #16
 8015358:	2310      	movs	r3, #16
 801535a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801535e:	bf04      	itt	eq
 8015360:	0200      	lsleq	r0, r0, #8
 8015362:	3308      	addeq	r3, #8
 8015364:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015368:	bf04      	itt	eq
 801536a:	0100      	lsleq	r0, r0, #4
 801536c:	3304      	addeq	r3, #4
 801536e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8015372:	bf04      	itt	eq
 8015374:	0080      	lsleq	r0, r0, #2
 8015376:	3302      	addeq	r3, #2
 8015378:	2800      	cmp	r0, #0
 801537a:	db05      	blt.n	8015388 <__hi0bits+0x38>
 801537c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015380:	f103 0301 	add.w	r3, r3, #1
 8015384:	bf08      	it	eq
 8015386:	2320      	moveq	r3, #32
 8015388:	4618      	mov	r0, r3
 801538a:	4770      	bx	lr
 801538c:	2300      	movs	r3, #0
 801538e:	e7e4      	b.n	801535a <__hi0bits+0xa>

08015390 <__lo0bits>:
 8015390:	6803      	ldr	r3, [r0, #0]
 8015392:	f013 0207 	ands.w	r2, r3, #7
 8015396:	d00c      	beq.n	80153b2 <__lo0bits+0x22>
 8015398:	07d9      	lsls	r1, r3, #31
 801539a:	d422      	bmi.n	80153e2 <__lo0bits+0x52>
 801539c:	079a      	lsls	r2, r3, #30
 801539e:	bf49      	itett	mi
 80153a0:	085b      	lsrmi	r3, r3, #1
 80153a2:	089b      	lsrpl	r3, r3, #2
 80153a4:	6003      	strmi	r3, [r0, #0]
 80153a6:	2201      	movmi	r2, #1
 80153a8:	bf5c      	itt	pl
 80153aa:	6003      	strpl	r3, [r0, #0]
 80153ac:	2202      	movpl	r2, #2
 80153ae:	4610      	mov	r0, r2
 80153b0:	4770      	bx	lr
 80153b2:	b299      	uxth	r1, r3
 80153b4:	b909      	cbnz	r1, 80153ba <__lo0bits+0x2a>
 80153b6:	0c1b      	lsrs	r3, r3, #16
 80153b8:	2210      	movs	r2, #16
 80153ba:	b2d9      	uxtb	r1, r3
 80153bc:	b909      	cbnz	r1, 80153c2 <__lo0bits+0x32>
 80153be:	3208      	adds	r2, #8
 80153c0:	0a1b      	lsrs	r3, r3, #8
 80153c2:	0719      	lsls	r1, r3, #28
 80153c4:	bf04      	itt	eq
 80153c6:	091b      	lsreq	r3, r3, #4
 80153c8:	3204      	addeq	r2, #4
 80153ca:	0799      	lsls	r1, r3, #30
 80153cc:	bf04      	itt	eq
 80153ce:	089b      	lsreq	r3, r3, #2
 80153d0:	3202      	addeq	r2, #2
 80153d2:	07d9      	lsls	r1, r3, #31
 80153d4:	d403      	bmi.n	80153de <__lo0bits+0x4e>
 80153d6:	085b      	lsrs	r3, r3, #1
 80153d8:	f102 0201 	add.w	r2, r2, #1
 80153dc:	d003      	beq.n	80153e6 <__lo0bits+0x56>
 80153de:	6003      	str	r3, [r0, #0]
 80153e0:	e7e5      	b.n	80153ae <__lo0bits+0x1e>
 80153e2:	2200      	movs	r2, #0
 80153e4:	e7e3      	b.n	80153ae <__lo0bits+0x1e>
 80153e6:	2220      	movs	r2, #32
 80153e8:	e7e1      	b.n	80153ae <__lo0bits+0x1e>
	...

080153ec <__i2b>:
 80153ec:	b510      	push	{r4, lr}
 80153ee:	460c      	mov	r4, r1
 80153f0:	2101      	movs	r1, #1
 80153f2:	f7ff febb 	bl	801516c <_Balloc>
 80153f6:	4602      	mov	r2, r0
 80153f8:	b928      	cbnz	r0, 8015406 <__i2b+0x1a>
 80153fa:	4b05      	ldr	r3, [pc, #20]	; (8015410 <__i2b+0x24>)
 80153fc:	4805      	ldr	r0, [pc, #20]	; (8015414 <__i2b+0x28>)
 80153fe:	f240 1145 	movw	r1, #325	; 0x145
 8015402:	f7fd fc73 	bl	8012cec <__assert_func>
 8015406:	2301      	movs	r3, #1
 8015408:	6144      	str	r4, [r0, #20]
 801540a:	6103      	str	r3, [r0, #16]
 801540c:	bd10      	pop	{r4, pc}
 801540e:	bf00      	nop
 8015410:	08019523 	.word	0x08019523
 8015414:	08019534 	.word	0x08019534

08015418 <__multiply>:
 8015418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801541c:	4691      	mov	r9, r2
 801541e:	690a      	ldr	r2, [r1, #16]
 8015420:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015424:	429a      	cmp	r2, r3
 8015426:	bfb8      	it	lt
 8015428:	460b      	movlt	r3, r1
 801542a:	460c      	mov	r4, r1
 801542c:	bfbc      	itt	lt
 801542e:	464c      	movlt	r4, r9
 8015430:	4699      	movlt	r9, r3
 8015432:	6927      	ldr	r7, [r4, #16]
 8015434:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015438:	68a3      	ldr	r3, [r4, #8]
 801543a:	6861      	ldr	r1, [r4, #4]
 801543c:	eb07 060a 	add.w	r6, r7, sl
 8015440:	42b3      	cmp	r3, r6
 8015442:	b085      	sub	sp, #20
 8015444:	bfb8      	it	lt
 8015446:	3101      	addlt	r1, #1
 8015448:	f7ff fe90 	bl	801516c <_Balloc>
 801544c:	b930      	cbnz	r0, 801545c <__multiply+0x44>
 801544e:	4602      	mov	r2, r0
 8015450:	4b44      	ldr	r3, [pc, #272]	; (8015564 <__multiply+0x14c>)
 8015452:	4845      	ldr	r0, [pc, #276]	; (8015568 <__multiply+0x150>)
 8015454:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8015458:	f7fd fc48 	bl	8012cec <__assert_func>
 801545c:	f100 0514 	add.w	r5, r0, #20
 8015460:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015464:	462b      	mov	r3, r5
 8015466:	2200      	movs	r2, #0
 8015468:	4543      	cmp	r3, r8
 801546a:	d321      	bcc.n	80154b0 <__multiply+0x98>
 801546c:	f104 0314 	add.w	r3, r4, #20
 8015470:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8015474:	f109 0314 	add.w	r3, r9, #20
 8015478:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801547c:	9202      	str	r2, [sp, #8]
 801547e:	1b3a      	subs	r2, r7, r4
 8015480:	3a15      	subs	r2, #21
 8015482:	f022 0203 	bic.w	r2, r2, #3
 8015486:	3204      	adds	r2, #4
 8015488:	f104 0115 	add.w	r1, r4, #21
 801548c:	428f      	cmp	r7, r1
 801548e:	bf38      	it	cc
 8015490:	2204      	movcc	r2, #4
 8015492:	9201      	str	r2, [sp, #4]
 8015494:	9a02      	ldr	r2, [sp, #8]
 8015496:	9303      	str	r3, [sp, #12]
 8015498:	429a      	cmp	r2, r3
 801549a:	d80c      	bhi.n	80154b6 <__multiply+0x9e>
 801549c:	2e00      	cmp	r6, #0
 801549e:	dd03      	ble.n	80154a8 <__multiply+0x90>
 80154a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d05b      	beq.n	8015560 <__multiply+0x148>
 80154a8:	6106      	str	r6, [r0, #16]
 80154aa:	b005      	add	sp, #20
 80154ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154b0:	f843 2b04 	str.w	r2, [r3], #4
 80154b4:	e7d8      	b.n	8015468 <__multiply+0x50>
 80154b6:	f8b3 a000 	ldrh.w	sl, [r3]
 80154ba:	f1ba 0f00 	cmp.w	sl, #0
 80154be:	d024      	beq.n	801550a <__multiply+0xf2>
 80154c0:	f104 0e14 	add.w	lr, r4, #20
 80154c4:	46a9      	mov	r9, r5
 80154c6:	f04f 0c00 	mov.w	ip, #0
 80154ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 80154ce:	f8d9 1000 	ldr.w	r1, [r9]
 80154d2:	fa1f fb82 	uxth.w	fp, r2
 80154d6:	b289      	uxth	r1, r1
 80154d8:	fb0a 110b 	mla	r1, sl, fp, r1
 80154dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80154e0:	f8d9 2000 	ldr.w	r2, [r9]
 80154e4:	4461      	add	r1, ip
 80154e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80154ea:	fb0a c20b 	mla	r2, sl, fp, ip
 80154ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80154f2:	b289      	uxth	r1, r1
 80154f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80154f8:	4577      	cmp	r7, lr
 80154fa:	f849 1b04 	str.w	r1, [r9], #4
 80154fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015502:	d8e2      	bhi.n	80154ca <__multiply+0xb2>
 8015504:	9a01      	ldr	r2, [sp, #4]
 8015506:	f845 c002 	str.w	ip, [r5, r2]
 801550a:	9a03      	ldr	r2, [sp, #12]
 801550c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015510:	3304      	adds	r3, #4
 8015512:	f1b9 0f00 	cmp.w	r9, #0
 8015516:	d021      	beq.n	801555c <__multiply+0x144>
 8015518:	6829      	ldr	r1, [r5, #0]
 801551a:	f104 0c14 	add.w	ip, r4, #20
 801551e:	46ae      	mov	lr, r5
 8015520:	f04f 0a00 	mov.w	sl, #0
 8015524:	f8bc b000 	ldrh.w	fp, [ip]
 8015528:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801552c:	fb09 220b 	mla	r2, r9, fp, r2
 8015530:	4452      	add	r2, sl
 8015532:	b289      	uxth	r1, r1
 8015534:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015538:	f84e 1b04 	str.w	r1, [lr], #4
 801553c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015540:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015544:	f8be 1000 	ldrh.w	r1, [lr]
 8015548:	fb09 110a 	mla	r1, r9, sl, r1
 801554c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8015550:	4567      	cmp	r7, ip
 8015552:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015556:	d8e5      	bhi.n	8015524 <__multiply+0x10c>
 8015558:	9a01      	ldr	r2, [sp, #4]
 801555a:	50a9      	str	r1, [r5, r2]
 801555c:	3504      	adds	r5, #4
 801555e:	e799      	b.n	8015494 <__multiply+0x7c>
 8015560:	3e01      	subs	r6, #1
 8015562:	e79b      	b.n	801549c <__multiply+0x84>
 8015564:	08019523 	.word	0x08019523
 8015568:	08019534 	.word	0x08019534

0801556c <__pow5mult>:
 801556c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015570:	4615      	mov	r5, r2
 8015572:	f012 0203 	ands.w	r2, r2, #3
 8015576:	4606      	mov	r6, r0
 8015578:	460f      	mov	r7, r1
 801557a:	d007      	beq.n	801558c <__pow5mult+0x20>
 801557c:	4c25      	ldr	r4, [pc, #148]	; (8015614 <__pow5mult+0xa8>)
 801557e:	3a01      	subs	r2, #1
 8015580:	2300      	movs	r3, #0
 8015582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015586:	f7ff fe53 	bl	8015230 <__multadd>
 801558a:	4607      	mov	r7, r0
 801558c:	10ad      	asrs	r5, r5, #2
 801558e:	d03d      	beq.n	801560c <__pow5mult+0xa0>
 8015590:	69f4      	ldr	r4, [r6, #28]
 8015592:	b97c      	cbnz	r4, 80155b4 <__pow5mult+0x48>
 8015594:	2010      	movs	r0, #16
 8015596:	f7ff fd35 	bl	8015004 <malloc>
 801559a:	4602      	mov	r2, r0
 801559c:	61f0      	str	r0, [r6, #28]
 801559e:	b928      	cbnz	r0, 80155ac <__pow5mult+0x40>
 80155a0:	4b1d      	ldr	r3, [pc, #116]	; (8015618 <__pow5mult+0xac>)
 80155a2:	481e      	ldr	r0, [pc, #120]	; (801561c <__pow5mult+0xb0>)
 80155a4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80155a8:	f7fd fba0 	bl	8012cec <__assert_func>
 80155ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80155b0:	6004      	str	r4, [r0, #0]
 80155b2:	60c4      	str	r4, [r0, #12]
 80155b4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80155b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80155bc:	b94c      	cbnz	r4, 80155d2 <__pow5mult+0x66>
 80155be:	f240 2171 	movw	r1, #625	; 0x271
 80155c2:	4630      	mov	r0, r6
 80155c4:	f7ff ff12 	bl	80153ec <__i2b>
 80155c8:	2300      	movs	r3, #0
 80155ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80155ce:	4604      	mov	r4, r0
 80155d0:	6003      	str	r3, [r0, #0]
 80155d2:	f04f 0900 	mov.w	r9, #0
 80155d6:	07eb      	lsls	r3, r5, #31
 80155d8:	d50a      	bpl.n	80155f0 <__pow5mult+0x84>
 80155da:	4639      	mov	r1, r7
 80155dc:	4622      	mov	r2, r4
 80155de:	4630      	mov	r0, r6
 80155e0:	f7ff ff1a 	bl	8015418 <__multiply>
 80155e4:	4639      	mov	r1, r7
 80155e6:	4680      	mov	r8, r0
 80155e8:	4630      	mov	r0, r6
 80155ea:	f7ff fdff 	bl	80151ec <_Bfree>
 80155ee:	4647      	mov	r7, r8
 80155f0:	106d      	asrs	r5, r5, #1
 80155f2:	d00b      	beq.n	801560c <__pow5mult+0xa0>
 80155f4:	6820      	ldr	r0, [r4, #0]
 80155f6:	b938      	cbnz	r0, 8015608 <__pow5mult+0x9c>
 80155f8:	4622      	mov	r2, r4
 80155fa:	4621      	mov	r1, r4
 80155fc:	4630      	mov	r0, r6
 80155fe:	f7ff ff0b 	bl	8015418 <__multiply>
 8015602:	6020      	str	r0, [r4, #0]
 8015604:	f8c0 9000 	str.w	r9, [r0]
 8015608:	4604      	mov	r4, r0
 801560a:	e7e4      	b.n	80155d6 <__pow5mult+0x6a>
 801560c:	4638      	mov	r0, r7
 801560e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015612:	bf00      	nop
 8015614:	08019680 	.word	0x08019680
 8015618:	0801944d 	.word	0x0801944d
 801561c:	08019534 	.word	0x08019534

08015620 <__lshift>:
 8015620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015624:	460c      	mov	r4, r1
 8015626:	6849      	ldr	r1, [r1, #4]
 8015628:	6923      	ldr	r3, [r4, #16]
 801562a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801562e:	68a3      	ldr	r3, [r4, #8]
 8015630:	4607      	mov	r7, r0
 8015632:	4691      	mov	r9, r2
 8015634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015638:	f108 0601 	add.w	r6, r8, #1
 801563c:	42b3      	cmp	r3, r6
 801563e:	db0b      	blt.n	8015658 <__lshift+0x38>
 8015640:	4638      	mov	r0, r7
 8015642:	f7ff fd93 	bl	801516c <_Balloc>
 8015646:	4605      	mov	r5, r0
 8015648:	b948      	cbnz	r0, 801565e <__lshift+0x3e>
 801564a:	4602      	mov	r2, r0
 801564c:	4b28      	ldr	r3, [pc, #160]	; (80156f0 <__lshift+0xd0>)
 801564e:	4829      	ldr	r0, [pc, #164]	; (80156f4 <__lshift+0xd4>)
 8015650:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8015654:	f7fd fb4a 	bl	8012cec <__assert_func>
 8015658:	3101      	adds	r1, #1
 801565a:	005b      	lsls	r3, r3, #1
 801565c:	e7ee      	b.n	801563c <__lshift+0x1c>
 801565e:	2300      	movs	r3, #0
 8015660:	f100 0114 	add.w	r1, r0, #20
 8015664:	f100 0210 	add.w	r2, r0, #16
 8015668:	4618      	mov	r0, r3
 801566a:	4553      	cmp	r3, sl
 801566c:	db33      	blt.n	80156d6 <__lshift+0xb6>
 801566e:	6920      	ldr	r0, [r4, #16]
 8015670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015674:	f104 0314 	add.w	r3, r4, #20
 8015678:	f019 091f 	ands.w	r9, r9, #31
 801567c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015680:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015684:	d02b      	beq.n	80156de <__lshift+0xbe>
 8015686:	f1c9 0e20 	rsb	lr, r9, #32
 801568a:	468a      	mov	sl, r1
 801568c:	2200      	movs	r2, #0
 801568e:	6818      	ldr	r0, [r3, #0]
 8015690:	fa00 f009 	lsl.w	r0, r0, r9
 8015694:	4310      	orrs	r0, r2
 8015696:	f84a 0b04 	str.w	r0, [sl], #4
 801569a:	f853 2b04 	ldr.w	r2, [r3], #4
 801569e:	459c      	cmp	ip, r3
 80156a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80156a4:	d8f3      	bhi.n	801568e <__lshift+0x6e>
 80156a6:	ebac 0304 	sub.w	r3, ip, r4
 80156aa:	3b15      	subs	r3, #21
 80156ac:	f023 0303 	bic.w	r3, r3, #3
 80156b0:	3304      	adds	r3, #4
 80156b2:	f104 0015 	add.w	r0, r4, #21
 80156b6:	4584      	cmp	ip, r0
 80156b8:	bf38      	it	cc
 80156ba:	2304      	movcc	r3, #4
 80156bc:	50ca      	str	r2, [r1, r3]
 80156be:	b10a      	cbz	r2, 80156c4 <__lshift+0xa4>
 80156c0:	f108 0602 	add.w	r6, r8, #2
 80156c4:	3e01      	subs	r6, #1
 80156c6:	4638      	mov	r0, r7
 80156c8:	612e      	str	r6, [r5, #16]
 80156ca:	4621      	mov	r1, r4
 80156cc:	f7ff fd8e 	bl	80151ec <_Bfree>
 80156d0:	4628      	mov	r0, r5
 80156d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80156da:	3301      	adds	r3, #1
 80156dc:	e7c5      	b.n	801566a <__lshift+0x4a>
 80156de:	3904      	subs	r1, #4
 80156e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80156e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80156e8:	459c      	cmp	ip, r3
 80156ea:	d8f9      	bhi.n	80156e0 <__lshift+0xc0>
 80156ec:	e7ea      	b.n	80156c4 <__lshift+0xa4>
 80156ee:	bf00      	nop
 80156f0:	08019523 	.word	0x08019523
 80156f4:	08019534 	.word	0x08019534

080156f8 <__mcmp>:
 80156f8:	b530      	push	{r4, r5, lr}
 80156fa:	6902      	ldr	r2, [r0, #16]
 80156fc:	690c      	ldr	r4, [r1, #16]
 80156fe:	1b12      	subs	r2, r2, r4
 8015700:	d10e      	bne.n	8015720 <__mcmp+0x28>
 8015702:	f100 0314 	add.w	r3, r0, #20
 8015706:	3114      	adds	r1, #20
 8015708:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801570c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015710:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015714:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015718:	42a5      	cmp	r5, r4
 801571a:	d003      	beq.n	8015724 <__mcmp+0x2c>
 801571c:	d305      	bcc.n	801572a <__mcmp+0x32>
 801571e:	2201      	movs	r2, #1
 8015720:	4610      	mov	r0, r2
 8015722:	bd30      	pop	{r4, r5, pc}
 8015724:	4283      	cmp	r3, r0
 8015726:	d3f3      	bcc.n	8015710 <__mcmp+0x18>
 8015728:	e7fa      	b.n	8015720 <__mcmp+0x28>
 801572a:	f04f 32ff 	mov.w	r2, #4294967295
 801572e:	e7f7      	b.n	8015720 <__mcmp+0x28>

08015730 <__mdiff>:
 8015730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015734:	460c      	mov	r4, r1
 8015736:	4606      	mov	r6, r0
 8015738:	4611      	mov	r1, r2
 801573a:	4620      	mov	r0, r4
 801573c:	4690      	mov	r8, r2
 801573e:	f7ff ffdb 	bl	80156f8 <__mcmp>
 8015742:	1e05      	subs	r5, r0, #0
 8015744:	d110      	bne.n	8015768 <__mdiff+0x38>
 8015746:	4629      	mov	r1, r5
 8015748:	4630      	mov	r0, r6
 801574a:	f7ff fd0f 	bl	801516c <_Balloc>
 801574e:	b930      	cbnz	r0, 801575e <__mdiff+0x2e>
 8015750:	4b3a      	ldr	r3, [pc, #232]	; (801583c <__mdiff+0x10c>)
 8015752:	4602      	mov	r2, r0
 8015754:	f240 2137 	movw	r1, #567	; 0x237
 8015758:	4839      	ldr	r0, [pc, #228]	; (8015840 <__mdiff+0x110>)
 801575a:	f7fd fac7 	bl	8012cec <__assert_func>
 801575e:	2301      	movs	r3, #1
 8015760:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015764:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015768:	bfa4      	itt	ge
 801576a:	4643      	movge	r3, r8
 801576c:	46a0      	movge	r8, r4
 801576e:	4630      	mov	r0, r6
 8015770:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015774:	bfa6      	itte	ge
 8015776:	461c      	movge	r4, r3
 8015778:	2500      	movge	r5, #0
 801577a:	2501      	movlt	r5, #1
 801577c:	f7ff fcf6 	bl	801516c <_Balloc>
 8015780:	b920      	cbnz	r0, 801578c <__mdiff+0x5c>
 8015782:	4b2e      	ldr	r3, [pc, #184]	; (801583c <__mdiff+0x10c>)
 8015784:	4602      	mov	r2, r0
 8015786:	f240 2145 	movw	r1, #581	; 0x245
 801578a:	e7e5      	b.n	8015758 <__mdiff+0x28>
 801578c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015790:	6926      	ldr	r6, [r4, #16]
 8015792:	60c5      	str	r5, [r0, #12]
 8015794:	f104 0914 	add.w	r9, r4, #20
 8015798:	f108 0514 	add.w	r5, r8, #20
 801579c:	f100 0e14 	add.w	lr, r0, #20
 80157a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80157a4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80157a8:	f108 0210 	add.w	r2, r8, #16
 80157ac:	46f2      	mov	sl, lr
 80157ae:	2100      	movs	r1, #0
 80157b0:	f859 3b04 	ldr.w	r3, [r9], #4
 80157b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80157b8:	fa11 f88b 	uxtah	r8, r1, fp
 80157bc:	b299      	uxth	r1, r3
 80157be:	0c1b      	lsrs	r3, r3, #16
 80157c0:	eba8 0801 	sub.w	r8, r8, r1
 80157c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80157c8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80157cc:	fa1f f888 	uxth.w	r8, r8
 80157d0:	1419      	asrs	r1, r3, #16
 80157d2:	454e      	cmp	r6, r9
 80157d4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80157d8:	f84a 3b04 	str.w	r3, [sl], #4
 80157dc:	d8e8      	bhi.n	80157b0 <__mdiff+0x80>
 80157de:	1b33      	subs	r3, r6, r4
 80157e0:	3b15      	subs	r3, #21
 80157e2:	f023 0303 	bic.w	r3, r3, #3
 80157e6:	3304      	adds	r3, #4
 80157e8:	3415      	adds	r4, #21
 80157ea:	42a6      	cmp	r6, r4
 80157ec:	bf38      	it	cc
 80157ee:	2304      	movcc	r3, #4
 80157f0:	441d      	add	r5, r3
 80157f2:	4473      	add	r3, lr
 80157f4:	469e      	mov	lr, r3
 80157f6:	462e      	mov	r6, r5
 80157f8:	4566      	cmp	r6, ip
 80157fa:	d30e      	bcc.n	801581a <__mdiff+0xea>
 80157fc:	f10c 0203 	add.w	r2, ip, #3
 8015800:	1b52      	subs	r2, r2, r5
 8015802:	f022 0203 	bic.w	r2, r2, #3
 8015806:	3d03      	subs	r5, #3
 8015808:	45ac      	cmp	ip, r5
 801580a:	bf38      	it	cc
 801580c:	2200      	movcc	r2, #0
 801580e:	4413      	add	r3, r2
 8015810:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015814:	b17a      	cbz	r2, 8015836 <__mdiff+0x106>
 8015816:	6107      	str	r7, [r0, #16]
 8015818:	e7a4      	b.n	8015764 <__mdiff+0x34>
 801581a:	f856 8b04 	ldr.w	r8, [r6], #4
 801581e:	fa11 f288 	uxtah	r2, r1, r8
 8015822:	1414      	asrs	r4, r2, #16
 8015824:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015828:	b292      	uxth	r2, r2
 801582a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801582e:	f84e 2b04 	str.w	r2, [lr], #4
 8015832:	1421      	asrs	r1, r4, #16
 8015834:	e7e0      	b.n	80157f8 <__mdiff+0xc8>
 8015836:	3f01      	subs	r7, #1
 8015838:	e7ea      	b.n	8015810 <__mdiff+0xe0>
 801583a:	bf00      	nop
 801583c:	08019523 	.word	0x08019523
 8015840:	08019534 	.word	0x08019534

08015844 <__ulp>:
 8015844:	b082      	sub	sp, #8
 8015846:	ed8d 0b00 	vstr	d0, [sp]
 801584a:	9a01      	ldr	r2, [sp, #4]
 801584c:	4b0f      	ldr	r3, [pc, #60]	; (801588c <__ulp+0x48>)
 801584e:	4013      	ands	r3, r2
 8015850:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8015854:	2b00      	cmp	r3, #0
 8015856:	dc08      	bgt.n	801586a <__ulp+0x26>
 8015858:	425b      	negs	r3, r3
 801585a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801585e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015862:	da04      	bge.n	801586e <__ulp+0x2a>
 8015864:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015868:	4113      	asrs	r3, r2
 801586a:	2200      	movs	r2, #0
 801586c:	e008      	b.n	8015880 <__ulp+0x3c>
 801586e:	f1a2 0314 	sub.w	r3, r2, #20
 8015872:	2b1e      	cmp	r3, #30
 8015874:	bfda      	itte	le
 8015876:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801587a:	40da      	lsrle	r2, r3
 801587c:	2201      	movgt	r2, #1
 801587e:	2300      	movs	r3, #0
 8015880:	4619      	mov	r1, r3
 8015882:	4610      	mov	r0, r2
 8015884:	ec41 0b10 	vmov	d0, r0, r1
 8015888:	b002      	add	sp, #8
 801588a:	4770      	bx	lr
 801588c:	7ff00000 	.word	0x7ff00000

08015890 <__b2d>:
 8015890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015894:	6906      	ldr	r6, [r0, #16]
 8015896:	f100 0814 	add.w	r8, r0, #20
 801589a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801589e:	1f37      	subs	r7, r6, #4
 80158a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80158a4:	4610      	mov	r0, r2
 80158a6:	f7ff fd53 	bl	8015350 <__hi0bits>
 80158aa:	f1c0 0320 	rsb	r3, r0, #32
 80158ae:	280a      	cmp	r0, #10
 80158b0:	600b      	str	r3, [r1, #0]
 80158b2:	491b      	ldr	r1, [pc, #108]	; (8015920 <__b2d+0x90>)
 80158b4:	dc15      	bgt.n	80158e2 <__b2d+0x52>
 80158b6:	f1c0 0c0b 	rsb	ip, r0, #11
 80158ba:	fa22 f30c 	lsr.w	r3, r2, ip
 80158be:	45b8      	cmp	r8, r7
 80158c0:	ea43 0501 	orr.w	r5, r3, r1
 80158c4:	bf34      	ite	cc
 80158c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80158ca:	2300      	movcs	r3, #0
 80158cc:	3015      	adds	r0, #21
 80158ce:	fa02 f000 	lsl.w	r0, r2, r0
 80158d2:	fa23 f30c 	lsr.w	r3, r3, ip
 80158d6:	4303      	orrs	r3, r0
 80158d8:	461c      	mov	r4, r3
 80158da:	ec45 4b10 	vmov	d0, r4, r5
 80158de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158e2:	45b8      	cmp	r8, r7
 80158e4:	bf3a      	itte	cc
 80158e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80158ea:	f1a6 0708 	subcc.w	r7, r6, #8
 80158ee:	2300      	movcs	r3, #0
 80158f0:	380b      	subs	r0, #11
 80158f2:	d012      	beq.n	801591a <__b2d+0x8a>
 80158f4:	f1c0 0120 	rsb	r1, r0, #32
 80158f8:	fa23 f401 	lsr.w	r4, r3, r1
 80158fc:	4082      	lsls	r2, r0
 80158fe:	4322      	orrs	r2, r4
 8015900:	4547      	cmp	r7, r8
 8015902:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8015906:	bf8c      	ite	hi
 8015908:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801590c:	2200      	movls	r2, #0
 801590e:	4083      	lsls	r3, r0
 8015910:	40ca      	lsrs	r2, r1
 8015912:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8015916:	4313      	orrs	r3, r2
 8015918:	e7de      	b.n	80158d8 <__b2d+0x48>
 801591a:	ea42 0501 	orr.w	r5, r2, r1
 801591e:	e7db      	b.n	80158d8 <__b2d+0x48>
 8015920:	3ff00000 	.word	0x3ff00000

08015924 <__d2b>:
 8015924:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015928:	460f      	mov	r7, r1
 801592a:	2101      	movs	r1, #1
 801592c:	ec59 8b10 	vmov	r8, r9, d0
 8015930:	4616      	mov	r6, r2
 8015932:	f7ff fc1b 	bl	801516c <_Balloc>
 8015936:	4604      	mov	r4, r0
 8015938:	b930      	cbnz	r0, 8015948 <__d2b+0x24>
 801593a:	4602      	mov	r2, r0
 801593c:	4b24      	ldr	r3, [pc, #144]	; (80159d0 <__d2b+0xac>)
 801593e:	4825      	ldr	r0, [pc, #148]	; (80159d4 <__d2b+0xb0>)
 8015940:	f240 310f 	movw	r1, #783	; 0x30f
 8015944:	f7fd f9d2 	bl	8012cec <__assert_func>
 8015948:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801594c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015950:	bb2d      	cbnz	r5, 801599e <__d2b+0x7a>
 8015952:	9301      	str	r3, [sp, #4]
 8015954:	f1b8 0300 	subs.w	r3, r8, #0
 8015958:	d026      	beq.n	80159a8 <__d2b+0x84>
 801595a:	4668      	mov	r0, sp
 801595c:	9300      	str	r3, [sp, #0]
 801595e:	f7ff fd17 	bl	8015390 <__lo0bits>
 8015962:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015966:	b1e8      	cbz	r0, 80159a4 <__d2b+0x80>
 8015968:	f1c0 0320 	rsb	r3, r0, #32
 801596c:	fa02 f303 	lsl.w	r3, r2, r3
 8015970:	430b      	orrs	r3, r1
 8015972:	40c2      	lsrs	r2, r0
 8015974:	6163      	str	r3, [r4, #20]
 8015976:	9201      	str	r2, [sp, #4]
 8015978:	9b01      	ldr	r3, [sp, #4]
 801597a:	61a3      	str	r3, [r4, #24]
 801597c:	2b00      	cmp	r3, #0
 801597e:	bf14      	ite	ne
 8015980:	2202      	movne	r2, #2
 8015982:	2201      	moveq	r2, #1
 8015984:	6122      	str	r2, [r4, #16]
 8015986:	b1bd      	cbz	r5, 80159b8 <__d2b+0x94>
 8015988:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801598c:	4405      	add	r5, r0
 801598e:	603d      	str	r5, [r7, #0]
 8015990:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015994:	6030      	str	r0, [r6, #0]
 8015996:	4620      	mov	r0, r4
 8015998:	b003      	add	sp, #12
 801599a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801599e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80159a2:	e7d6      	b.n	8015952 <__d2b+0x2e>
 80159a4:	6161      	str	r1, [r4, #20]
 80159a6:	e7e7      	b.n	8015978 <__d2b+0x54>
 80159a8:	a801      	add	r0, sp, #4
 80159aa:	f7ff fcf1 	bl	8015390 <__lo0bits>
 80159ae:	9b01      	ldr	r3, [sp, #4]
 80159b0:	6163      	str	r3, [r4, #20]
 80159b2:	3020      	adds	r0, #32
 80159b4:	2201      	movs	r2, #1
 80159b6:	e7e5      	b.n	8015984 <__d2b+0x60>
 80159b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80159bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80159c0:	6038      	str	r0, [r7, #0]
 80159c2:	6918      	ldr	r0, [r3, #16]
 80159c4:	f7ff fcc4 	bl	8015350 <__hi0bits>
 80159c8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80159cc:	e7e2      	b.n	8015994 <__d2b+0x70>
 80159ce:	bf00      	nop
 80159d0:	08019523 	.word	0x08019523
 80159d4:	08019534 	.word	0x08019534

080159d8 <__ratio>:
 80159d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159dc:	4688      	mov	r8, r1
 80159de:	4669      	mov	r1, sp
 80159e0:	4681      	mov	r9, r0
 80159e2:	f7ff ff55 	bl	8015890 <__b2d>
 80159e6:	a901      	add	r1, sp, #4
 80159e8:	4640      	mov	r0, r8
 80159ea:	ec55 4b10 	vmov	r4, r5, d0
 80159ee:	f7ff ff4f 	bl	8015890 <__b2d>
 80159f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80159f6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80159fa:	eba3 0c02 	sub.w	ip, r3, r2
 80159fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015a02:	1a9b      	subs	r3, r3, r2
 8015a04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015a08:	ec51 0b10 	vmov	r0, r1, d0
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	bfd6      	itet	le
 8015a10:	460a      	movle	r2, r1
 8015a12:	462a      	movgt	r2, r5
 8015a14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015a18:	468b      	mov	fp, r1
 8015a1a:	462f      	mov	r7, r5
 8015a1c:	bfd4      	ite	le
 8015a1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8015a22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015a26:	4620      	mov	r0, r4
 8015a28:	ee10 2a10 	vmov	r2, s0
 8015a2c:	465b      	mov	r3, fp
 8015a2e:	4639      	mov	r1, r7
 8015a30:	f7ea ff0c 	bl	800084c <__aeabi_ddiv>
 8015a34:	ec41 0b10 	vmov	d0, r0, r1
 8015a38:	b003      	add	sp, #12
 8015a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015a3e <__copybits>:
 8015a3e:	3901      	subs	r1, #1
 8015a40:	b570      	push	{r4, r5, r6, lr}
 8015a42:	1149      	asrs	r1, r1, #5
 8015a44:	6914      	ldr	r4, [r2, #16]
 8015a46:	3101      	adds	r1, #1
 8015a48:	f102 0314 	add.w	r3, r2, #20
 8015a4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015a50:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015a54:	1f05      	subs	r5, r0, #4
 8015a56:	42a3      	cmp	r3, r4
 8015a58:	d30c      	bcc.n	8015a74 <__copybits+0x36>
 8015a5a:	1aa3      	subs	r3, r4, r2
 8015a5c:	3b11      	subs	r3, #17
 8015a5e:	f023 0303 	bic.w	r3, r3, #3
 8015a62:	3211      	adds	r2, #17
 8015a64:	42a2      	cmp	r2, r4
 8015a66:	bf88      	it	hi
 8015a68:	2300      	movhi	r3, #0
 8015a6a:	4418      	add	r0, r3
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	4288      	cmp	r0, r1
 8015a70:	d305      	bcc.n	8015a7e <__copybits+0x40>
 8015a72:	bd70      	pop	{r4, r5, r6, pc}
 8015a74:	f853 6b04 	ldr.w	r6, [r3], #4
 8015a78:	f845 6f04 	str.w	r6, [r5, #4]!
 8015a7c:	e7eb      	b.n	8015a56 <__copybits+0x18>
 8015a7e:	f840 3b04 	str.w	r3, [r0], #4
 8015a82:	e7f4      	b.n	8015a6e <__copybits+0x30>

08015a84 <__any_on>:
 8015a84:	f100 0214 	add.w	r2, r0, #20
 8015a88:	6900      	ldr	r0, [r0, #16]
 8015a8a:	114b      	asrs	r3, r1, #5
 8015a8c:	4298      	cmp	r0, r3
 8015a8e:	b510      	push	{r4, lr}
 8015a90:	db11      	blt.n	8015ab6 <__any_on+0x32>
 8015a92:	dd0a      	ble.n	8015aaa <__any_on+0x26>
 8015a94:	f011 011f 	ands.w	r1, r1, #31
 8015a98:	d007      	beq.n	8015aaa <__any_on+0x26>
 8015a9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015a9e:	fa24 f001 	lsr.w	r0, r4, r1
 8015aa2:	fa00 f101 	lsl.w	r1, r0, r1
 8015aa6:	428c      	cmp	r4, r1
 8015aa8:	d10b      	bne.n	8015ac2 <__any_on+0x3e>
 8015aaa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015aae:	4293      	cmp	r3, r2
 8015ab0:	d803      	bhi.n	8015aba <__any_on+0x36>
 8015ab2:	2000      	movs	r0, #0
 8015ab4:	bd10      	pop	{r4, pc}
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	e7f7      	b.n	8015aaa <__any_on+0x26>
 8015aba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015abe:	2900      	cmp	r1, #0
 8015ac0:	d0f5      	beq.n	8015aae <__any_on+0x2a>
 8015ac2:	2001      	movs	r0, #1
 8015ac4:	e7f6      	b.n	8015ab4 <__any_on+0x30>

08015ac6 <sulp>:
 8015ac6:	b570      	push	{r4, r5, r6, lr}
 8015ac8:	4604      	mov	r4, r0
 8015aca:	460d      	mov	r5, r1
 8015acc:	ec45 4b10 	vmov	d0, r4, r5
 8015ad0:	4616      	mov	r6, r2
 8015ad2:	f7ff feb7 	bl	8015844 <__ulp>
 8015ad6:	ec51 0b10 	vmov	r0, r1, d0
 8015ada:	b17e      	cbz	r6, 8015afc <sulp+0x36>
 8015adc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015ae0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	dd09      	ble.n	8015afc <sulp+0x36>
 8015ae8:	051b      	lsls	r3, r3, #20
 8015aea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015aee:	2400      	movs	r4, #0
 8015af0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8015af4:	4622      	mov	r2, r4
 8015af6:	462b      	mov	r3, r5
 8015af8:	f7ea fd7e 	bl	80005f8 <__aeabi_dmul>
 8015afc:	bd70      	pop	{r4, r5, r6, pc}
	...

08015b00 <_strtod_l>:
 8015b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b04:	ed2d 8b02 	vpush	{d8}
 8015b08:	b09b      	sub	sp, #108	; 0x6c
 8015b0a:	4604      	mov	r4, r0
 8015b0c:	9213      	str	r2, [sp, #76]	; 0x4c
 8015b0e:	2200      	movs	r2, #0
 8015b10:	9216      	str	r2, [sp, #88]	; 0x58
 8015b12:	460d      	mov	r5, r1
 8015b14:	f04f 0800 	mov.w	r8, #0
 8015b18:	f04f 0900 	mov.w	r9, #0
 8015b1c:	460a      	mov	r2, r1
 8015b1e:	9215      	str	r2, [sp, #84]	; 0x54
 8015b20:	7811      	ldrb	r1, [r2, #0]
 8015b22:	292b      	cmp	r1, #43	; 0x2b
 8015b24:	d04c      	beq.n	8015bc0 <_strtod_l+0xc0>
 8015b26:	d83a      	bhi.n	8015b9e <_strtod_l+0x9e>
 8015b28:	290d      	cmp	r1, #13
 8015b2a:	d834      	bhi.n	8015b96 <_strtod_l+0x96>
 8015b2c:	2908      	cmp	r1, #8
 8015b2e:	d834      	bhi.n	8015b9a <_strtod_l+0x9a>
 8015b30:	2900      	cmp	r1, #0
 8015b32:	d03d      	beq.n	8015bb0 <_strtod_l+0xb0>
 8015b34:	2200      	movs	r2, #0
 8015b36:	920a      	str	r2, [sp, #40]	; 0x28
 8015b38:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8015b3a:	7832      	ldrb	r2, [r6, #0]
 8015b3c:	2a30      	cmp	r2, #48	; 0x30
 8015b3e:	f040 80b4 	bne.w	8015caa <_strtod_l+0x1aa>
 8015b42:	7872      	ldrb	r2, [r6, #1]
 8015b44:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8015b48:	2a58      	cmp	r2, #88	; 0x58
 8015b4a:	d170      	bne.n	8015c2e <_strtod_l+0x12e>
 8015b4c:	9302      	str	r3, [sp, #8]
 8015b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b50:	9301      	str	r3, [sp, #4]
 8015b52:	ab16      	add	r3, sp, #88	; 0x58
 8015b54:	9300      	str	r3, [sp, #0]
 8015b56:	4a8e      	ldr	r2, [pc, #568]	; (8015d90 <_strtod_l+0x290>)
 8015b58:	ab17      	add	r3, sp, #92	; 0x5c
 8015b5a:	a915      	add	r1, sp, #84	; 0x54
 8015b5c:	4620      	mov	r0, r4
 8015b5e:	f001 fa6d 	bl	801703c <__gethex>
 8015b62:	f010 070f 	ands.w	r7, r0, #15
 8015b66:	4605      	mov	r5, r0
 8015b68:	d005      	beq.n	8015b76 <_strtod_l+0x76>
 8015b6a:	2f06      	cmp	r7, #6
 8015b6c:	d12a      	bne.n	8015bc4 <_strtod_l+0xc4>
 8015b6e:	3601      	adds	r6, #1
 8015b70:	2300      	movs	r3, #0
 8015b72:	9615      	str	r6, [sp, #84]	; 0x54
 8015b74:	930a      	str	r3, [sp, #40]	; 0x28
 8015b76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	f040 857f 	bne.w	801667c <_strtod_l+0xb7c>
 8015b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b80:	b1db      	cbz	r3, 8015bba <_strtod_l+0xba>
 8015b82:	4642      	mov	r2, r8
 8015b84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8015b88:	ec43 2b10 	vmov	d0, r2, r3
 8015b8c:	b01b      	add	sp, #108	; 0x6c
 8015b8e:	ecbd 8b02 	vpop	{d8}
 8015b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b96:	2920      	cmp	r1, #32
 8015b98:	d1cc      	bne.n	8015b34 <_strtod_l+0x34>
 8015b9a:	3201      	adds	r2, #1
 8015b9c:	e7bf      	b.n	8015b1e <_strtod_l+0x1e>
 8015b9e:	292d      	cmp	r1, #45	; 0x2d
 8015ba0:	d1c8      	bne.n	8015b34 <_strtod_l+0x34>
 8015ba2:	2101      	movs	r1, #1
 8015ba4:	910a      	str	r1, [sp, #40]	; 0x28
 8015ba6:	1c51      	adds	r1, r2, #1
 8015ba8:	9115      	str	r1, [sp, #84]	; 0x54
 8015baa:	7852      	ldrb	r2, [r2, #1]
 8015bac:	2a00      	cmp	r2, #0
 8015bae:	d1c3      	bne.n	8015b38 <_strtod_l+0x38>
 8015bb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015bb2:	9515      	str	r5, [sp, #84]	; 0x54
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	f040 855f 	bne.w	8016678 <_strtod_l+0xb78>
 8015bba:	4642      	mov	r2, r8
 8015bbc:	464b      	mov	r3, r9
 8015bbe:	e7e3      	b.n	8015b88 <_strtod_l+0x88>
 8015bc0:	2100      	movs	r1, #0
 8015bc2:	e7ef      	b.n	8015ba4 <_strtod_l+0xa4>
 8015bc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015bc6:	b13a      	cbz	r2, 8015bd8 <_strtod_l+0xd8>
 8015bc8:	2135      	movs	r1, #53	; 0x35
 8015bca:	a818      	add	r0, sp, #96	; 0x60
 8015bcc:	f7ff ff37 	bl	8015a3e <__copybits>
 8015bd0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015bd2:	4620      	mov	r0, r4
 8015bd4:	f7ff fb0a 	bl	80151ec <_Bfree>
 8015bd8:	3f01      	subs	r7, #1
 8015bda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015bdc:	2f04      	cmp	r7, #4
 8015bde:	d806      	bhi.n	8015bee <_strtod_l+0xee>
 8015be0:	e8df f007 	tbb	[pc, r7]
 8015be4:	201d0314 	.word	0x201d0314
 8015be8:	14          	.byte	0x14
 8015be9:	00          	.byte	0x00
 8015bea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8015bee:	05e9      	lsls	r1, r5, #23
 8015bf0:	bf48      	it	mi
 8015bf2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8015bf6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015bfa:	0d1b      	lsrs	r3, r3, #20
 8015bfc:	051b      	lsls	r3, r3, #20
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d1b9      	bne.n	8015b76 <_strtod_l+0x76>
 8015c02:	f7fe fae7 	bl	80141d4 <__errno>
 8015c06:	2322      	movs	r3, #34	; 0x22
 8015c08:	6003      	str	r3, [r0, #0]
 8015c0a:	e7b4      	b.n	8015b76 <_strtod_l+0x76>
 8015c0c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8015c10:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015c14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015c18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8015c1c:	e7e7      	b.n	8015bee <_strtod_l+0xee>
 8015c1e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8015d98 <_strtod_l+0x298>
 8015c22:	e7e4      	b.n	8015bee <_strtod_l+0xee>
 8015c24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8015c28:	f04f 38ff 	mov.w	r8, #4294967295
 8015c2c:	e7df      	b.n	8015bee <_strtod_l+0xee>
 8015c2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c30:	1c5a      	adds	r2, r3, #1
 8015c32:	9215      	str	r2, [sp, #84]	; 0x54
 8015c34:	785b      	ldrb	r3, [r3, #1]
 8015c36:	2b30      	cmp	r3, #48	; 0x30
 8015c38:	d0f9      	beq.n	8015c2e <_strtod_l+0x12e>
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	d09b      	beq.n	8015b76 <_strtod_l+0x76>
 8015c3e:	2301      	movs	r3, #1
 8015c40:	f04f 0a00 	mov.w	sl, #0
 8015c44:	9304      	str	r3, [sp, #16]
 8015c46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c48:	930b      	str	r3, [sp, #44]	; 0x2c
 8015c4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8015c4e:	46d3      	mov	fp, sl
 8015c50:	220a      	movs	r2, #10
 8015c52:	9815      	ldr	r0, [sp, #84]	; 0x54
 8015c54:	7806      	ldrb	r6, [r0, #0]
 8015c56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8015c5a:	b2d9      	uxtb	r1, r3
 8015c5c:	2909      	cmp	r1, #9
 8015c5e:	d926      	bls.n	8015cae <_strtod_l+0x1ae>
 8015c60:	494c      	ldr	r1, [pc, #304]	; (8015d94 <_strtod_l+0x294>)
 8015c62:	2201      	movs	r2, #1
 8015c64:	f7fe f9d4 	bl	8014010 <strncmp>
 8015c68:	2800      	cmp	r0, #0
 8015c6a:	d030      	beq.n	8015cce <_strtod_l+0x1ce>
 8015c6c:	2000      	movs	r0, #0
 8015c6e:	4632      	mov	r2, r6
 8015c70:	9005      	str	r0, [sp, #20]
 8015c72:	465e      	mov	r6, fp
 8015c74:	4603      	mov	r3, r0
 8015c76:	2a65      	cmp	r2, #101	; 0x65
 8015c78:	d001      	beq.n	8015c7e <_strtod_l+0x17e>
 8015c7a:	2a45      	cmp	r2, #69	; 0x45
 8015c7c:	d113      	bne.n	8015ca6 <_strtod_l+0x1a6>
 8015c7e:	b91e      	cbnz	r6, 8015c88 <_strtod_l+0x188>
 8015c80:	9a04      	ldr	r2, [sp, #16]
 8015c82:	4302      	orrs	r2, r0
 8015c84:	d094      	beq.n	8015bb0 <_strtod_l+0xb0>
 8015c86:	2600      	movs	r6, #0
 8015c88:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8015c8a:	1c6a      	adds	r2, r5, #1
 8015c8c:	9215      	str	r2, [sp, #84]	; 0x54
 8015c8e:	786a      	ldrb	r2, [r5, #1]
 8015c90:	2a2b      	cmp	r2, #43	; 0x2b
 8015c92:	d074      	beq.n	8015d7e <_strtod_l+0x27e>
 8015c94:	2a2d      	cmp	r2, #45	; 0x2d
 8015c96:	d078      	beq.n	8015d8a <_strtod_l+0x28a>
 8015c98:	f04f 0c00 	mov.w	ip, #0
 8015c9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8015ca0:	2909      	cmp	r1, #9
 8015ca2:	d97f      	bls.n	8015da4 <_strtod_l+0x2a4>
 8015ca4:	9515      	str	r5, [sp, #84]	; 0x54
 8015ca6:	2700      	movs	r7, #0
 8015ca8:	e09e      	b.n	8015de8 <_strtod_l+0x2e8>
 8015caa:	2300      	movs	r3, #0
 8015cac:	e7c8      	b.n	8015c40 <_strtod_l+0x140>
 8015cae:	f1bb 0f08 	cmp.w	fp, #8
 8015cb2:	bfd8      	it	le
 8015cb4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8015cb6:	f100 0001 	add.w	r0, r0, #1
 8015cba:	bfda      	itte	le
 8015cbc:	fb02 3301 	mlale	r3, r2, r1, r3
 8015cc0:	9309      	strle	r3, [sp, #36]	; 0x24
 8015cc2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8015cc6:	f10b 0b01 	add.w	fp, fp, #1
 8015cca:	9015      	str	r0, [sp, #84]	; 0x54
 8015ccc:	e7c1      	b.n	8015c52 <_strtod_l+0x152>
 8015cce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cd0:	1c5a      	adds	r2, r3, #1
 8015cd2:	9215      	str	r2, [sp, #84]	; 0x54
 8015cd4:	785a      	ldrb	r2, [r3, #1]
 8015cd6:	f1bb 0f00 	cmp.w	fp, #0
 8015cda:	d037      	beq.n	8015d4c <_strtod_l+0x24c>
 8015cdc:	9005      	str	r0, [sp, #20]
 8015cde:	465e      	mov	r6, fp
 8015ce0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8015ce4:	2b09      	cmp	r3, #9
 8015ce6:	d912      	bls.n	8015d0e <_strtod_l+0x20e>
 8015ce8:	2301      	movs	r3, #1
 8015cea:	e7c4      	b.n	8015c76 <_strtod_l+0x176>
 8015cec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cee:	1c5a      	adds	r2, r3, #1
 8015cf0:	9215      	str	r2, [sp, #84]	; 0x54
 8015cf2:	785a      	ldrb	r2, [r3, #1]
 8015cf4:	3001      	adds	r0, #1
 8015cf6:	2a30      	cmp	r2, #48	; 0x30
 8015cf8:	d0f8      	beq.n	8015cec <_strtod_l+0x1ec>
 8015cfa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8015cfe:	2b08      	cmp	r3, #8
 8015d00:	f200 84c1 	bhi.w	8016686 <_strtod_l+0xb86>
 8015d04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d06:	9005      	str	r0, [sp, #20]
 8015d08:	2000      	movs	r0, #0
 8015d0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8015d0c:	4606      	mov	r6, r0
 8015d0e:	3a30      	subs	r2, #48	; 0x30
 8015d10:	f100 0301 	add.w	r3, r0, #1
 8015d14:	d014      	beq.n	8015d40 <_strtod_l+0x240>
 8015d16:	9905      	ldr	r1, [sp, #20]
 8015d18:	4419      	add	r1, r3
 8015d1a:	9105      	str	r1, [sp, #20]
 8015d1c:	4633      	mov	r3, r6
 8015d1e:	eb00 0c06 	add.w	ip, r0, r6
 8015d22:	210a      	movs	r1, #10
 8015d24:	4563      	cmp	r3, ip
 8015d26:	d113      	bne.n	8015d50 <_strtod_l+0x250>
 8015d28:	1833      	adds	r3, r6, r0
 8015d2a:	2b08      	cmp	r3, #8
 8015d2c:	f106 0601 	add.w	r6, r6, #1
 8015d30:	4406      	add	r6, r0
 8015d32:	dc1a      	bgt.n	8015d6a <_strtod_l+0x26a>
 8015d34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015d36:	230a      	movs	r3, #10
 8015d38:	fb03 2301 	mla	r3, r3, r1, r2
 8015d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8015d3e:	2300      	movs	r3, #0
 8015d40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d42:	1c51      	adds	r1, r2, #1
 8015d44:	9115      	str	r1, [sp, #84]	; 0x54
 8015d46:	7852      	ldrb	r2, [r2, #1]
 8015d48:	4618      	mov	r0, r3
 8015d4a:	e7c9      	b.n	8015ce0 <_strtod_l+0x1e0>
 8015d4c:	4658      	mov	r0, fp
 8015d4e:	e7d2      	b.n	8015cf6 <_strtod_l+0x1f6>
 8015d50:	2b08      	cmp	r3, #8
 8015d52:	f103 0301 	add.w	r3, r3, #1
 8015d56:	dc03      	bgt.n	8015d60 <_strtod_l+0x260>
 8015d58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015d5a:	434f      	muls	r7, r1
 8015d5c:	9709      	str	r7, [sp, #36]	; 0x24
 8015d5e:	e7e1      	b.n	8015d24 <_strtod_l+0x224>
 8015d60:	2b10      	cmp	r3, #16
 8015d62:	bfd8      	it	le
 8015d64:	fb01 fa0a 	mulle.w	sl, r1, sl
 8015d68:	e7dc      	b.n	8015d24 <_strtod_l+0x224>
 8015d6a:	2e10      	cmp	r6, #16
 8015d6c:	bfdc      	itt	le
 8015d6e:	230a      	movle	r3, #10
 8015d70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8015d74:	e7e3      	b.n	8015d3e <_strtod_l+0x23e>
 8015d76:	2300      	movs	r3, #0
 8015d78:	9305      	str	r3, [sp, #20]
 8015d7a:	2301      	movs	r3, #1
 8015d7c:	e780      	b.n	8015c80 <_strtod_l+0x180>
 8015d7e:	f04f 0c00 	mov.w	ip, #0
 8015d82:	1caa      	adds	r2, r5, #2
 8015d84:	9215      	str	r2, [sp, #84]	; 0x54
 8015d86:	78aa      	ldrb	r2, [r5, #2]
 8015d88:	e788      	b.n	8015c9c <_strtod_l+0x19c>
 8015d8a:	f04f 0c01 	mov.w	ip, #1
 8015d8e:	e7f8      	b.n	8015d82 <_strtod_l+0x282>
 8015d90:	08019690 	.word	0x08019690
 8015d94:	0801968c 	.word	0x0801968c
 8015d98:	7ff00000 	.word	0x7ff00000
 8015d9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015d9e:	1c51      	adds	r1, r2, #1
 8015da0:	9115      	str	r1, [sp, #84]	; 0x54
 8015da2:	7852      	ldrb	r2, [r2, #1]
 8015da4:	2a30      	cmp	r2, #48	; 0x30
 8015da6:	d0f9      	beq.n	8015d9c <_strtod_l+0x29c>
 8015da8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8015dac:	2908      	cmp	r1, #8
 8015dae:	f63f af7a 	bhi.w	8015ca6 <_strtod_l+0x1a6>
 8015db2:	3a30      	subs	r2, #48	; 0x30
 8015db4:	9208      	str	r2, [sp, #32]
 8015db6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015db8:	920c      	str	r2, [sp, #48]	; 0x30
 8015dba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015dbc:	1c57      	adds	r7, r2, #1
 8015dbe:	9715      	str	r7, [sp, #84]	; 0x54
 8015dc0:	7852      	ldrb	r2, [r2, #1]
 8015dc2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8015dc6:	f1be 0f09 	cmp.w	lr, #9
 8015dca:	d938      	bls.n	8015e3e <_strtod_l+0x33e>
 8015dcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015dce:	1a7f      	subs	r7, r7, r1
 8015dd0:	2f08      	cmp	r7, #8
 8015dd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8015dd6:	dc03      	bgt.n	8015de0 <_strtod_l+0x2e0>
 8015dd8:	9908      	ldr	r1, [sp, #32]
 8015dda:	428f      	cmp	r7, r1
 8015ddc:	bfa8      	it	ge
 8015dde:	460f      	movge	r7, r1
 8015de0:	f1bc 0f00 	cmp.w	ip, #0
 8015de4:	d000      	beq.n	8015de8 <_strtod_l+0x2e8>
 8015de6:	427f      	negs	r7, r7
 8015de8:	2e00      	cmp	r6, #0
 8015dea:	d14f      	bne.n	8015e8c <_strtod_l+0x38c>
 8015dec:	9904      	ldr	r1, [sp, #16]
 8015dee:	4301      	orrs	r1, r0
 8015df0:	f47f aec1 	bne.w	8015b76 <_strtod_l+0x76>
 8015df4:	2b00      	cmp	r3, #0
 8015df6:	f47f aedb 	bne.w	8015bb0 <_strtod_l+0xb0>
 8015dfa:	2a69      	cmp	r2, #105	; 0x69
 8015dfc:	d029      	beq.n	8015e52 <_strtod_l+0x352>
 8015dfe:	dc26      	bgt.n	8015e4e <_strtod_l+0x34e>
 8015e00:	2a49      	cmp	r2, #73	; 0x49
 8015e02:	d026      	beq.n	8015e52 <_strtod_l+0x352>
 8015e04:	2a4e      	cmp	r2, #78	; 0x4e
 8015e06:	f47f aed3 	bne.w	8015bb0 <_strtod_l+0xb0>
 8015e0a:	499b      	ldr	r1, [pc, #620]	; (8016078 <_strtod_l+0x578>)
 8015e0c:	a815      	add	r0, sp, #84	; 0x54
 8015e0e:	f001 fb55 	bl	80174bc <__match>
 8015e12:	2800      	cmp	r0, #0
 8015e14:	f43f aecc 	beq.w	8015bb0 <_strtod_l+0xb0>
 8015e18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e1a:	781b      	ldrb	r3, [r3, #0]
 8015e1c:	2b28      	cmp	r3, #40	; 0x28
 8015e1e:	d12f      	bne.n	8015e80 <_strtod_l+0x380>
 8015e20:	4996      	ldr	r1, [pc, #600]	; (801607c <_strtod_l+0x57c>)
 8015e22:	aa18      	add	r2, sp, #96	; 0x60
 8015e24:	a815      	add	r0, sp, #84	; 0x54
 8015e26:	f001 fb5d 	bl	80174e4 <__hexnan>
 8015e2a:	2805      	cmp	r0, #5
 8015e2c:	d128      	bne.n	8015e80 <_strtod_l+0x380>
 8015e2e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015e30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015e34:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8015e38:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8015e3c:	e69b      	b.n	8015b76 <_strtod_l+0x76>
 8015e3e:	9f08      	ldr	r7, [sp, #32]
 8015e40:	210a      	movs	r1, #10
 8015e42:	fb01 2107 	mla	r1, r1, r7, r2
 8015e46:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8015e4a:	9208      	str	r2, [sp, #32]
 8015e4c:	e7b5      	b.n	8015dba <_strtod_l+0x2ba>
 8015e4e:	2a6e      	cmp	r2, #110	; 0x6e
 8015e50:	e7d9      	b.n	8015e06 <_strtod_l+0x306>
 8015e52:	498b      	ldr	r1, [pc, #556]	; (8016080 <_strtod_l+0x580>)
 8015e54:	a815      	add	r0, sp, #84	; 0x54
 8015e56:	f001 fb31 	bl	80174bc <__match>
 8015e5a:	2800      	cmp	r0, #0
 8015e5c:	f43f aea8 	beq.w	8015bb0 <_strtod_l+0xb0>
 8015e60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e62:	4988      	ldr	r1, [pc, #544]	; (8016084 <_strtod_l+0x584>)
 8015e64:	3b01      	subs	r3, #1
 8015e66:	a815      	add	r0, sp, #84	; 0x54
 8015e68:	9315      	str	r3, [sp, #84]	; 0x54
 8015e6a:	f001 fb27 	bl	80174bc <__match>
 8015e6e:	b910      	cbnz	r0, 8015e76 <_strtod_l+0x376>
 8015e70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e72:	3301      	adds	r3, #1
 8015e74:	9315      	str	r3, [sp, #84]	; 0x54
 8015e76:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8016094 <_strtod_l+0x594>
 8015e7a:	f04f 0800 	mov.w	r8, #0
 8015e7e:	e67a      	b.n	8015b76 <_strtod_l+0x76>
 8015e80:	4881      	ldr	r0, [pc, #516]	; (8016088 <_strtod_l+0x588>)
 8015e82:	f001 f855 	bl	8016f30 <nan>
 8015e86:	ec59 8b10 	vmov	r8, r9, d0
 8015e8a:	e674      	b.n	8015b76 <_strtod_l+0x76>
 8015e8c:	9b05      	ldr	r3, [sp, #20]
 8015e8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015e90:	1afb      	subs	r3, r7, r3
 8015e92:	f1bb 0f00 	cmp.w	fp, #0
 8015e96:	bf08      	it	eq
 8015e98:	46b3      	moveq	fp, r6
 8015e9a:	2e10      	cmp	r6, #16
 8015e9c:	9308      	str	r3, [sp, #32]
 8015e9e:	4635      	mov	r5, r6
 8015ea0:	bfa8      	it	ge
 8015ea2:	2510      	movge	r5, #16
 8015ea4:	f7ea fb2e 	bl	8000504 <__aeabi_ui2d>
 8015ea8:	2e09      	cmp	r6, #9
 8015eaa:	4680      	mov	r8, r0
 8015eac:	4689      	mov	r9, r1
 8015eae:	dd13      	ble.n	8015ed8 <_strtod_l+0x3d8>
 8015eb0:	4b76      	ldr	r3, [pc, #472]	; (801608c <_strtod_l+0x58c>)
 8015eb2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015eb6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015eba:	f7ea fb9d 	bl	80005f8 <__aeabi_dmul>
 8015ebe:	4680      	mov	r8, r0
 8015ec0:	4650      	mov	r0, sl
 8015ec2:	4689      	mov	r9, r1
 8015ec4:	f7ea fb1e 	bl	8000504 <__aeabi_ui2d>
 8015ec8:	4602      	mov	r2, r0
 8015eca:	460b      	mov	r3, r1
 8015ecc:	4640      	mov	r0, r8
 8015ece:	4649      	mov	r1, r9
 8015ed0:	f7ea f9dc 	bl	800028c <__adddf3>
 8015ed4:	4680      	mov	r8, r0
 8015ed6:	4689      	mov	r9, r1
 8015ed8:	2e0f      	cmp	r6, #15
 8015eda:	dc38      	bgt.n	8015f4e <_strtod_l+0x44e>
 8015edc:	9b08      	ldr	r3, [sp, #32]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	f43f ae49 	beq.w	8015b76 <_strtod_l+0x76>
 8015ee4:	dd24      	ble.n	8015f30 <_strtod_l+0x430>
 8015ee6:	2b16      	cmp	r3, #22
 8015ee8:	dc0b      	bgt.n	8015f02 <_strtod_l+0x402>
 8015eea:	4968      	ldr	r1, [pc, #416]	; (801608c <_strtod_l+0x58c>)
 8015eec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ef4:	4642      	mov	r2, r8
 8015ef6:	464b      	mov	r3, r9
 8015ef8:	f7ea fb7e 	bl	80005f8 <__aeabi_dmul>
 8015efc:	4680      	mov	r8, r0
 8015efe:	4689      	mov	r9, r1
 8015f00:	e639      	b.n	8015b76 <_strtod_l+0x76>
 8015f02:	9a08      	ldr	r2, [sp, #32]
 8015f04:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8015f08:	4293      	cmp	r3, r2
 8015f0a:	db20      	blt.n	8015f4e <_strtod_l+0x44e>
 8015f0c:	4c5f      	ldr	r4, [pc, #380]	; (801608c <_strtod_l+0x58c>)
 8015f0e:	f1c6 060f 	rsb	r6, r6, #15
 8015f12:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8015f16:	4642      	mov	r2, r8
 8015f18:	464b      	mov	r3, r9
 8015f1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f1e:	f7ea fb6b 	bl	80005f8 <__aeabi_dmul>
 8015f22:	9b08      	ldr	r3, [sp, #32]
 8015f24:	1b9e      	subs	r6, r3, r6
 8015f26:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8015f2a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015f2e:	e7e3      	b.n	8015ef8 <_strtod_l+0x3f8>
 8015f30:	9b08      	ldr	r3, [sp, #32]
 8015f32:	3316      	adds	r3, #22
 8015f34:	db0b      	blt.n	8015f4e <_strtod_l+0x44e>
 8015f36:	9b05      	ldr	r3, [sp, #20]
 8015f38:	1bdf      	subs	r7, r3, r7
 8015f3a:	4b54      	ldr	r3, [pc, #336]	; (801608c <_strtod_l+0x58c>)
 8015f3c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8015f40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015f44:	4640      	mov	r0, r8
 8015f46:	4649      	mov	r1, r9
 8015f48:	f7ea fc80 	bl	800084c <__aeabi_ddiv>
 8015f4c:	e7d6      	b.n	8015efc <_strtod_l+0x3fc>
 8015f4e:	9b08      	ldr	r3, [sp, #32]
 8015f50:	1b75      	subs	r5, r6, r5
 8015f52:	441d      	add	r5, r3
 8015f54:	2d00      	cmp	r5, #0
 8015f56:	dd70      	ble.n	801603a <_strtod_l+0x53a>
 8015f58:	f015 030f 	ands.w	r3, r5, #15
 8015f5c:	d00a      	beq.n	8015f74 <_strtod_l+0x474>
 8015f5e:	494b      	ldr	r1, [pc, #300]	; (801608c <_strtod_l+0x58c>)
 8015f60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015f64:	4642      	mov	r2, r8
 8015f66:	464b      	mov	r3, r9
 8015f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f6c:	f7ea fb44 	bl	80005f8 <__aeabi_dmul>
 8015f70:	4680      	mov	r8, r0
 8015f72:	4689      	mov	r9, r1
 8015f74:	f035 050f 	bics.w	r5, r5, #15
 8015f78:	d04d      	beq.n	8016016 <_strtod_l+0x516>
 8015f7a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8015f7e:	dd22      	ble.n	8015fc6 <_strtod_l+0x4c6>
 8015f80:	2500      	movs	r5, #0
 8015f82:	46ab      	mov	fp, r5
 8015f84:	9509      	str	r5, [sp, #36]	; 0x24
 8015f86:	9505      	str	r5, [sp, #20]
 8015f88:	2322      	movs	r3, #34	; 0x22
 8015f8a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8016094 <_strtod_l+0x594>
 8015f8e:	6023      	str	r3, [r4, #0]
 8015f90:	f04f 0800 	mov.w	r8, #0
 8015f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	f43f aded 	beq.w	8015b76 <_strtod_l+0x76>
 8015f9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015f9e:	4620      	mov	r0, r4
 8015fa0:	f7ff f924 	bl	80151ec <_Bfree>
 8015fa4:	9905      	ldr	r1, [sp, #20]
 8015fa6:	4620      	mov	r0, r4
 8015fa8:	f7ff f920 	bl	80151ec <_Bfree>
 8015fac:	4659      	mov	r1, fp
 8015fae:	4620      	mov	r0, r4
 8015fb0:	f7ff f91c 	bl	80151ec <_Bfree>
 8015fb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015fb6:	4620      	mov	r0, r4
 8015fb8:	f7ff f918 	bl	80151ec <_Bfree>
 8015fbc:	4629      	mov	r1, r5
 8015fbe:	4620      	mov	r0, r4
 8015fc0:	f7ff f914 	bl	80151ec <_Bfree>
 8015fc4:	e5d7      	b.n	8015b76 <_strtod_l+0x76>
 8015fc6:	4b32      	ldr	r3, [pc, #200]	; (8016090 <_strtod_l+0x590>)
 8015fc8:	9304      	str	r3, [sp, #16]
 8015fca:	2300      	movs	r3, #0
 8015fcc:	112d      	asrs	r5, r5, #4
 8015fce:	4640      	mov	r0, r8
 8015fd0:	4649      	mov	r1, r9
 8015fd2:	469a      	mov	sl, r3
 8015fd4:	2d01      	cmp	r5, #1
 8015fd6:	dc21      	bgt.n	801601c <_strtod_l+0x51c>
 8015fd8:	b10b      	cbz	r3, 8015fde <_strtod_l+0x4de>
 8015fda:	4680      	mov	r8, r0
 8015fdc:	4689      	mov	r9, r1
 8015fde:	492c      	ldr	r1, [pc, #176]	; (8016090 <_strtod_l+0x590>)
 8015fe0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8015fe4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015fe8:	4642      	mov	r2, r8
 8015fea:	464b      	mov	r3, r9
 8015fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ff0:	f7ea fb02 	bl	80005f8 <__aeabi_dmul>
 8015ff4:	4b27      	ldr	r3, [pc, #156]	; (8016094 <_strtod_l+0x594>)
 8015ff6:	460a      	mov	r2, r1
 8015ff8:	400b      	ands	r3, r1
 8015ffa:	4927      	ldr	r1, [pc, #156]	; (8016098 <_strtod_l+0x598>)
 8015ffc:	428b      	cmp	r3, r1
 8015ffe:	4680      	mov	r8, r0
 8016000:	d8be      	bhi.n	8015f80 <_strtod_l+0x480>
 8016002:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016006:	428b      	cmp	r3, r1
 8016008:	bf86      	itte	hi
 801600a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 801609c <_strtod_l+0x59c>
 801600e:	f04f 38ff 	movhi.w	r8, #4294967295
 8016012:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8016016:	2300      	movs	r3, #0
 8016018:	9304      	str	r3, [sp, #16]
 801601a:	e07b      	b.n	8016114 <_strtod_l+0x614>
 801601c:	07ea      	lsls	r2, r5, #31
 801601e:	d505      	bpl.n	801602c <_strtod_l+0x52c>
 8016020:	9b04      	ldr	r3, [sp, #16]
 8016022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016026:	f7ea fae7 	bl	80005f8 <__aeabi_dmul>
 801602a:	2301      	movs	r3, #1
 801602c:	9a04      	ldr	r2, [sp, #16]
 801602e:	3208      	adds	r2, #8
 8016030:	f10a 0a01 	add.w	sl, sl, #1
 8016034:	106d      	asrs	r5, r5, #1
 8016036:	9204      	str	r2, [sp, #16]
 8016038:	e7cc      	b.n	8015fd4 <_strtod_l+0x4d4>
 801603a:	d0ec      	beq.n	8016016 <_strtod_l+0x516>
 801603c:	426d      	negs	r5, r5
 801603e:	f015 020f 	ands.w	r2, r5, #15
 8016042:	d00a      	beq.n	801605a <_strtod_l+0x55a>
 8016044:	4b11      	ldr	r3, [pc, #68]	; (801608c <_strtod_l+0x58c>)
 8016046:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801604a:	4640      	mov	r0, r8
 801604c:	4649      	mov	r1, r9
 801604e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016052:	f7ea fbfb 	bl	800084c <__aeabi_ddiv>
 8016056:	4680      	mov	r8, r0
 8016058:	4689      	mov	r9, r1
 801605a:	112d      	asrs	r5, r5, #4
 801605c:	d0db      	beq.n	8016016 <_strtod_l+0x516>
 801605e:	2d1f      	cmp	r5, #31
 8016060:	dd1e      	ble.n	80160a0 <_strtod_l+0x5a0>
 8016062:	2500      	movs	r5, #0
 8016064:	46ab      	mov	fp, r5
 8016066:	9509      	str	r5, [sp, #36]	; 0x24
 8016068:	9505      	str	r5, [sp, #20]
 801606a:	2322      	movs	r3, #34	; 0x22
 801606c:	f04f 0800 	mov.w	r8, #0
 8016070:	f04f 0900 	mov.w	r9, #0
 8016074:	6023      	str	r3, [r4, #0]
 8016076:	e78d      	b.n	8015f94 <_strtod_l+0x494>
 8016078:	08019421 	.word	0x08019421
 801607c:	080196a4 	.word	0x080196a4
 8016080:	08019419 	.word	0x08019419
 8016084:	080194c1 	.word	0x080194c1
 8016088:	08019312 	.word	0x08019312
 801608c:	080195b8 	.word	0x080195b8
 8016090:	08019590 	.word	0x08019590
 8016094:	7ff00000 	.word	0x7ff00000
 8016098:	7ca00000 	.word	0x7ca00000
 801609c:	7fefffff 	.word	0x7fefffff
 80160a0:	f015 0310 	ands.w	r3, r5, #16
 80160a4:	bf18      	it	ne
 80160a6:	236a      	movne	r3, #106	; 0x6a
 80160a8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801644c <_strtod_l+0x94c>
 80160ac:	9304      	str	r3, [sp, #16]
 80160ae:	4640      	mov	r0, r8
 80160b0:	4649      	mov	r1, r9
 80160b2:	2300      	movs	r3, #0
 80160b4:	07ea      	lsls	r2, r5, #31
 80160b6:	d504      	bpl.n	80160c2 <_strtod_l+0x5c2>
 80160b8:	e9da 2300 	ldrd	r2, r3, [sl]
 80160bc:	f7ea fa9c 	bl	80005f8 <__aeabi_dmul>
 80160c0:	2301      	movs	r3, #1
 80160c2:	106d      	asrs	r5, r5, #1
 80160c4:	f10a 0a08 	add.w	sl, sl, #8
 80160c8:	d1f4      	bne.n	80160b4 <_strtod_l+0x5b4>
 80160ca:	b10b      	cbz	r3, 80160d0 <_strtod_l+0x5d0>
 80160cc:	4680      	mov	r8, r0
 80160ce:	4689      	mov	r9, r1
 80160d0:	9b04      	ldr	r3, [sp, #16]
 80160d2:	b1bb      	cbz	r3, 8016104 <_strtod_l+0x604>
 80160d4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80160d8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80160dc:	2b00      	cmp	r3, #0
 80160de:	4649      	mov	r1, r9
 80160e0:	dd10      	ble.n	8016104 <_strtod_l+0x604>
 80160e2:	2b1f      	cmp	r3, #31
 80160e4:	f340 811e 	ble.w	8016324 <_strtod_l+0x824>
 80160e8:	2b34      	cmp	r3, #52	; 0x34
 80160ea:	bfde      	ittt	le
 80160ec:	f04f 33ff 	movle.w	r3, #4294967295
 80160f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80160f4:	4093      	lslle	r3, r2
 80160f6:	f04f 0800 	mov.w	r8, #0
 80160fa:	bfcc      	ite	gt
 80160fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8016100:	ea03 0901 	andle.w	r9, r3, r1
 8016104:	2200      	movs	r2, #0
 8016106:	2300      	movs	r3, #0
 8016108:	4640      	mov	r0, r8
 801610a:	4649      	mov	r1, r9
 801610c:	f7ea fcdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8016110:	2800      	cmp	r0, #0
 8016112:	d1a6      	bne.n	8016062 <_strtod_l+0x562>
 8016114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016116:	9300      	str	r3, [sp, #0]
 8016118:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801611a:	4633      	mov	r3, r6
 801611c:	465a      	mov	r2, fp
 801611e:	4620      	mov	r0, r4
 8016120:	f7ff f8cc 	bl	80152bc <__s2b>
 8016124:	9009      	str	r0, [sp, #36]	; 0x24
 8016126:	2800      	cmp	r0, #0
 8016128:	f43f af2a 	beq.w	8015f80 <_strtod_l+0x480>
 801612c:	9a08      	ldr	r2, [sp, #32]
 801612e:	9b05      	ldr	r3, [sp, #20]
 8016130:	2a00      	cmp	r2, #0
 8016132:	eba3 0307 	sub.w	r3, r3, r7
 8016136:	bfa8      	it	ge
 8016138:	2300      	movge	r3, #0
 801613a:	930c      	str	r3, [sp, #48]	; 0x30
 801613c:	2500      	movs	r5, #0
 801613e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016142:	9312      	str	r3, [sp, #72]	; 0x48
 8016144:	46ab      	mov	fp, r5
 8016146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016148:	4620      	mov	r0, r4
 801614a:	6859      	ldr	r1, [r3, #4]
 801614c:	f7ff f80e 	bl	801516c <_Balloc>
 8016150:	9005      	str	r0, [sp, #20]
 8016152:	2800      	cmp	r0, #0
 8016154:	f43f af18 	beq.w	8015f88 <_strtod_l+0x488>
 8016158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801615a:	691a      	ldr	r2, [r3, #16]
 801615c:	3202      	adds	r2, #2
 801615e:	f103 010c 	add.w	r1, r3, #12
 8016162:	0092      	lsls	r2, r2, #2
 8016164:	300c      	adds	r0, #12
 8016166:	f7fe f86a 	bl	801423e <memcpy>
 801616a:	ec49 8b10 	vmov	d0, r8, r9
 801616e:	aa18      	add	r2, sp, #96	; 0x60
 8016170:	a917      	add	r1, sp, #92	; 0x5c
 8016172:	4620      	mov	r0, r4
 8016174:	f7ff fbd6 	bl	8015924 <__d2b>
 8016178:	ec49 8b18 	vmov	d8, r8, r9
 801617c:	9016      	str	r0, [sp, #88]	; 0x58
 801617e:	2800      	cmp	r0, #0
 8016180:	f43f af02 	beq.w	8015f88 <_strtod_l+0x488>
 8016184:	2101      	movs	r1, #1
 8016186:	4620      	mov	r0, r4
 8016188:	f7ff f930 	bl	80153ec <__i2b>
 801618c:	4683      	mov	fp, r0
 801618e:	2800      	cmp	r0, #0
 8016190:	f43f aefa 	beq.w	8015f88 <_strtod_l+0x488>
 8016194:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8016196:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8016198:	2e00      	cmp	r6, #0
 801619a:	bfab      	itete	ge
 801619c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 801619e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80161a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80161a2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80161a6:	bfac      	ite	ge
 80161a8:	eb06 0a03 	addge.w	sl, r6, r3
 80161ac:	1b9f      	sublt	r7, r3, r6
 80161ae:	9b04      	ldr	r3, [sp, #16]
 80161b0:	1af6      	subs	r6, r6, r3
 80161b2:	4416      	add	r6, r2
 80161b4:	4ba0      	ldr	r3, [pc, #640]	; (8016438 <_strtod_l+0x938>)
 80161b6:	3e01      	subs	r6, #1
 80161b8:	429e      	cmp	r6, r3
 80161ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80161be:	f280 80c4 	bge.w	801634a <_strtod_l+0x84a>
 80161c2:	1b9b      	subs	r3, r3, r6
 80161c4:	2b1f      	cmp	r3, #31
 80161c6:	eba2 0203 	sub.w	r2, r2, r3
 80161ca:	f04f 0101 	mov.w	r1, #1
 80161ce:	f300 80b0 	bgt.w	8016332 <_strtod_l+0x832>
 80161d2:	fa01 f303 	lsl.w	r3, r1, r3
 80161d6:	930e      	str	r3, [sp, #56]	; 0x38
 80161d8:	2300      	movs	r3, #0
 80161da:	930d      	str	r3, [sp, #52]	; 0x34
 80161dc:	eb0a 0602 	add.w	r6, sl, r2
 80161e0:	9b04      	ldr	r3, [sp, #16]
 80161e2:	45b2      	cmp	sl, r6
 80161e4:	4417      	add	r7, r2
 80161e6:	441f      	add	r7, r3
 80161e8:	4653      	mov	r3, sl
 80161ea:	bfa8      	it	ge
 80161ec:	4633      	movge	r3, r6
 80161ee:	42bb      	cmp	r3, r7
 80161f0:	bfa8      	it	ge
 80161f2:	463b      	movge	r3, r7
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	bfc2      	ittt	gt
 80161f8:	1af6      	subgt	r6, r6, r3
 80161fa:	1aff      	subgt	r7, r7, r3
 80161fc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8016200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016202:	2b00      	cmp	r3, #0
 8016204:	dd17      	ble.n	8016236 <_strtod_l+0x736>
 8016206:	4659      	mov	r1, fp
 8016208:	461a      	mov	r2, r3
 801620a:	4620      	mov	r0, r4
 801620c:	f7ff f9ae 	bl	801556c <__pow5mult>
 8016210:	4683      	mov	fp, r0
 8016212:	2800      	cmp	r0, #0
 8016214:	f43f aeb8 	beq.w	8015f88 <_strtod_l+0x488>
 8016218:	4601      	mov	r1, r0
 801621a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801621c:	4620      	mov	r0, r4
 801621e:	f7ff f8fb 	bl	8015418 <__multiply>
 8016222:	900b      	str	r0, [sp, #44]	; 0x2c
 8016224:	2800      	cmp	r0, #0
 8016226:	f43f aeaf 	beq.w	8015f88 <_strtod_l+0x488>
 801622a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801622c:	4620      	mov	r0, r4
 801622e:	f7fe ffdd 	bl	80151ec <_Bfree>
 8016232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016234:	9316      	str	r3, [sp, #88]	; 0x58
 8016236:	2e00      	cmp	r6, #0
 8016238:	f300 808c 	bgt.w	8016354 <_strtod_l+0x854>
 801623c:	9b08      	ldr	r3, [sp, #32]
 801623e:	2b00      	cmp	r3, #0
 8016240:	dd08      	ble.n	8016254 <_strtod_l+0x754>
 8016242:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016244:	9905      	ldr	r1, [sp, #20]
 8016246:	4620      	mov	r0, r4
 8016248:	f7ff f990 	bl	801556c <__pow5mult>
 801624c:	9005      	str	r0, [sp, #20]
 801624e:	2800      	cmp	r0, #0
 8016250:	f43f ae9a 	beq.w	8015f88 <_strtod_l+0x488>
 8016254:	2f00      	cmp	r7, #0
 8016256:	dd08      	ble.n	801626a <_strtod_l+0x76a>
 8016258:	9905      	ldr	r1, [sp, #20]
 801625a:	463a      	mov	r2, r7
 801625c:	4620      	mov	r0, r4
 801625e:	f7ff f9df 	bl	8015620 <__lshift>
 8016262:	9005      	str	r0, [sp, #20]
 8016264:	2800      	cmp	r0, #0
 8016266:	f43f ae8f 	beq.w	8015f88 <_strtod_l+0x488>
 801626a:	f1ba 0f00 	cmp.w	sl, #0
 801626e:	dd08      	ble.n	8016282 <_strtod_l+0x782>
 8016270:	4659      	mov	r1, fp
 8016272:	4652      	mov	r2, sl
 8016274:	4620      	mov	r0, r4
 8016276:	f7ff f9d3 	bl	8015620 <__lshift>
 801627a:	4683      	mov	fp, r0
 801627c:	2800      	cmp	r0, #0
 801627e:	f43f ae83 	beq.w	8015f88 <_strtod_l+0x488>
 8016282:	9a05      	ldr	r2, [sp, #20]
 8016284:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016286:	4620      	mov	r0, r4
 8016288:	f7ff fa52 	bl	8015730 <__mdiff>
 801628c:	4605      	mov	r5, r0
 801628e:	2800      	cmp	r0, #0
 8016290:	f43f ae7a 	beq.w	8015f88 <_strtod_l+0x488>
 8016294:	68c3      	ldr	r3, [r0, #12]
 8016296:	930b      	str	r3, [sp, #44]	; 0x2c
 8016298:	2300      	movs	r3, #0
 801629a:	60c3      	str	r3, [r0, #12]
 801629c:	4659      	mov	r1, fp
 801629e:	f7ff fa2b 	bl	80156f8 <__mcmp>
 80162a2:	2800      	cmp	r0, #0
 80162a4:	da60      	bge.n	8016368 <_strtod_l+0x868>
 80162a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162a8:	ea53 0308 	orrs.w	r3, r3, r8
 80162ac:	f040 8084 	bne.w	80163b8 <_strtod_l+0x8b8>
 80162b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d17f      	bne.n	80163b8 <_strtod_l+0x8b8>
 80162b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80162bc:	0d1b      	lsrs	r3, r3, #20
 80162be:	051b      	lsls	r3, r3, #20
 80162c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80162c4:	d978      	bls.n	80163b8 <_strtod_l+0x8b8>
 80162c6:	696b      	ldr	r3, [r5, #20]
 80162c8:	b913      	cbnz	r3, 80162d0 <_strtod_l+0x7d0>
 80162ca:	692b      	ldr	r3, [r5, #16]
 80162cc:	2b01      	cmp	r3, #1
 80162ce:	dd73      	ble.n	80163b8 <_strtod_l+0x8b8>
 80162d0:	4629      	mov	r1, r5
 80162d2:	2201      	movs	r2, #1
 80162d4:	4620      	mov	r0, r4
 80162d6:	f7ff f9a3 	bl	8015620 <__lshift>
 80162da:	4659      	mov	r1, fp
 80162dc:	4605      	mov	r5, r0
 80162de:	f7ff fa0b 	bl	80156f8 <__mcmp>
 80162e2:	2800      	cmp	r0, #0
 80162e4:	dd68      	ble.n	80163b8 <_strtod_l+0x8b8>
 80162e6:	9904      	ldr	r1, [sp, #16]
 80162e8:	4a54      	ldr	r2, [pc, #336]	; (801643c <_strtod_l+0x93c>)
 80162ea:	464b      	mov	r3, r9
 80162ec:	2900      	cmp	r1, #0
 80162ee:	f000 8084 	beq.w	80163fa <_strtod_l+0x8fa>
 80162f2:	ea02 0109 	and.w	r1, r2, r9
 80162f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80162fa:	dc7e      	bgt.n	80163fa <_strtod_l+0x8fa>
 80162fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016300:	f77f aeb3 	ble.w	801606a <_strtod_l+0x56a>
 8016304:	4b4e      	ldr	r3, [pc, #312]	; (8016440 <_strtod_l+0x940>)
 8016306:	4640      	mov	r0, r8
 8016308:	4649      	mov	r1, r9
 801630a:	2200      	movs	r2, #0
 801630c:	f7ea f974 	bl	80005f8 <__aeabi_dmul>
 8016310:	4b4a      	ldr	r3, [pc, #296]	; (801643c <_strtod_l+0x93c>)
 8016312:	400b      	ands	r3, r1
 8016314:	4680      	mov	r8, r0
 8016316:	4689      	mov	r9, r1
 8016318:	2b00      	cmp	r3, #0
 801631a:	f47f ae3f 	bne.w	8015f9c <_strtod_l+0x49c>
 801631e:	2322      	movs	r3, #34	; 0x22
 8016320:	6023      	str	r3, [r4, #0]
 8016322:	e63b      	b.n	8015f9c <_strtod_l+0x49c>
 8016324:	f04f 32ff 	mov.w	r2, #4294967295
 8016328:	fa02 f303 	lsl.w	r3, r2, r3
 801632c:	ea03 0808 	and.w	r8, r3, r8
 8016330:	e6e8      	b.n	8016104 <_strtod_l+0x604>
 8016332:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016336:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801633a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801633e:	36e2      	adds	r6, #226	; 0xe2
 8016340:	fa01 f306 	lsl.w	r3, r1, r6
 8016344:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8016348:	e748      	b.n	80161dc <_strtod_l+0x6dc>
 801634a:	2100      	movs	r1, #0
 801634c:	2301      	movs	r3, #1
 801634e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8016352:	e743      	b.n	80161dc <_strtod_l+0x6dc>
 8016354:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016356:	4632      	mov	r2, r6
 8016358:	4620      	mov	r0, r4
 801635a:	f7ff f961 	bl	8015620 <__lshift>
 801635e:	9016      	str	r0, [sp, #88]	; 0x58
 8016360:	2800      	cmp	r0, #0
 8016362:	f47f af6b 	bne.w	801623c <_strtod_l+0x73c>
 8016366:	e60f      	b.n	8015f88 <_strtod_l+0x488>
 8016368:	46ca      	mov	sl, r9
 801636a:	d171      	bne.n	8016450 <_strtod_l+0x950>
 801636c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801636e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016372:	b352      	cbz	r2, 80163ca <_strtod_l+0x8ca>
 8016374:	4a33      	ldr	r2, [pc, #204]	; (8016444 <_strtod_l+0x944>)
 8016376:	4293      	cmp	r3, r2
 8016378:	d12a      	bne.n	80163d0 <_strtod_l+0x8d0>
 801637a:	9b04      	ldr	r3, [sp, #16]
 801637c:	4641      	mov	r1, r8
 801637e:	b1fb      	cbz	r3, 80163c0 <_strtod_l+0x8c0>
 8016380:	4b2e      	ldr	r3, [pc, #184]	; (801643c <_strtod_l+0x93c>)
 8016382:	ea09 0303 	and.w	r3, r9, r3
 8016386:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801638a:	f04f 32ff 	mov.w	r2, #4294967295
 801638e:	d81a      	bhi.n	80163c6 <_strtod_l+0x8c6>
 8016390:	0d1b      	lsrs	r3, r3, #20
 8016392:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016396:	fa02 f303 	lsl.w	r3, r2, r3
 801639a:	4299      	cmp	r1, r3
 801639c:	d118      	bne.n	80163d0 <_strtod_l+0x8d0>
 801639e:	4b2a      	ldr	r3, [pc, #168]	; (8016448 <_strtod_l+0x948>)
 80163a0:	459a      	cmp	sl, r3
 80163a2:	d102      	bne.n	80163aa <_strtod_l+0x8aa>
 80163a4:	3101      	adds	r1, #1
 80163a6:	f43f adef 	beq.w	8015f88 <_strtod_l+0x488>
 80163aa:	4b24      	ldr	r3, [pc, #144]	; (801643c <_strtod_l+0x93c>)
 80163ac:	ea0a 0303 	and.w	r3, sl, r3
 80163b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80163b4:	f04f 0800 	mov.w	r8, #0
 80163b8:	9b04      	ldr	r3, [sp, #16]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d1a2      	bne.n	8016304 <_strtod_l+0x804>
 80163be:	e5ed      	b.n	8015f9c <_strtod_l+0x49c>
 80163c0:	f04f 33ff 	mov.w	r3, #4294967295
 80163c4:	e7e9      	b.n	801639a <_strtod_l+0x89a>
 80163c6:	4613      	mov	r3, r2
 80163c8:	e7e7      	b.n	801639a <_strtod_l+0x89a>
 80163ca:	ea53 0308 	orrs.w	r3, r3, r8
 80163ce:	d08a      	beq.n	80162e6 <_strtod_l+0x7e6>
 80163d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80163d2:	b1e3      	cbz	r3, 801640e <_strtod_l+0x90e>
 80163d4:	ea13 0f0a 	tst.w	r3, sl
 80163d8:	d0ee      	beq.n	80163b8 <_strtod_l+0x8b8>
 80163da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163dc:	9a04      	ldr	r2, [sp, #16]
 80163de:	4640      	mov	r0, r8
 80163e0:	4649      	mov	r1, r9
 80163e2:	b1c3      	cbz	r3, 8016416 <_strtod_l+0x916>
 80163e4:	f7ff fb6f 	bl	8015ac6 <sulp>
 80163e8:	4602      	mov	r2, r0
 80163ea:	460b      	mov	r3, r1
 80163ec:	ec51 0b18 	vmov	r0, r1, d8
 80163f0:	f7e9 ff4c 	bl	800028c <__adddf3>
 80163f4:	4680      	mov	r8, r0
 80163f6:	4689      	mov	r9, r1
 80163f8:	e7de      	b.n	80163b8 <_strtod_l+0x8b8>
 80163fa:	4013      	ands	r3, r2
 80163fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016400:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8016404:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8016408:	f04f 38ff 	mov.w	r8, #4294967295
 801640c:	e7d4      	b.n	80163b8 <_strtod_l+0x8b8>
 801640e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016410:	ea13 0f08 	tst.w	r3, r8
 8016414:	e7e0      	b.n	80163d8 <_strtod_l+0x8d8>
 8016416:	f7ff fb56 	bl	8015ac6 <sulp>
 801641a:	4602      	mov	r2, r0
 801641c:	460b      	mov	r3, r1
 801641e:	ec51 0b18 	vmov	r0, r1, d8
 8016422:	f7e9 ff31 	bl	8000288 <__aeabi_dsub>
 8016426:	2200      	movs	r2, #0
 8016428:	2300      	movs	r3, #0
 801642a:	4680      	mov	r8, r0
 801642c:	4689      	mov	r9, r1
 801642e:	f7ea fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8016432:	2800      	cmp	r0, #0
 8016434:	d0c0      	beq.n	80163b8 <_strtod_l+0x8b8>
 8016436:	e618      	b.n	801606a <_strtod_l+0x56a>
 8016438:	fffffc02 	.word	0xfffffc02
 801643c:	7ff00000 	.word	0x7ff00000
 8016440:	39500000 	.word	0x39500000
 8016444:	000fffff 	.word	0x000fffff
 8016448:	7fefffff 	.word	0x7fefffff
 801644c:	080196b8 	.word	0x080196b8
 8016450:	4659      	mov	r1, fp
 8016452:	4628      	mov	r0, r5
 8016454:	f7ff fac0 	bl	80159d8 <__ratio>
 8016458:	ec57 6b10 	vmov	r6, r7, d0
 801645c:	ee10 0a10 	vmov	r0, s0
 8016460:	2200      	movs	r2, #0
 8016462:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016466:	4639      	mov	r1, r7
 8016468:	f7ea fb42 	bl	8000af0 <__aeabi_dcmple>
 801646c:	2800      	cmp	r0, #0
 801646e:	d071      	beq.n	8016554 <_strtod_l+0xa54>
 8016470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016472:	2b00      	cmp	r3, #0
 8016474:	d17c      	bne.n	8016570 <_strtod_l+0xa70>
 8016476:	f1b8 0f00 	cmp.w	r8, #0
 801647a:	d15a      	bne.n	8016532 <_strtod_l+0xa32>
 801647c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016480:	2b00      	cmp	r3, #0
 8016482:	d15d      	bne.n	8016540 <_strtod_l+0xa40>
 8016484:	4b90      	ldr	r3, [pc, #576]	; (80166c8 <_strtod_l+0xbc8>)
 8016486:	2200      	movs	r2, #0
 8016488:	4630      	mov	r0, r6
 801648a:	4639      	mov	r1, r7
 801648c:	f7ea fb26 	bl	8000adc <__aeabi_dcmplt>
 8016490:	2800      	cmp	r0, #0
 8016492:	d15c      	bne.n	801654e <_strtod_l+0xa4e>
 8016494:	4630      	mov	r0, r6
 8016496:	4639      	mov	r1, r7
 8016498:	4b8c      	ldr	r3, [pc, #560]	; (80166cc <_strtod_l+0xbcc>)
 801649a:	2200      	movs	r2, #0
 801649c:	f7ea f8ac 	bl	80005f8 <__aeabi_dmul>
 80164a0:	4606      	mov	r6, r0
 80164a2:	460f      	mov	r7, r1
 80164a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80164a8:	9606      	str	r6, [sp, #24]
 80164aa:	9307      	str	r3, [sp, #28]
 80164ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80164b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80164b4:	4b86      	ldr	r3, [pc, #536]	; (80166d0 <_strtod_l+0xbd0>)
 80164b6:	ea0a 0303 	and.w	r3, sl, r3
 80164ba:	930d      	str	r3, [sp, #52]	; 0x34
 80164bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80164be:	4b85      	ldr	r3, [pc, #532]	; (80166d4 <_strtod_l+0xbd4>)
 80164c0:	429a      	cmp	r2, r3
 80164c2:	f040 8090 	bne.w	80165e6 <_strtod_l+0xae6>
 80164c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80164ca:	ec49 8b10 	vmov	d0, r8, r9
 80164ce:	f7ff f9b9 	bl	8015844 <__ulp>
 80164d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80164d6:	ec51 0b10 	vmov	r0, r1, d0
 80164da:	f7ea f88d 	bl	80005f8 <__aeabi_dmul>
 80164de:	4642      	mov	r2, r8
 80164e0:	464b      	mov	r3, r9
 80164e2:	f7e9 fed3 	bl	800028c <__adddf3>
 80164e6:	460b      	mov	r3, r1
 80164e8:	4979      	ldr	r1, [pc, #484]	; (80166d0 <_strtod_l+0xbd0>)
 80164ea:	4a7b      	ldr	r2, [pc, #492]	; (80166d8 <_strtod_l+0xbd8>)
 80164ec:	4019      	ands	r1, r3
 80164ee:	4291      	cmp	r1, r2
 80164f0:	4680      	mov	r8, r0
 80164f2:	d944      	bls.n	801657e <_strtod_l+0xa7e>
 80164f4:	ee18 2a90 	vmov	r2, s17
 80164f8:	4b78      	ldr	r3, [pc, #480]	; (80166dc <_strtod_l+0xbdc>)
 80164fa:	429a      	cmp	r2, r3
 80164fc:	d104      	bne.n	8016508 <_strtod_l+0xa08>
 80164fe:	ee18 3a10 	vmov	r3, s16
 8016502:	3301      	adds	r3, #1
 8016504:	f43f ad40 	beq.w	8015f88 <_strtod_l+0x488>
 8016508:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80166dc <_strtod_l+0xbdc>
 801650c:	f04f 38ff 	mov.w	r8, #4294967295
 8016510:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016512:	4620      	mov	r0, r4
 8016514:	f7fe fe6a 	bl	80151ec <_Bfree>
 8016518:	9905      	ldr	r1, [sp, #20]
 801651a:	4620      	mov	r0, r4
 801651c:	f7fe fe66 	bl	80151ec <_Bfree>
 8016520:	4659      	mov	r1, fp
 8016522:	4620      	mov	r0, r4
 8016524:	f7fe fe62 	bl	80151ec <_Bfree>
 8016528:	4629      	mov	r1, r5
 801652a:	4620      	mov	r0, r4
 801652c:	f7fe fe5e 	bl	80151ec <_Bfree>
 8016530:	e609      	b.n	8016146 <_strtod_l+0x646>
 8016532:	f1b8 0f01 	cmp.w	r8, #1
 8016536:	d103      	bne.n	8016540 <_strtod_l+0xa40>
 8016538:	f1b9 0f00 	cmp.w	r9, #0
 801653c:	f43f ad95 	beq.w	801606a <_strtod_l+0x56a>
 8016540:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8016698 <_strtod_l+0xb98>
 8016544:	4f60      	ldr	r7, [pc, #384]	; (80166c8 <_strtod_l+0xbc8>)
 8016546:	ed8d 7b06 	vstr	d7, [sp, #24]
 801654a:	2600      	movs	r6, #0
 801654c:	e7ae      	b.n	80164ac <_strtod_l+0x9ac>
 801654e:	4f5f      	ldr	r7, [pc, #380]	; (80166cc <_strtod_l+0xbcc>)
 8016550:	2600      	movs	r6, #0
 8016552:	e7a7      	b.n	80164a4 <_strtod_l+0x9a4>
 8016554:	4b5d      	ldr	r3, [pc, #372]	; (80166cc <_strtod_l+0xbcc>)
 8016556:	4630      	mov	r0, r6
 8016558:	4639      	mov	r1, r7
 801655a:	2200      	movs	r2, #0
 801655c:	f7ea f84c 	bl	80005f8 <__aeabi_dmul>
 8016560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016562:	4606      	mov	r6, r0
 8016564:	460f      	mov	r7, r1
 8016566:	2b00      	cmp	r3, #0
 8016568:	d09c      	beq.n	80164a4 <_strtod_l+0x9a4>
 801656a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801656e:	e79d      	b.n	80164ac <_strtod_l+0x9ac>
 8016570:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80166a0 <_strtod_l+0xba0>
 8016574:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016578:	ec57 6b17 	vmov	r6, r7, d7
 801657c:	e796      	b.n	80164ac <_strtod_l+0x9ac>
 801657e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8016582:	9b04      	ldr	r3, [sp, #16]
 8016584:	46ca      	mov	sl, r9
 8016586:	2b00      	cmp	r3, #0
 8016588:	d1c2      	bne.n	8016510 <_strtod_l+0xa10>
 801658a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801658e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016590:	0d1b      	lsrs	r3, r3, #20
 8016592:	051b      	lsls	r3, r3, #20
 8016594:	429a      	cmp	r2, r3
 8016596:	d1bb      	bne.n	8016510 <_strtod_l+0xa10>
 8016598:	4630      	mov	r0, r6
 801659a:	4639      	mov	r1, r7
 801659c:	f7ea fb8c 	bl	8000cb8 <__aeabi_d2lz>
 80165a0:	f7e9 fffc 	bl	800059c <__aeabi_l2d>
 80165a4:	4602      	mov	r2, r0
 80165a6:	460b      	mov	r3, r1
 80165a8:	4630      	mov	r0, r6
 80165aa:	4639      	mov	r1, r7
 80165ac:	f7e9 fe6c 	bl	8000288 <__aeabi_dsub>
 80165b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80165b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80165b6:	ea43 0308 	orr.w	r3, r3, r8
 80165ba:	4313      	orrs	r3, r2
 80165bc:	4606      	mov	r6, r0
 80165be:	460f      	mov	r7, r1
 80165c0:	d054      	beq.n	801666c <_strtod_l+0xb6c>
 80165c2:	a339      	add	r3, pc, #228	; (adr r3, 80166a8 <_strtod_l+0xba8>)
 80165c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c8:	f7ea fa88 	bl	8000adc <__aeabi_dcmplt>
 80165cc:	2800      	cmp	r0, #0
 80165ce:	f47f ace5 	bne.w	8015f9c <_strtod_l+0x49c>
 80165d2:	a337      	add	r3, pc, #220	; (adr r3, 80166b0 <_strtod_l+0xbb0>)
 80165d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165d8:	4630      	mov	r0, r6
 80165da:	4639      	mov	r1, r7
 80165dc:	f7ea fa9c 	bl	8000b18 <__aeabi_dcmpgt>
 80165e0:	2800      	cmp	r0, #0
 80165e2:	d095      	beq.n	8016510 <_strtod_l+0xa10>
 80165e4:	e4da      	b.n	8015f9c <_strtod_l+0x49c>
 80165e6:	9b04      	ldr	r3, [sp, #16]
 80165e8:	b333      	cbz	r3, 8016638 <_strtod_l+0xb38>
 80165ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80165ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80165f0:	d822      	bhi.n	8016638 <_strtod_l+0xb38>
 80165f2:	a331      	add	r3, pc, #196	; (adr r3, 80166b8 <_strtod_l+0xbb8>)
 80165f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165f8:	4630      	mov	r0, r6
 80165fa:	4639      	mov	r1, r7
 80165fc:	f7ea fa78 	bl	8000af0 <__aeabi_dcmple>
 8016600:	b1a0      	cbz	r0, 801662c <_strtod_l+0xb2c>
 8016602:	4639      	mov	r1, r7
 8016604:	4630      	mov	r0, r6
 8016606:	f7ea facf 	bl	8000ba8 <__aeabi_d2uiz>
 801660a:	2801      	cmp	r0, #1
 801660c:	bf38      	it	cc
 801660e:	2001      	movcc	r0, #1
 8016610:	f7e9 ff78 	bl	8000504 <__aeabi_ui2d>
 8016614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016616:	4606      	mov	r6, r0
 8016618:	460f      	mov	r7, r1
 801661a:	bb23      	cbnz	r3, 8016666 <_strtod_l+0xb66>
 801661c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016620:	9010      	str	r0, [sp, #64]	; 0x40
 8016622:	9311      	str	r3, [sp, #68]	; 0x44
 8016624:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016628:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801662c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801662e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016630:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016634:	1a9b      	subs	r3, r3, r2
 8016636:	930f      	str	r3, [sp, #60]	; 0x3c
 8016638:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801663c:	eeb0 0a48 	vmov.f32	s0, s16
 8016640:	eef0 0a68 	vmov.f32	s1, s17
 8016644:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8016648:	f7ff f8fc 	bl	8015844 <__ulp>
 801664c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016650:	ec53 2b10 	vmov	r2, r3, d0
 8016654:	f7e9 ffd0 	bl	80005f8 <__aeabi_dmul>
 8016658:	ec53 2b18 	vmov	r2, r3, d8
 801665c:	f7e9 fe16 	bl	800028c <__adddf3>
 8016660:	4680      	mov	r8, r0
 8016662:	4689      	mov	r9, r1
 8016664:	e78d      	b.n	8016582 <_strtod_l+0xa82>
 8016666:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801666a:	e7db      	b.n	8016624 <_strtod_l+0xb24>
 801666c:	a314      	add	r3, pc, #80	; (adr r3, 80166c0 <_strtod_l+0xbc0>)
 801666e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016672:	f7ea fa33 	bl	8000adc <__aeabi_dcmplt>
 8016676:	e7b3      	b.n	80165e0 <_strtod_l+0xae0>
 8016678:	2300      	movs	r3, #0
 801667a:	930a      	str	r3, [sp, #40]	; 0x28
 801667c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801667e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016680:	6013      	str	r3, [r2, #0]
 8016682:	f7ff ba7c 	b.w	8015b7e <_strtod_l+0x7e>
 8016686:	2a65      	cmp	r2, #101	; 0x65
 8016688:	f43f ab75 	beq.w	8015d76 <_strtod_l+0x276>
 801668c:	2a45      	cmp	r2, #69	; 0x45
 801668e:	f43f ab72 	beq.w	8015d76 <_strtod_l+0x276>
 8016692:	2301      	movs	r3, #1
 8016694:	f7ff bbaa 	b.w	8015dec <_strtod_l+0x2ec>
 8016698:	00000000 	.word	0x00000000
 801669c:	bff00000 	.word	0xbff00000
 80166a0:	00000000 	.word	0x00000000
 80166a4:	3ff00000 	.word	0x3ff00000
 80166a8:	94a03595 	.word	0x94a03595
 80166ac:	3fdfffff 	.word	0x3fdfffff
 80166b0:	35afe535 	.word	0x35afe535
 80166b4:	3fe00000 	.word	0x3fe00000
 80166b8:	ffc00000 	.word	0xffc00000
 80166bc:	41dfffff 	.word	0x41dfffff
 80166c0:	94a03595 	.word	0x94a03595
 80166c4:	3fcfffff 	.word	0x3fcfffff
 80166c8:	3ff00000 	.word	0x3ff00000
 80166cc:	3fe00000 	.word	0x3fe00000
 80166d0:	7ff00000 	.word	0x7ff00000
 80166d4:	7fe00000 	.word	0x7fe00000
 80166d8:	7c9fffff 	.word	0x7c9fffff
 80166dc:	7fefffff 	.word	0x7fefffff

080166e0 <_strtod_r>:
 80166e0:	4b01      	ldr	r3, [pc, #4]	; (80166e8 <_strtod_r+0x8>)
 80166e2:	f7ff ba0d 	b.w	8015b00 <_strtod_l>
 80166e6:	bf00      	nop
 80166e8:	20000174 	.word	0x20000174

080166ec <__ssputs_r>:
 80166ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166f0:	688e      	ldr	r6, [r1, #8]
 80166f2:	461f      	mov	r7, r3
 80166f4:	42be      	cmp	r6, r7
 80166f6:	680b      	ldr	r3, [r1, #0]
 80166f8:	4682      	mov	sl, r0
 80166fa:	460c      	mov	r4, r1
 80166fc:	4690      	mov	r8, r2
 80166fe:	d82c      	bhi.n	801675a <__ssputs_r+0x6e>
 8016700:	898a      	ldrh	r2, [r1, #12]
 8016702:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016706:	d026      	beq.n	8016756 <__ssputs_r+0x6a>
 8016708:	6965      	ldr	r5, [r4, #20]
 801670a:	6909      	ldr	r1, [r1, #16]
 801670c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016710:	eba3 0901 	sub.w	r9, r3, r1
 8016714:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016718:	1c7b      	adds	r3, r7, #1
 801671a:	444b      	add	r3, r9
 801671c:	106d      	asrs	r5, r5, #1
 801671e:	429d      	cmp	r5, r3
 8016720:	bf38      	it	cc
 8016722:	461d      	movcc	r5, r3
 8016724:	0553      	lsls	r3, r2, #21
 8016726:	d527      	bpl.n	8016778 <__ssputs_r+0x8c>
 8016728:	4629      	mov	r1, r5
 801672a:	f7fe fc93 	bl	8015054 <_malloc_r>
 801672e:	4606      	mov	r6, r0
 8016730:	b360      	cbz	r0, 801678c <__ssputs_r+0xa0>
 8016732:	6921      	ldr	r1, [r4, #16]
 8016734:	464a      	mov	r2, r9
 8016736:	f7fd fd82 	bl	801423e <memcpy>
 801673a:	89a3      	ldrh	r3, [r4, #12]
 801673c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016744:	81a3      	strh	r3, [r4, #12]
 8016746:	6126      	str	r6, [r4, #16]
 8016748:	6165      	str	r5, [r4, #20]
 801674a:	444e      	add	r6, r9
 801674c:	eba5 0509 	sub.w	r5, r5, r9
 8016750:	6026      	str	r6, [r4, #0]
 8016752:	60a5      	str	r5, [r4, #8]
 8016754:	463e      	mov	r6, r7
 8016756:	42be      	cmp	r6, r7
 8016758:	d900      	bls.n	801675c <__ssputs_r+0x70>
 801675a:	463e      	mov	r6, r7
 801675c:	6820      	ldr	r0, [r4, #0]
 801675e:	4632      	mov	r2, r6
 8016760:	4641      	mov	r1, r8
 8016762:	f7fd fc33 	bl	8013fcc <memmove>
 8016766:	68a3      	ldr	r3, [r4, #8]
 8016768:	1b9b      	subs	r3, r3, r6
 801676a:	60a3      	str	r3, [r4, #8]
 801676c:	6823      	ldr	r3, [r4, #0]
 801676e:	4433      	add	r3, r6
 8016770:	6023      	str	r3, [r4, #0]
 8016772:	2000      	movs	r0, #0
 8016774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016778:	462a      	mov	r2, r5
 801677a:	f000 ff60 	bl	801763e <_realloc_r>
 801677e:	4606      	mov	r6, r0
 8016780:	2800      	cmp	r0, #0
 8016782:	d1e0      	bne.n	8016746 <__ssputs_r+0x5a>
 8016784:	6921      	ldr	r1, [r4, #16]
 8016786:	4650      	mov	r0, sl
 8016788:	f7fe fbf0 	bl	8014f6c <_free_r>
 801678c:	230c      	movs	r3, #12
 801678e:	f8ca 3000 	str.w	r3, [sl]
 8016792:	89a3      	ldrh	r3, [r4, #12]
 8016794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016798:	81a3      	strh	r3, [r4, #12]
 801679a:	f04f 30ff 	mov.w	r0, #4294967295
 801679e:	e7e9      	b.n	8016774 <__ssputs_r+0x88>

080167a0 <_svfiprintf_r>:
 80167a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167a4:	4698      	mov	r8, r3
 80167a6:	898b      	ldrh	r3, [r1, #12]
 80167a8:	061b      	lsls	r3, r3, #24
 80167aa:	b09d      	sub	sp, #116	; 0x74
 80167ac:	4607      	mov	r7, r0
 80167ae:	460d      	mov	r5, r1
 80167b0:	4614      	mov	r4, r2
 80167b2:	d50e      	bpl.n	80167d2 <_svfiprintf_r+0x32>
 80167b4:	690b      	ldr	r3, [r1, #16]
 80167b6:	b963      	cbnz	r3, 80167d2 <_svfiprintf_r+0x32>
 80167b8:	2140      	movs	r1, #64	; 0x40
 80167ba:	f7fe fc4b 	bl	8015054 <_malloc_r>
 80167be:	6028      	str	r0, [r5, #0]
 80167c0:	6128      	str	r0, [r5, #16]
 80167c2:	b920      	cbnz	r0, 80167ce <_svfiprintf_r+0x2e>
 80167c4:	230c      	movs	r3, #12
 80167c6:	603b      	str	r3, [r7, #0]
 80167c8:	f04f 30ff 	mov.w	r0, #4294967295
 80167cc:	e0d0      	b.n	8016970 <_svfiprintf_r+0x1d0>
 80167ce:	2340      	movs	r3, #64	; 0x40
 80167d0:	616b      	str	r3, [r5, #20]
 80167d2:	2300      	movs	r3, #0
 80167d4:	9309      	str	r3, [sp, #36]	; 0x24
 80167d6:	2320      	movs	r3, #32
 80167d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80167dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80167e0:	2330      	movs	r3, #48	; 0x30
 80167e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8016988 <_svfiprintf_r+0x1e8>
 80167e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80167ea:	f04f 0901 	mov.w	r9, #1
 80167ee:	4623      	mov	r3, r4
 80167f0:	469a      	mov	sl, r3
 80167f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80167f6:	b10a      	cbz	r2, 80167fc <_svfiprintf_r+0x5c>
 80167f8:	2a25      	cmp	r2, #37	; 0x25
 80167fa:	d1f9      	bne.n	80167f0 <_svfiprintf_r+0x50>
 80167fc:	ebba 0b04 	subs.w	fp, sl, r4
 8016800:	d00b      	beq.n	801681a <_svfiprintf_r+0x7a>
 8016802:	465b      	mov	r3, fp
 8016804:	4622      	mov	r2, r4
 8016806:	4629      	mov	r1, r5
 8016808:	4638      	mov	r0, r7
 801680a:	f7ff ff6f 	bl	80166ec <__ssputs_r>
 801680e:	3001      	adds	r0, #1
 8016810:	f000 80a9 	beq.w	8016966 <_svfiprintf_r+0x1c6>
 8016814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016816:	445a      	add	r2, fp
 8016818:	9209      	str	r2, [sp, #36]	; 0x24
 801681a:	f89a 3000 	ldrb.w	r3, [sl]
 801681e:	2b00      	cmp	r3, #0
 8016820:	f000 80a1 	beq.w	8016966 <_svfiprintf_r+0x1c6>
 8016824:	2300      	movs	r3, #0
 8016826:	f04f 32ff 	mov.w	r2, #4294967295
 801682a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801682e:	f10a 0a01 	add.w	sl, sl, #1
 8016832:	9304      	str	r3, [sp, #16]
 8016834:	9307      	str	r3, [sp, #28]
 8016836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801683a:	931a      	str	r3, [sp, #104]	; 0x68
 801683c:	4654      	mov	r4, sl
 801683e:	2205      	movs	r2, #5
 8016840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016844:	4850      	ldr	r0, [pc, #320]	; (8016988 <_svfiprintf_r+0x1e8>)
 8016846:	f7e9 fcc3 	bl	80001d0 <memchr>
 801684a:	9a04      	ldr	r2, [sp, #16]
 801684c:	b9d8      	cbnz	r0, 8016886 <_svfiprintf_r+0xe6>
 801684e:	06d0      	lsls	r0, r2, #27
 8016850:	bf44      	itt	mi
 8016852:	2320      	movmi	r3, #32
 8016854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016858:	0711      	lsls	r1, r2, #28
 801685a:	bf44      	itt	mi
 801685c:	232b      	movmi	r3, #43	; 0x2b
 801685e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016862:	f89a 3000 	ldrb.w	r3, [sl]
 8016866:	2b2a      	cmp	r3, #42	; 0x2a
 8016868:	d015      	beq.n	8016896 <_svfiprintf_r+0xf6>
 801686a:	9a07      	ldr	r2, [sp, #28]
 801686c:	4654      	mov	r4, sl
 801686e:	2000      	movs	r0, #0
 8016870:	f04f 0c0a 	mov.w	ip, #10
 8016874:	4621      	mov	r1, r4
 8016876:	f811 3b01 	ldrb.w	r3, [r1], #1
 801687a:	3b30      	subs	r3, #48	; 0x30
 801687c:	2b09      	cmp	r3, #9
 801687e:	d94d      	bls.n	801691c <_svfiprintf_r+0x17c>
 8016880:	b1b0      	cbz	r0, 80168b0 <_svfiprintf_r+0x110>
 8016882:	9207      	str	r2, [sp, #28]
 8016884:	e014      	b.n	80168b0 <_svfiprintf_r+0x110>
 8016886:	eba0 0308 	sub.w	r3, r0, r8
 801688a:	fa09 f303 	lsl.w	r3, r9, r3
 801688e:	4313      	orrs	r3, r2
 8016890:	9304      	str	r3, [sp, #16]
 8016892:	46a2      	mov	sl, r4
 8016894:	e7d2      	b.n	801683c <_svfiprintf_r+0x9c>
 8016896:	9b03      	ldr	r3, [sp, #12]
 8016898:	1d19      	adds	r1, r3, #4
 801689a:	681b      	ldr	r3, [r3, #0]
 801689c:	9103      	str	r1, [sp, #12]
 801689e:	2b00      	cmp	r3, #0
 80168a0:	bfbb      	ittet	lt
 80168a2:	425b      	neglt	r3, r3
 80168a4:	f042 0202 	orrlt.w	r2, r2, #2
 80168a8:	9307      	strge	r3, [sp, #28]
 80168aa:	9307      	strlt	r3, [sp, #28]
 80168ac:	bfb8      	it	lt
 80168ae:	9204      	strlt	r2, [sp, #16]
 80168b0:	7823      	ldrb	r3, [r4, #0]
 80168b2:	2b2e      	cmp	r3, #46	; 0x2e
 80168b4:	d10c      	bne.n	80168d0 <_svfiprintf_r+0x130>
 80168b6:	7863      	ldrb	r3, [r4, #1]
 80168b8:	2b2a      	cmp	r3, #42	; 0x2a
 80168ba:	d134      	bne.n	8016926 <_svfiprintf_r+0x186>
 80168bc:	9b03      	ldr	r3, [sp, #12]
 80168be:	1d1a      	adds	r2, r3, #4
 80168c0:	681b      	ldr	r3, [r3, #0]
 80168c2:	9203      	str	r2, [sp, #12]
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	bfb8      	it	lt
 80168c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80168cc:	3402      	adds	r4, #2
 80168ce:	9305      	str	r3, [sp, #20]
 80168d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8016998 <_svfiprintf_r+0x1f8>
 80168d4:	7821      	ldrb	r1, [r4, #0]
 80168d6:	2203      	movs	r2, #3
 80168d8:	4650      	mov	r0, sl
 80168da:	f7e9 fc79 	bl	80001d0 <memchr>
 80168de:	b138      	cbz	r0, 80168f0 <_svfiprintf_r+0x150>
 80168e0:	9b04      	ldr	r3, [sp, #16]
 80168e2:	eba0 000a 	sub.w	r0, r0, sl
 80168e6:	2240      	movs	r2, #64	; 0x40
 80168e8:	4082      	lsls	r2, r0
 80168ea:	4313      	orrs	r3, r2
 80168ec:	3401      	adds	r4, #1
 80168ee:	9304      	str	r3, [sp, #16]
 80168f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80168f4:	4825      	ldr	r0, [pc, #148]	; (801698c <_svfiprintf_r+0x1ec>)
 80168f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80168fa:	2206      	movs	r2, #6
 80168fc:	f7e9 fc68 	bl	80001d0 <memchr>
 8016900:	2800      	cmp	r0, #0
 8016902:	d038      	beq.n	8016976 <_svfiprintf_r+0x1d6>
 8016904:	4b22      	ldr	r3, [pc, #136]	; (8016990 <_svfiprintf_r+0x1f0>)
 8016906:	bb1b      	cbnz	r3, 8016950 <_svfiprintf_r+0x1b0>
 8016908:	9b03      	ldr	r3, [sp, #12]
 801690a:	3307      	adds	r3, #7
 801690c:	f023 0307 	bic.w	r3, r3, #7
 8016910:	3308      	adds	r3, #8
 8016912:	9303      	str	r3, [sp, #12]
 8016914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016916:	4433      	add	r3, r6
 8016918:	9309      	str	r3, [sp, #36]	; 0x24
 801691a:	e768      	b.n	80167ee <_svfiprintf_r+0x4e>
 801691c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016920:	460c      	mov	r4, r1
 8016922:	2001      	movs	r0, #1
 8016924:	e7a6      	b.n	8016874 <_svfiprintf_r+0xd4>
 8016926:	2300      	movs	r3, #0
 8016928:	3401      	adds	r4, #1
 801692a:	9305      	str	r3, [sp, #20]
 801692c:	4619      	mov	r1, r3
 801692e:	f04f 0c0a 	mov.w	ip, #10
 8016932:	4620      	mov	r0, r4
 8016934:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016938:	3a30      	subs	r2, #48	; 0x30
 801693a:	2a09      	cmp	r2, #9
 801693c:	d903      	bls.n	8016946 <_svfiprintf_r+0x1a6>
 801693e:	2b00      	cmp	r3, #0
 8016940:	d0c6      	beq.n	80168d0 <_svfiprintf_r+0x130>
 8016942:	9105      	str	r1, [sp, #20]
 8016944:	e7c4      	b.n	80168d0 <_svfiprintf_r+0x130>
 8016946:	fb0c 2101 	mla	r1, ip, r1, r2
 801694a:	4604      	mov	r4, r0
 801694c:	2301      	movs	r3, #1
 801694e:	e7f0      	b.n	8016932 <_svfiprintf_r+0x192>
 8016950:	ab03      	add	r3, sp, #12
 8016952:	9300      	str	r3, [sp, #0]
 8016954:	462a      	mov	r2, r5
 8016956:	4b0f      	ldr	r3, [pc, #60]	; (8016994 <_svfiprintf_r+0x1f4>)
 8016958:	a904      	add	r1, sp, #16
 801695a:	4638      	mov	r0, r7
 801695c:	f7fc fb16 	bl	8012f8c <_printf_float>
 8016960:	1c42      	adds	r2, r0, #1
 8016962:	4606      	mov	r6, r0
 8016964:	d1d6      	bne.n	8016914 <_svfiprintf_r+0x174>
 8016966:	89ab      	ldrh	r3, [r5, #12]
 8016968:	065b      	lsls	r3, r3, #25
 801696a:	f53f af2d 	bmi.w	80167c8 <_svfiprintf_r+0x28>
 801696e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016970:	b01d      	add	sp, #116	; 0x74
 8016972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016976:	ab03      	add	r3, sp, #12
 8016978:	9300      	str	r3, [sp, #0]
 801697a:	462a      	mov	r2, r5
 801697c:	4b05      	ldr	r3, [pc, #20]	; (8016994 <_svfiprintf_r+0x1f4>)
 801697e:	a904      	add	r1, sp, #16
 8016980:	4638      	mov	r0, r7
 8016982:	f7fc fda7 	bl	80134d4 <_printf_i>
 8016986:	e7eb      	b.n	8016960 <_svfiprintf_r+0x1c0>
 8016988:	080196e0 	.word	0x080196e0
 801698c:	080196ea 	.word	0x080196ea
 8016990:	08012f8d 	.word	0x08012f8d
 8016994:	080166ed 	.word	0x080166ed
 8016998:	080196e6 	.word	0x080196e6

0801699c <__sfputc_r>:
 801699c:	6893      	ldr	r3, [r2, #8]
 801699e:	3b01      	subs	r3, #1
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	b410      	push	{r4}
 80169a4:	6093      	str	r3, [r2, #8]
 80169a6:	da08      	bge.n	80169ba <__sfputc_r+0x1e>
 80169a8:	6994      	ldr	r4, [r2, #24]
 80169aa:	42a3      	cmp	r3, r4
 80169ac:	db01      	blt.n	80169b2 <__sfputc_r+0x16>
 80169ae:	290a      	cmp	r1, #10
 80169b0:	d103      	bne.n	80169ba <__sfputc_r+0x1e>
 80169b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80169b6:	f7fd ba64 	b.w	8013e82 <__swbuf_r>
 80169ba:	6813      	ldr	r3, [r2, #0]
 80169bc:	1c58      	adds	r0, r3, #1
 80169be:	6010      	str	r0, [r2, #0]
 80169c0:	7019      	strb	r1, [r3, #0]
 80169c2:	4608      	mov	r0, r1
 80169c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80169c8:	4770      	bx	lr

080169ca <__sfputs_r>:
 80169ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169cc:	4606      	mov	r6, r0
 80169ce:	460f      	mov	r7, r1
 80169d0:	4614      	mov	r4, r2
 80169d2:	18d5      	adds	r5, r2, r3
 80169d4:	42ac      	cmp	r4, r5
 80169d6:	d101      	bne.n	80169dc <__sfputs_r+0x12>
 80169d8:	2000      	movs	r0, #0
 80169da:	e007      	b.n	80169ec <__sfputs_r+0x22>
 80169dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80169e0:	463a      	mov	r2, r7
 80169e2:	4630      	mov	r0, r6
 80169e4:	f7ff ffda 	bl	801699c <__sfputc_r>
 80169e8:	1c43      	adds	r3, r0, #1
 80169ea:	d1f3      	bne.n	80169d4 <__sfputs_r+0xa>
 80169ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080169f0 <_vfiprintf_r>:
 80169f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169f4:	460d      	mov	r5, r1
 80169f6:	b09d      	sub	sp, #116	; 0x74
 80169f8:	4614      	mov	r4, r2
 80169fa:	4698      	mov	r8, r3
 80169fc:	4606      	mov	r6, r0
 80169fe:	b118      	cbz	r0, 8016a08 <_vfiprintf_r+0x18>
 8016a00:	6a03      	ldr	r3, [r0, #32]
 8016a02:	b90b      	cbnz	r3, 8016a08 <_vfiprintf_r+0x18>
 8016a04:	f7fd f924 	bl	8013c50 <__sinit>
 8016a08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016a0a:	07d9      	lsls	r1, r3, #31
 8016a0c:	d405      	bmi.n	8016a1a <_vfiprintf_r+0x2a>
 8016a0e:	89ab      	ldrh	r3, [r5, #12]
 8016a10:	059a      	lsls	r2, r3, #22
 8016a12:	d402      	bmi.n	8016a1a <_vfiprintf_r+0x2a>
 8016a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016a16:	f7fd fc08 	bl	801422a <__retarget_lock_acquire_recursive>
 8016a1a:	89ab      	ldrh	r3, [r5, #12]
 8016a1c:	071b      	lsls	r3, r3, #28
 8016a1e:	d501      	bpl.n	8016a24 <_vfiprintf_r+0x34>
 8016a20:	692b      	ldr	r3, [r5, #16]
 8016a22:	b99b      	cbnz	r3, 8016a4c <_vfiprintf_r+0x5c>
 8016a24:	4629      	mov	r1, r5
 8016a26:	4630      	mov	r0, r6
 8016a28:	f7fd fa68 	bl	8013efc <__swsetup_r>
 8016a2c:	b170      	cbz	r0, 8016a4c <_vfiprintf_r+0x5c>
 8016a2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016a30:	07dc      	lsls	r4, r3, #31
 8016a32:	d504      	bpl.n	8016a3e <_vfiprintf_r+0x4e>
 8016a34:	f04f 30ff 	mov.w	r0, #4294967295
 8016a38:	b01d      	add	sp, #116	; 0x74
 8016a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a3e:	89ab      	ldrh	r3, [r5, #12]
 8016a40:	0598      	lsls	r0, r3, #22
 8016a42:	d4f7      	bmi.n	8016a34 <_vfiprintf_r+0x44>
 8016a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016a46:	f7fd fbf1 	bl	801422c <__retarget_lock_release_recursive>
 8016a4a:	e7f3      	b.n	8016a34 <_vfiprintf_r+0x44>
 8016a4c:	2300      	movs	r3, #0
 8016a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8016a50:	2320      	movs	r3, #32
 8016a52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016a56:	f8cd 800c 	str.w	r8, [sp, #12]
 8016a5a:	2330      	movs	r3, #48	; 0x30
 8016a5c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8016c10 <_vfiprintf_r+0x220>
 8016a60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016a64:	f04f 0901 	mov.w	r9, #1
 8016a68:	4623      	mov	r3, r4
 8016a6a:	469a      	mov	sl, r3
 8016a6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016a70:	b10a      	cbz	r2, 8016a76 <_vfiprintf_r+0x86>
 8016a72:	2a25      	cmp	r2, #37	; 0x25
 8016a74:	d1f9      	bne.n	8016a6a <_vfiprintf_r+0x7a>
 8016a76:	ebba 0b04 	subs.w	fp, sl, r4
 8016a7a:	d00b      	beq.n	8016a94 <_vfiprintf_r+0xa4>
 8016a7c:	465b      	mov	r3, fp
 8016a7e:	4622      	mov	r2, r4
 8016a80:	4629      	mov	r1, r5
 8016a82:	4630      	mov	r0, r6
 8016a84:	f7ff ffa1 	bl	80169ca <__sfputs_r>
 8016a88:	3001      	adds	r0, #1
 8016a8a:	f000 80a9 	beq.w	8016be0 <_vfiprintf_r+0x1f0>
 8016a8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016a90:	445a      	add	r2, fp
 8016a92:	9209      	str	r2, [sp, #36]	; 0x24
 8016a94:	f89a 3000 	ldrb.w	r3, [sl]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	f000 80a1 	beq.w	8016be0 <_vfiprintf_r+0x1f0>
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8016aa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016aa8:	f10a 0a01 	add.w	sl, sl, #1
 8016aac:	9304      	str	r3, [sp, #16]
 8016aae:	9307      	str	r3, [sp, #28]
 8016ab0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016ab4:	931a      	str	r3, [sp, #104]	; 0x68
 8016ab6:	4654      	mov	r4, sl
 8016ab8:	2205      	movs	r2, #5
 8016aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016abe:	4854      	ldr	r0, [pc, #336]	; (8016c10 <_vfiprintf_r+0x220>)
 8016ac0:	f7e9 fb86 	bl	80001d0 <memchr>
 8016ac4:	9a04      	ldr	r2, [sp, #16]
 8016ac6:	b9d8      	cbnz	r0, 8016b00 <_vfiprintf_r+0x110>
 8016ac8:	06d1      	lsls	r1, r2, #27
 8016aca:	bf44      	itt	mi
 8016acc:	2320      	movmi	r3, #32
 8016ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016ad2:	0713      	lsls	r3, r2, #28
 8016ad4:	bf44      	itt	mi
 8016ad6:	232b      	movmi	r3, #43	; 0x2b
 8016ad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016adc:	f89a 3000 	ldrb.w	r3, [sl]
 8016ae0:	2b2a      	cmp	r3, #42	; 0x2a
 8016ae2:	d015      	beq.n	8016b10 <_vfiprintf_r+0x120>
 8016ae4:	9a07      	ldr	r2, [sp, #28]
 8016ae6:	4654      	mov	r4, sl
 8016ae8:	2000      	movs	r0, #0
 8016aea:	f04f 0c0a 	mov.w	ip, #10
 8016aee:	4621      	mov	r1, r4
 8016af0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016af4:	3b30      	subs	r3, #48	; 0x30
 8016af6:	2b09      	cmp	r3, #9
 8016af8:	d94d      	bls.n	8016b96 <_vfiprintf_r+0x1a6>
 8016afa:	b1b0      	cbz	r0, 8016b2a <_vfiprintf_r+0x13a>
 8016afc:	9207      	str	r2, [sp, #28]
 8016afe:	e014      	b.n	8016b2a <_vfiprintf_r+0x13a>
 8016b00:	eba0 0308 	sub.w	r3, r0, r8
 8016b04:	fa09 f303 	lsl.w	r3, r9, r3
 8016b08:	4313      	orrs	r3, r2
 8016b0a:	9304      	str	r3, [sp, #16]
 8016b0c:	46a2      	mov	sl, r4
 8016b0e:	e7d2      	b.n	8016ab6 <_vfiprintf_r+0xc6>
 8016b10:	9b03      	ldr	r3, [sp, #12]
 8016b12:	1d19      	adds	r1, r3, #4
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	9103      	str	r1, [sp, #12]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	bfbb      	ittet	lt
 8016b1c:	425b      	neglt	r3, r3
 8016b1e:	f042 0202 	orrlt.w	r2, r2, #2
 8016b22:	9307      	strge	r3, [sp, #28]
 8016b24:	9307      	strlt	r3, [sp, #28]
 8016b26:	bfb8      	it	lt
 8016b28:	9204      	strlt	r2, [sp, #16]
 8016b2a:	7823      	ldrb	r3, [r4, #0]
 8016b2c:	2b2e      	cmp	r3, #46	; 0x2e
 8016b2e:	d10c      	bne.n	8016b4a <_vfiprintf_r+0x15a>
 8016b30:	7863      	ldrb	r3, [r4, #1]
 8016b32:	2b2a      	cmp	r3, #42	; 0x2a
 8016b34:	d134      	bne.n	8016ba0 <_vfiprintf_r+0x1b0>
 8016b36:	9b03      	ldr	r3, [sp, #12]
 8016b38:	1d1a      	adds	r2, r3, #4
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	9203      	str	r2, [sp, #12]
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	bfb8      	it	lt
 8016b42:	f04f 33ff 	movlt.w	r3, #4294967295
 8016b46:	3402      	adds	r4, #2
 8016b48:	9305      	str	r3, [sp, #20]
 8016b4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8016c20 <_vfiprintf_r+0x230>
 8016b4e:	7821      	ldrb	r1, [r4, #0]
 8016b50:	2203      	movs	r2, #3
 8016b52:	4650      	mov	r0, sl
 8016b54:	f7e9 fb3c 	bl	80001d0 <memchr>
 8016b58:	b138      	cbz	r0, 8016b6a <_vfiprintf_r+0x17a>
 8016b5a:	9b04      	ldr	r3, [sp, #16]
 8016b5c:	eba0 000a 	sub.w	r0, r0, sl
 8016b60:	2240      	movs	r2, #64	; 0x40
 8016b62:	4082      	lsls	r2, r0
 8016b64:	4313      	orrs	r3, r2
 8016b66:	3401      	adds	r4, #1
 8016b68:	9304      	str	r3, [sp, #16]
 8016b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b6e:	4829      	ldr	r0, [pc, #164]	; (8016c14 <_vfiprintf_r+0x224>)
 8016b70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016b74:	2206      	movs	r2, #6
 8016b76:	f7e9 fb2b 	bl	80001d0 <memchr>
 8016b7a:	2800      	cmp	r0, #0
 8016b7c:	d03f      	beq.n	8016bfe <_vfiprintf_r+0x20e>
 8016b7e:	4b26      	ldr	r3, [pc, #152]	; (8016c18 <_vfiprintf_r+0x228>)
 8016b80:	bb1b      	cbnz	r3, 8016bca <_vfiprintf_r+0x1da>
 8016b82:	9b03      	ldr	r3, [sp, #12]
 8016b84:	3307      	adds	r3, #7
 8016b86:	f023 0307 	bic.w	r3, r3, #7
 8016b8a:	3308      	adds	r3, #8
 8016b8c:	9303      	str	r3, [sp, #12]
 8016b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016b90:	443b      	add	r3, r7
 8016b92:	9309      	str	r3, [sp, #36]	; 0x24
 8016b94:	e768      	b.n	8016a68 <_vfiprintf_r+0x78>
 8016b96:	fb0c 3202 	mla	r2, ip, r2, r3
 8016b9a:	460c      	mov	r4, r1
 8016b9c:	2001      	movs	r0, #1
 8016b9e:	e7a6      	b.n	8016aee <_vfiprintf_r+0xfe>
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	3401      	adds	r4, #1
 8016ba4:	9305      	str	r3, [sp, #20]
 8016ba6:	4619      	mov	r1, r3
 8016ba8:	f04f 0c0a 	mov.w	ip, #10
 8016bac:	4620      	mov	r0, r4
 8016bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016bb2:	3a30      	subs	r2, #48	; 0x30
 8016bb4:	2a09      	cmp	r2, #9
 8016bb6:	d903      	bls.n	8016bc0 <_vfiprintf_r+0x1d0>
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d0c6      	beq.n	8016b4a <_vfiprintf_r+0x15a>
 8016bbc:	9105      	str	r1, [sp, #20]
 8016bbe:	e7c4      	b.n	8016b4a <_vfiprintf_r+0x15a>
 8016bc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8016bc4:	4604      	mov	r4, r0
 8016bc6:	2301      	movs	r3, #1
 8016bc8:	e7f0      	b.n	8016bac <_vfiprintf_r+0x1bc>
 8016bca:	ab03      	add	r3, sp, #12
 8016bcc:	9300      	str	r3, [sp, #0]
 8016bce:	462a      	mov	r2, r5
 8016bd0:	4b12      	ldr	r3, [pc, #72]	; (8016c1c <_vfiprintf_r+0x22c>)
 8016bd2:	a904      	add	r1, sp, #16
 8016bd4:	4630      	mov	r0, r6
 8016bd6:	f7fc f9d9 	bl	8012f8c <_printf_float>
 8016bda:	4607      	mov	r7, r0
 8016bdc:	1c78      	adds	r0, r7, #1
 8016bde:	d1d6      	bne.n	8016b8e <_vfiprintf_r+0x19e>
 8016be0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016be2:	07d9      	lsls	r1, r3, #31
 8016be4:	d405      	bmi.n	8016bf2 <_vfiprintf_r+0x202>
 8016be6:	89ab      	ldrh	r3, [r5, #12]
 8016be8:	059a      	lsls	r2, r3, #22
 8016bea:	d402      	bmi.n	8016bf2 <_vfiprintf_r+0x202>
 8016bec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016bee:	f7fd fb1d 	bl	801422c <__retarget_lock_release_recursive>
 8016bf2:	89ab      	ldrh	r3, [r5, #12]
 8016bf4:	065b      	lsls	r3, r3, #25
 8016bf6:	f53f af1d 	bmi.w	8016a34 <_vfiprintf_r+0x44>
 8016bfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016bfc:	e71c      	b.n	8016a38 <_vfiprintf_r+0x48>
 8016bfe:	ab03      	add	r3, sp, #12
 8016c00:	9300      	str	r3, [sp, #0]
 8016c02:	462a      	mov	r2, r5
 8016c04:	4b05      	ldr	r3, [pc, #20]	; (8016c1c <_vfiprintf_r+0x22c>)
 8016c06:	a904      	add	r1, sp, #16
 8016c08:	4630      	mov	r0, r6
 8016c0a:	f7fc fc63 	bl	80134d4 <_printf_i>
 8016c0e:	e7e4      	b.n	8016bda <_vfiprintf_r+0x1ea>
 8016c10:	080196e0 	.word	0x080196e0
 8016c14:	080196ea 	.word	0x080196ea
 8016c18:	08012f8d 	.word	0x08012f8d
 8016c1c:	080169cb 	.word	0x080169cb
 8016c20:	080196e6 	.word	0x080196e6

08016c24 <__sflush_r>:
 8016c24:	898a      	ldrh	r2, [r1, #12]
 8016c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c2a:	4605      	mov	r5, r0
 8016c2c:	0710      	lsls	r0, r2, #28
 8016c2e:	460c      	mov	r4, r1
 8016c30:	d458      	bmi.n	8016ce4 <__sflush_r+0xc0>
 8016c32:	684b      	ldr	r3, [r1, #4]
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	dc05      	bgt.n	8016c44 <__sflush_r+0x20>
 8016c38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	dc02      	bgt.n	8016c44 <__sflush_r+0x20>
 8016c3e:	2000      	movs	r0, #0
 8016c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016c46:	2e00      	cmp	r6, #0
 8016c48:	d0f9      	beq.n	8016c3e <__sflush_r+0x1a>
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016c50:	682f      	ldr	r7, [r5, #0]
 8016c52:	6a21      	ldr	r1, [r4, #32]
 8016c54:	602b      	str	r3, [r5, #0]
 8016c56:	d032      	beq.n	8016cbe <__sflush_r+0x9a>
 8016c58:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016c5a:	89a3      	ldrh	r3, [r4, #12]
 8016c5c:	075a      	lsls	r2, r3, #29
 8016c5e:	d505      	bpl.n	8016c6c <__sflush_r+0x48>
 8016c60:	6863      	ldr	r3, [r4, #4]
 8016c62:	1ac0      	subs	r0, r0, r3
 8016c64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016c66:	b10b      	cbz	r3, 8016c6c <__sflush_r+0x48>
 8016c68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016c6a:	1ac0      	subs	r0, r0, r3
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	4602      	mov	r2, r0
 8016c70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016c72:	6a21      	ldr	r1, [r4, #32]
 8016c74:	4628      	mov	r0, r5
 8016c76:	47b0      	blx	r6
 8016c78:	1c43      	adds	r3, r0, #1
 8016c7a:	89a3      	ldrh	r3, [r4, #12]
 8016c7c:	d106      	bne.n	8016c8c <__sflush_r+0x68>
 8016c7e:	6829      	ldr	r1, [r5, #0]
 8016c80:	291d      	cmp	r1, #29
 8016c82:	d82b      	bhi.n	8016cdc <__sflush_r+0xb8>
 8016c84:	4a29      	ldr	r2, [pc, #164]	; (8016d2c <__sflush_r+0x108>)
 8016c86:	410a      	asrs	r2, r1
 8016c88:	07d6      	lsls	r6, r2, #31
 8016c8a:	d427      	bmi.n	8016cdc <__sflush_r+0xb8>
 8016c8c:	2200      	movs	r2, #0
 8016c8e:	6062      	str	r2, [r4, #4]
 8016c90:	04d9      	lsls	r1, r3, #19
 8016c92:	6922      	ldr	r2, [r4, #16]
 8016c94:	6022      	str	r2, [r4, #0]
 8016c96:	d504      	bpl.n	8016ca2 <__sflush_r+0x7e>
 8016c98:	1c42      	adds	r2, r0, #1
 8016c9a:	d101      	bne.n	8016ca0 <__sflush_r+0x7c>
 8016c9c:	682b      	ldr	r3, [r5, #0]
 8016c9e:	b903      	cbnz	r3, 8016ca2 <__sflush_r+0x7e>
 8016ca0:	6560      	str	r0, [r4, #84]	; 0x54
 8016ca2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016ca4:	602f      	str	r7, [r5, #0]
 8016ca6:	2900      	cmp	r1, #0
 8016ca8:	d0c9      	beq.n	8016c3e <__sflush_r+0x1a>
 8016caa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016cae:	4299      	cmp	r1, r3
 8016cb0:	d002      	beq.n	8016cb8 <__sflush_r+0x94>
 8016cb2:	4628      	mov	r0, r5
 8016cb4:	f7fe f95a 	bl	8014f6c <_free_r>
 8016cb8:	2000      	movs	r0, #0
 8016cba:	6360      	str	r0, [r4, #52]	; 0x34
 8016cbc:	e7c0      	b.n	8016c40 <__sflush_r+0x1c>
 8016cbe:	2301      	movs	r3, #1
 8016cc0:	4628      	mov	r0, r5
 8016cc2:	47b0      	blx	r6
 8016cc4:	1c41      	adds	r1, r0, #1
 8016cc6:	d1c8      	bne.n	8016c5a <__sflush_r+0x36>
 8016cc8:	682b      	ldr	r3, [r5, #0]
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d0c5      	beq.n	8016c5a <__sflush_r+0x36>
 8016cce:	2b1d      	cmp	r3, #29
 8016cd0:	d001      	beq.n	8016cd6 <__sflush_r+0xb2>
 8016cd2:	2b16      	cmp	r3, #22
 8016cd4:	d101      	bne.n	8016cda <__sflush_r+0xb6>
 8016cd6:	602f      	str	r7, [r5, #0]
 8016cd8:	e7b1      	b.n	8016c3e <__sflush_r+0x1a>
 8016cda:	89a3      	ldrh	r3, [r4, #12]
 8016cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016ce0:	81a3      	strh	r3, [r4, #12]
 8016ce2:	e7ad      	b.n	8016c40 <__sflush_r+0x1c>
 8016ce4:	690f      	ldr	r7, [r1, #16]
 8016ce6:	2f00      	cmp	r7, #0
 8016ce8:	d0a9      	beq.n	8016c3e <__sflush_r+0x1a>
 8016cea:	0793      	lsls	r3, r2, #30
 8016cec:	680e      	ldr	r6, [r1, #0]
 8016cee:	bf08      	it	eq
 8016cf0:	694b      	ldreq	r3, [r1, #20]
 8016cf2:	600f      	str	r7, [r1, #0]
 8016cf4:	bf18      	it	ne
 8016cf6:	2300      	movne	r3, #0
 8016cf8:	eba6 0807 	sub.w	r8, r6, r7
 8016cfc:	608b      	str	r3, [r1, #8]
 8016cfe:	f1b8 0f00 	cmp.w	r8, #0
 8016d02:	dd9c      	ble.n	8016c3e <__sflush_r+0x1a>
 8016d04:	6a21      	ldr	r1, [r4, #32]
 8016d06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016d08:	4643      	mov	r3, r8
 8016d0a:	463a      	mov	r2, r7
 8016d0c:	4628      	mov	r0, r5
 8016d0e:	47b0      	blx	r6
 8016d10:	2800      	cmp	r0, #0
 8016d12:	dc06      	bgt.n	8016d22 <__sflush_r+0xfe>
 8016d14:	89a3      	ldrh	r3, [r4, #12]
 8016d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d1a:	81a3      	strh	r3, [r4, #12]
 8016d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8016d20:	e78e      	b.n	8016c40 <__sflush_r+0x1c>
 8016d22:	4407      	add	r7, r0
 8016d24:	eba8 0800 	sub.w	r8, r8, r0
 8016d28:	e7e9      	b.n	8016cfe <__sflush_r+0xda>
 8016d2a:	bf00      	nop
 8016d2c:	dfbffffe 	.word	0xdfbffffe

08016d30 <_fflush_r>:
 8016d30:	b538      	push	{r3, r4, r5, lr}
 8016d32:	690b      	ldr	r3, [r1, #16]
 8016d34:	4605      	mov	r5, r0
 8016d36:	460c      	mov	r4, r1
 8016d38:	b913      	cbnz	r3, 8016d40 <_fflush_r+0x10>
 8016d3a:	2500      	movs	r5, #0
 8016d3c:	4628      	mov	r0, r5
 8016d3e:	bd38      	pop	{r3, r4, r5, pc}
 8016d40:	b118      	cbz	r0, 8016d4a <_fflush_r+0x1a>
 8016d42:	6a03      	ldr	r3, [r0, #32]
 8016d44:	b90b      	cbnz	r3, 8016d4a <_fflush_r+0x1a>
 8016d46:	f7fc ff83 	bl	8013c50 <__sinit>
 8016d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d0f3      	beq.n	8016d3a <_fflush_r+0xa>
 8016d52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016d54:	07d0      	lsls	r0, r2, #31
 8016d56:	d404      	bmi.n	8016d62 <_fflush_r+0x32>
 8016d58:	0599      	lsls	r1, r3, #22
 8016d5a:	d402      	bmi.n	8016d62 <_fflush_r+0x32>
 8016d5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d5e:	f7fd fa64 	bl	801422a <__retarget_lock_acquire_recursive>
 8016d62:	4628      	mov	r0, r5
 8016d64:	4621      	mov	r1, r4
 8016d66:	f7ff ff5d 	bl	8016c24 <__sflush_r>
 8016d6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016d6c:	07da      	lsls	r2, r3, #31
 8016d6e:	4605      	mov	r5, r0
 8016d70:	d4e4      	bmi.n	8016d3c <_fflush_r+0xc>
 8016d72:	89a3      	ldrh	r3, [r4, #12]
 8016d74:	059b      	lsls	r3, r3, #22
 8016d76:	d4e1      	bmi.n	8016d3c <_fflush_r+0xc>
 8016d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d7a:	f7fd fa57 	bl	801422c <__retarget_lock_release_recursive>
 8016d7e:	e7dd      	b.n	8016d3c <_fflush_r+0xc>

08016d80 <__swhatbuf_r>:
 8016d80:	b570      	push	{r4, r5, r6, lr}
 8016d82:	460c      	mov	r4, r1
 8016d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d88:	2900      	cmp	r1, #0
 8016d8a:	b096      	sub	sp, #88	; 0x58
 8016d8c:	4615      	mov	r5, r2
 8016d8e:	461e      	mov	r6, r3
 8016d90:	da0d      	bge.n	8016dae <__swhatbuf_r+0x2e>
 8016d92:	89a3      	ldrh	r3, [r4, #12]
 8016d94:	f013 0f80 	tst.w	r3, #128	; 0x80
 8016d98:	f04f 0100 	mov.w	r1, #0
 8016d9c:	bf0c      	ite	eq
 8016d9e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8016da2:	2340      	movne	r3, #64	; 0x40
 8016da4:	2000      	movs	r0, #0
 8016da6:	6031      	str	r1, [r6, #0]
 8016da8:	602b      	str	r3, [r5, #0]
 8016daa:	b016      	add	sp, #88	; 0x58
 8016dac:	bd70      	pop	{r4, r5, r6, pc}
 8016dae:	466a      	mov	r2, sp
 8016db0:	f000 f878 	bl	8016ea4 <_fstat_r>
 8016db4:	2800      	cmp	r0, #0
 8016db6:	dbec      	blt.n	8016d92 <__swhatbuf_r+0x12>
 8016db8:	9901      	ldr	r1, [sp, #4]
 8016dba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8016dbe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8016dc2:	4259      	negs	r1, r3
 8016dc4:	4159      	adcs	r1, r3
 8016dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016dca:	e7eb      	b.n	8016da4 <__swhatbuf_r+0x24>

08016dcc <__smakebuf_r>:
 8016dcc:	898b      	ldrh	r3, [r1, #12]
 8016dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016dd0:	079d      	lsls	r5, r3, #30
 8016dd2:	4606      	mov	r6, r0
 8016dd4:	460c      	mov	r4, r1
 8016dd6:	d507      	bpl.n	8016de8 <__smakebuf_r+0x1c>
 8016dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016ddc:	6023      	str	r3, [r4, #0]
 8016dde:	6123      	str	r3, [r4, #16]
 8016de0:	2301      	movs	r3, #1
 8016de2:	6163      	str	r3, [r4, #20]
 8016de4:	b002      	add	sp, #8
 8016de6:	bd70      	pop	{r4, r5, r6, pc}
 8016de8:	ab01      	add	r3, sp, #4
 8016dea:	466a      	mov	r2, sp
 8016dec:	f7ff ffc8 	bl	8016d80 <__swhatbuf_r>
 8016df0:	9900      	ldr	r1, [sp, #0]
 8016df2:	4605      	mov	r5, r0
 8016df4:	4630      	mov	r0, r6
 8016df6:	f7fe f92d 	bl	8015054 <_malloc_r>
 8016dfa:	b948      	cbnz	r0, 8016e10 <__smakebuf_r+0x44>
 8016dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e00:	059a      	lsls	r2, r3, #22
 8016e02:	d4ef      	bmi.n	8016de4 <__smakebuf_r+0x18>
 8016e04:	f023 0303 	bic.w	r3, r3, #3
 8016e08:	f043 0302 	orr.w	r3, r3, #2
 8016e0c:	81a3      	strh	r3, [r4, #12]
 8016e0e:	e7e3      	b.n	8016dd8 <__smakebuf_r+0xc>
 8016e10:	89a3      	ldrh	r3, [r4, #12]
 8016e12:	6020      	str	r0, [r4, #0]
 8016e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016e18:	81a3      	strh	r3, [r4, #12]
 8016e1a:	9b00      	ldr	r3, [sp, #0]
 8016e1c:	6163      	str	r3, [r4, #20]
 8016e1e:	9b01      	ldr	r3, [sp, #4]
 8016e20:	6120      	str	r0, [r4, #16]
 8016e22:	b15b      	cbz	r3, 8016e3c <__smakebuf_r+0x70>
 8016e24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016e28:	4630      	mov	r0, r6
 8016e2a:	f000 f84d 	bl	8016ec8 <_isatty_r>
 8016e2e:	b128      	cbz	r0, 8016e3c <__smakebuf_r+0x70>
 8016e30:	89a3      	ldrh	r3, [r4, #12]
 8016e32:	f023 0303 	bic.w	r3, r3, #3
 8016e36:	f043 0301 	orr.w	r3, r3, #1
 8016e3a:	81a3      	strh	r3, [r4, #12]
 8016e3c:	89a3      	ldrh	r3, [r4, #12]
 8016e3e:	431d      	orrs	r5, r3
 8016e40:	81a5      	strh	r5, [r4, #12]
 8016e42:	e7cf      	b.n	8016de4 <__smakebuf_r+0x18>

08016e44 <_raise_r>:
 8016e44:	291f      	cmp	r1, #31
 8016e46:	b538      	push	{r3, r4, r5, lr}
 8016e48:	4604      	mov	r4, r0
 8016e4a:	460d      	mov	r5, r1
 8016e4c:	d904      	bls.n	8016e58 <_raise_r+0x14>
 8016e4e:	2316      	movs	r3, #22
 8016e50:	6003      	str	r3, [r0, #0]
 8016e52:	f04f 30ff 	mov.w	r0, #4294967295
 8016e56:	bd38      	pop	{r3, r4, r5, pc}
 8016e58:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8016e5a:	b112      	cbz	r2, 8016e62 <_raise_r+0x1e>
 8016e5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016e60:	b94b      	cbnz	r3, 8016e76 <_raise_r+0x32>
 8016e62:	4620      	mov	r0, r4
 8016e64:	f000 f852 	bl	8016f0c <_getpid_r>
 8016e68:	462a      	mov	r2, r5
 8016e6a:	4601      	mov	r1, r0
 8016e6c:	4620      	mov	r0, r4
 8016e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016e72:	f000 b839 	b.w	8016ee8 <_kill_r>
 8016e76:	2b01      	cmp	r3, #1
 8016e78:	d00a      	beq.n	8016e90 <_raise_r+0x4c>
 8016e7a:	1c59      	adds	r1, r3, #1
 8016e7c:	d103      	bne.n	8016e86 <_raise_r+0x42>
 8016e7e:	2316      	movs	r3, #22
 8016e80:	6003      	str	r3, [r0, #0]
 8016e82:	2001      	movs	r0, #1
 8016e84:	e7e7      	b.n	8016e56 <_raise_r+0x12>
 8016e86:	2400      	movs	r4, #0
 8016e88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016e8c:	4628      	mov	r0, r5
 8016e8e:	4798      	blx	r3
 8016e90:	2000      	movs	r0, #0
 8016e92:	e7e0      	b.n	8016e56 <_raise_r+0x12>

08016e94 <raise>:
 8016e94:	4b02      	ldr	r3, [pc, #8]	; (8016ea0 <raise+0xc>)
 8016e96:	4601      	mov	r1, r0
 8016e98:	6818      	ldr	r0, [r3, #0]
 8016e9a:	f7ff bfd3 	b.w	8016e44 <_raise_r>
 8016e9e:	bf00      	nop
 8016ea0:	20000170 	.word	0x20000170

08016ea4 <_fstat_r>:
 8016ea4:	b538      	push	{r3, r4, r5, lr}
 8016ea6:	4d07      	ldr	r5, [pc, #28]	; (8016ec4 <_fstat_r+0x20>)
 8016ea8:	2300      	movs	r3, #0
 8016eaa:	4604      	mov	r4, r0
 8016eac:	4608      	mov	r0, r1
 8016eae:	4611      	mov	r1, r2
 8016eb0:	602b      	str	r3, [r5, #0]
 8016eb2:	f7ec f958 	bl	8003166 <_fstat>
 8016eb6:	1c43      	adds	r3, r0, #1
 8016eb8:	d102      	bne.n	8016ec0 <_fstat_r+0x1c>
 8016eba:	682b      	ldr	r3, [r5, #0]
 8016ebc:	b103      	cbz	r3, 8016ec0 <_fstat_r+0x1c>
 8016ebe:	6023      	str	r3, [r4, #0]
 8016ec0:	bd38      	pop	{r3, r4, r5, pc}
 8016ec2:	bf00      	nop
 8016ec4:	20004f00 	.word	0x20004f00

08016ec8 <_isatty_r>:
 8016ec8:	b538      	push	{r3, r4, r5, lr}
 8016eca:	4d06      	ldr	r5, [pc, #24]	; (8016ee4 <_isatty_r+0x1c>)
 8016ecc:	2300      	movs	r3, #0
 8016ece:	4604      	mov	r4, r0
 8016ed0:	4608      	mov	r0, r1
 8016ed2:	602b      	str	r3, [r5, #0]
 8016ed4:	f7ec f957 	bl	8003186 <_isatty>
 8016ed8:	1c43      	adds	r3, r0, #1
 8016eda:	d102      	bne.n	8016ee2 <_isatty_r+0x1a>
 8016edc:	682b      	ldr	r3, [r5, #0]
 8016ede:	b103      	cbz	r3, 8016ee2 <_isatty_r+0x1a>
 8016ee0:	6023      	str	r3, [r4, #0]
 8016ee2:	bd38      	pop	{r3, r4, r5, pc}
 8016ee4:	20004f00 	.word	0x20004f00

08016ee8 <_kill_r>:
 8016ee8:	b538      	push	{r3, r4, r5, lr}
 8016eea:	4d07      	ldr	r5, [pc, #28]	; (8016f08 <_kill_r+0x20>)
 8016eec:	2300      	movs	r3, #0
 8016eee:	4604      	mov	r4, r0
 8016ef0:	4608      	mov	r0, r1
 8016ef2:	4611      	mov	r1, r2
 8016ef4:	602b      	str	r3, [r5, #0]
 8016ef6:	f7ec f8f3 	bl	80030e0 <_kill>
 8016efa:	1c43      	adds	r3, r0, #1
 8016efc:	d102      	bne.n	8016f04 <_kill_r+0x1c>
 8016efe:	682b      	ldr	r3, [r5, #0]
 8016f00:	b103      	cbz	r3, 8016f04 <_kill_r+0x1c>
 8016f02:	6023      	str	r3, [r4, #0]
 8016f04:	bd38      	pop	{r3, r4, r5, pc}
 8016f06:	bf00      	nop
 8016f08:	20004f00 	.word	0x20004f00

08016f0c <_getpid_r>:
 8016f0c:	f7ec b8e0 	b.w	80030d0 <_getpid>

08016f10 <_sbrk_r>:
 8016f10:	b538      	push	{r3, r4, r5, lr}
 8016f12:	4d06      	ldr	r5, [pc, #24]	; (8016f2c <_sbrk_r+0x1c>)
 8016f14:	2300      	movs	r3, #0
 8016f16:	4604      	mov	r4, r0
 8016f18:	4608      	mov	r0, r1
 8016f1a:	602b      	str	r3, [r5, #0]
 8016f1c:	f7ec f94c 	bl	80031b8 <_sbrk>
 8016f20:	1c43      	adds	r3, r0, #1
 8016f22:	d102      	bne.n	8016f2a <_sbrk_r+0x1a>
 8016f24:	682b      	ldr	r3, [r5, #0]
 8016f26:	b103      	cbz	r3, 8016f2a <_sbrk_r+0x1a>
 8016f28:	6023      	str	r3, [r4, #0]
 8016f2a:	bd38      	pop	{r3, r4, r5, pc}
 8016f2c:	20004f00 	.word	0x20004f00

08016f30 <nan>:
 8016f30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016f38 <nan+0x8>
 8016f34:	4770      	bx	lr
 8016f36:	bf00      	nop
 8016f38:	00000000 	.word	0x00000000
 8016f3c:	7ff80000 	.word	0x7ff80000

08016f40 <_calloc_r>:
 8016f40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016f42:	fba1 2402 	umull	r2, r4, r1, r2
 8016f46:	b94c      	cbnz	r4, 8016f5c <_calloc_r+0x1c>
 8016f48:	4611      	mov	r1, r2
 8016f4a:	9201      	str	r2, [sp, #4]
 8016f4c:	f7fe f882 	bl	8015054 <_malloc_r>
 8016f50:	9a01      	ldr	r2, [sp, #4]
 8016f52:	4605      	mov	r5, r0
 8016f54:	b930      	cbnz	r0, 8016f64 <_calloc_r+0x24>
 8016f56:	4628      	mov	r0, r5
 8016f58:	b003      	add	sp, #12
 8016f5a:	bd30      	pop	{r4, r5, pc}
 8016f5c:	220c      	movs	r2, #12
 8016f5e:	6002      	str	r2, [r0, #0]
 8016f60:	2500      	movs	r5, #0
 8016f62:	e7f8      	b.n	8016f56 <_calloc_r+0x16>
 8016f64:	4621      	mov	r1, r4
 8016f66:	f7fd f84b 	bl	8014000 <memset>
 8016f6a:	e7f4      	b.n	8016f56 <_calloc_r+0x16>

08016f6c <rshift>:
 8016f6c:	6903      	ldr	r3, [r0, #16]
 8016f6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016f72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016f76:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016f7a:	f100 0414 	add.w	r4, r0, #20
 8016f7e:	dd45      	ble.n	801700c <rshift+0xa0>
 8016f80:	f011 011f 	ands.w	r1, r1, #31
 8016f84:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016f88:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016f8c:	d10c      	bne.n	8016fa8 <rshift+0x3c>
 8016f8e:	f100 0710 	add.w	r7, r0, #16
 8016f92:	4629      	mov	r1, r5
 8016f94:	42b1      	cmp	r1, r6
 8016f96:	d334      	bcc.n	8017002 <rshift+0x96>
 8016f98:	1a9b      	subs	r3, r3, r2
 8016f9a:	009b      	lsls	r3, r3, #2
 8016f9c:	1eea      	subs	r2, r5, #3
 8016f9e:	4296      	cmp	r6, r2
 8016fa0:	bf38      	it	cc
 8016fa2:	2300      	movcc	r3, #0
 8016fa4:	4423      	add	r3, r4
 8016fa6:	e015      	b.n	8016fd4 <rshift+0x68>
 8016fa8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016fac:	f1c1 0820 	rsb	r8, r1, #32
 8016fb0:	40cf      	lsrs	r7, r1
 8016fb2:	f105 0e04 	add.w	lr, r5, #4
 8016fb6:	46a1      	mov	r9, r4
 8016fb8:	4576      	cmp	r6, lr
 8016fba:	46f4      	mov	ip, lr
 8016fbc:	d815      	bhi.n	8016fea <rshift+0x7e>
 8016fbe:	1a9a      	subs	r2, r3, r2
 8016fc0:	0092      	lsls	r2, r2, #2
 8016fc2:	3a04      	subs	r2, #4
 8016fc4:	3501      	adds	r5, #1
 8016fc6:	42ae      	cmp	r6, r5
 8016fc8:	bf38      	it	cc
 8016fca:	2200      	movcc	r2, #0
 8016fcc:	18a3      	adds	r3, r4, r2
 8016fce:	50a7      	str	r7, [r4, r2]
 8016fd0:	b107      	cbz	r7, 8016fd4 <rshift+0x68>
 8016fd2:	3304      	adds	r3, #4
 8016fd4:	1b1a      	subs	r2, r3, r4
 8016fd6:	42a3      	cmp	r3, r4
 8016fd8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016fdc:	bf08      	it	eq
 8016fde:	2300      	moveq	r3, #0
 8016fe0:	6102      	str	r2, [r0, #16]
 8016fe2:	bf08      	it	eq
 8016fe4:	6143      	streq	r3, [r0, #20]
 8016fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016fea:	f8dc c000 	ldr.w	ip, [ip]
 8016fee:	fa0c fc08 	lsl.w	ip, ip, r8
 8016ff2:	ea4c 0707 	orr.w	r7, ip, r7
 8016ff6:	f849 7b04 	str.w	r7, [r9], #4
 8016ffa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016ffe:	40cf      	lsrs	r7, r1
 8017000:	e7da      	b.n	8016fb8 <rshift+0x4c>
 8017002:	f851 cb04 	ldr.w	ip, [r1], #4
 8017006:	f847 cf04 	str.w	ip, [r7, #4]!
 801700a:	e7c3      	b.n	8016f94 <rshift+0x28>
 801700c:	4623      	mov	r3, r4
 801700e:	e7e1      	b.n	8016fd4 <rshift+0x68>

08017010 <__hexdig_fun>:
 8017010:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017014:	2b09      	cmp	r3, #9
 8017016:	d802      	bhi.n	801701e <__hexdig_fun+0xe>
 8017018:	3820      	subs	r0, #32
 801701a:	b2c0      	uxtb	r0, r0
 801701c:	4770      	bx	lr
 801701e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017022:	2b05      	cmp	r3, #5
 8017024:	d801      	bhi.n	801702a <__hexdig_fun+0x1a>
 8017026:	3847      	subs	r0, #71	; 0x47
 8017028:	e7f7      	b.n	801701a <__hexdig_fun+0xa>
 801702a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801702e:	2b05      	cmp	r3, #5
 8017030:	d801      	bhi.n	8017036 <__hexdig_fun+0x26>
 8017032:	3827      	subs	r0, #39	; 0x27
 8017034:	e7f1      	b.n	801701a <__hexdig_fun+0xa>
 8017036:	2000      	movs	r0, #0
 8017038:	4770      	bx	lr
	...

0801703c <__gethex>:
 801703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017040:	4617      	mov	r7, r2
 8017042:	680a      	ldr	r2, [r1, #0]
 8017044:	b085      	sub	sp, #20
 8017046:	f102 0b02 	add.w	fp, r2, #2
 801704a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801704e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8017052:	4681      	mov	r9, r0
 8017054:	468a      	mov	sl, r1
 8017056:	9302      	str	r3, [sp, #8]
 8017058:	32fe      	adds	r2, #254	; 0xfe
 801705a:	eb02 030b 	add.w	r3, r2, fp
 801705e:	46d8      	mov	r8, fp
 8017060:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8017064:	9301      	str	r3, [sp, #4]
 8017066:	2830      	cmp	r0, #48	; 0x30
 8017068:	d0f7      	beq.n	801705a <__gethex+0x1e>
 801706a:	f7ff ffd1 	bl	8017010 <__hexdig_fun>
 801706e:	4604      	mov	r4, r0
 8017070:	2800      	cmp	r0, #0
 8017072:	d138      	bne.n	80170e6 <__gethex+0xaa>
 8017074:	49a7      	ldr	r1, [pc, #668]	; (8017314 <__gethex+0x2d8>)
 8017076:	2201      	movs	r2, #1
 8017078:	4640      	mov	r0, r8
 801707a:	f7fc ffc9 	bl	8014010 <strncmp>
 801707e:	4606      	mov	r6, r0
 8017080:	2800      	cmp	r0, #0
 8017082:	d169      	bne.n	8017158 <__gethex+0x11c>
 8017084:	f898 0001 	ldrb.w	r0, [r8, #1]
 8017088:	465d      	mov	r5, fp
 801708a:	f7ff ffc1 	bl	8017010 <__hexdig_fun>
 801708e:	2800      	cmp	r0, #0
 8017090:	d064      	beq.n	801715c <__gethex+0x120>
 8017092:	465a      	mov	r2, fp
 8017094:	7810      	ldrb	r0, [r2, #0]
 8017096:	2830      	cmp	r0, #48	; 0x30
 8017098:	4690      	mov	r8, r2
 801709a:	f102 0201 	add.w	r2, r2, #1
 801709e:	d0f9      	beq.n	8017094 <__gethex+0x58>
 80170a0:	f7ff ffb6 	bl	8017010 <__hexdig_fun>
 80170a4:	2301      	movs	r3, #1
 80170a6:	fab0 f480 	clz	r4, r0
 80170aa:	0964      	lsrs	r4, r4, #5
 80170ac:	465e      	mov	r6, fp
 80170ae:	9301      	str	r3, [sp, #4]
 80170b0:	4642      	mov	r2, r8
 80170b2:	4615      	mov	r5, r2
 80170b4:	3201      	adds	r2, #1
 80170b6:	7828      	ldrb	r0, [r5, #0]
 80170b8:	f7ff ffaa 	bl	8017010 <__hexdig_fun>
 80170bc:	2800      	cmp	r0, #0
 80170be:	d1f8      	bne.n	80170b2 <__gethex+0x76>
 80170c0:	4994      	ldr	r1, [pc, #592]	; (8017314 <__gethex+0x2d8>)
 80170c2:	2201      	movs	r2, #1
 80170c4:	4628      	mov	r0, r5
 80170c6:	f7fc ffa3 	bl	8014010 <strncmp>
 80170ca:	b978      	cbnz	r0, 80170ec <__gethex+0xb0>
 80170cc:	b946      	cbnz	r6, 80170e0 <__gethex+0xa4>
 80170ce:	1c6e      	adds	r6, r5, #1
 80170d0:	4632      	mov	r2, r6
 80170d2:	4615      	mov	r5, r2
 80170d4:	3201      	adds	r2, #1
 80170d6:	7828      	ldrb	r0, [r5, #0]
 80170d8:	f7ff ff9a 	bl	8017010 <__hexdig_fun>
 80170dc:	2800      	cmp	r0, #0
 80170de:	d1f8      	bne.n	80170d2 <__gethex+0x96>
 80170e0:	1b73      	subs	r3, r6, r5
 80170e2:	009e      	lsls	r6, r3, #2
 80170e4:	e004      	b.n	80170f0 <__gethex+0xb4>
 80170e6:	2400      	movs	r4, #0
 80170e8:	4626      	mov	r6, r4
 80170ea:	e7e1      	b.n	80170b0 <__gethex+0x74>
 80170ec:	2e00      	cmp	r6, #0
 80170ee:	d1f7      	bne.n	80170e0 <__gethex+0xa4>
 80170f0:	782b      	ldrb	r3, [r5, #0]
 80170f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80170f6:	2b50      	cmp	r3, #80	; 0x50
 80170f8:	d13d      	bne.n	8017176 <__gethex+0x13a>
 80170fa:	786b      	ldrb	r3, [r5, #1]
 80170fc:	2b2b      	cmp	r3, #43	; 0x2b
 80170fe:	d02f      	beq.n	8017160 <__gethex+0x124>
 8017100:	2b2d      	cmp	r3, #45	; 0x2d
 8017102:	d031      	beq.n	8017168 <__gethex+0x12c>
 8017104:	1c69      	adds	r1, r5, #1
 8017106:	f04f 0b00 	mov.w	fp, #0
 801710a:	7808      	ldrb	r0, [r1, #0]
 801710c:	f7ff ff80 	bl	8017010 <__hexdig_fun>
 8017110:	1e42      	subs	r2, r0, #1
 8017112:	b2d2      	uxtb	r2, r2
 8017114:	2a18      	cmp	r2, #24
 8017116:	d82e      	bhi.n	8017176 <__gethex+0x13a>
 8017118:	f1a0 0210 	sub.w	r2, r0, #16
 801711c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017120:	f7ff ff76 	bl	8017010 <__hexdig_fun>
 8017124:	f100 3cff 	add.w	ip, r0, #4294967295
 8017128:	fa5f fc8c 	uxtb.w	ip, ip
 801712c:	f1bc 0f18 	cmp.w	ip, #24
 8017130:	d91d      	bls.n	801716e <__gethex+0x132>
 8017132:	f1bb 0f00 	cmp.w	fp, #0
 8017136:	d000      	beq.n	801713a <__gethex+0xfe>
 8017138:	4252      	negs	r2, r2
 801713a:	4416      	add	r6, r2
 801713c:	f8ca 1000 	str.w	r1, [sl]
 8017140:	b1dc      	cbz	r4, 801717a <__gethex+0x13e>
 8017142:	9b01      	ldr	r3, [sp, #4]
 8017144:	2b00      	cmp	r3, #0
 8017146:	bf14      	ite	ne
 8017148:	f04f 0800 	movne.w	r8, #0
 801714c:	f04f 0806 	moveq.w	r8, #6
 8017150:	4640      	mov	r0, r8
 8017152:	b005      	add	sp, #20
 8017154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017158:	4645      	mov	r5, r8
 801715a:	4626      	mov	r6, r4
 801715c:	2401      	movs	r4, #1
 801715e:	e7c7      	b.n	80170f0 <__gethex+0xb4>
 8017160:	f04f 0b00 	mov.w	fp, #0
 8017164:	1ca9      	adds	r1, r5, #2
 8017166:	e7d0      	b.n	801710a <__gethex+0xce>
 8017168:	f04f 0b01 	mov.w	fp, #1
 801716c:	e7fa      	b.n	8017164 <__gethex+0x128>
 801716e:	230a      	movs	r3, #10
 8017170:	fb03 0002 	mla	r0, r3, r2, r0
 8017174:	e7d0      	b.n	8017118 <__gethex+0xdc>
 8017176:	4629      	mov	r1, r5
 8017178:	e7e0      	b.n	801713c <__gethex+0x100>
 801717a:	eba5 0308 	sub.w	r3, r5, r8
 801717e:	3b01      	subs	r3, #1
 8017180:	4621      	mov	r1, r4
 8017182:	2b07      	cmp	r3, #7
 8017184:	dc0a      	bgt.n	801719c <__gethex+0x160>
 8017186:	4648      	mov	r0, r9
 8017188:	f7fd fff0 	bl	801516c <_Balloc>
 801718c:	4604      	mov	r4, r0
 801718e:	b940      	cbnz	r0, 80171a2 <__gethex+0x166>
 8017190:	4b61      	ldr	r3, [pc, #388]	; (8017318 <__gethex+0x2dc>)
 8017192:	4602      	mov	r2, r0
 8017194:	21e4      	movs	r1, #228	; 0xe4
 8017196:	4861      	ldr	r0, [pc, #388]	; (801731c <__gethex+0x2e0>)
 8017198:	f7fb fda8 	bl	8012cec <__assert_func>
 801719c:	3101      	adds	r1, #1
 801719e:	105b      	asrs	r3, r3, #1
 80171a0:	e7ef      	b.n	8017182 <__gethex+0x146>
 80171a2:	f100 0a14 	add.w	sl, r0, #20
 80171a6:	2300      	movs	r3, #0
 80171a8:	495a      	ldr	r1, [pc, #360]	; (8017314 <__gethex+0x2d8>)
 80171aa:	f8cd a004 	str.w	sl, [sp, #4]
 80171ae:	469b      	mov	fp, r3
 80171b0:	45a8      	cmp	r8, r5
 80171b2:	d342      	bcc.n	801723a <__gethex+0x1fe>
 80171b4:	9801      	ldr	r0, [sp, #4]
 80171b6:	f840 bb04 	str.w	fp, [r0], #4
 80171ba:	eba0 000a 	sub.w	r0, r0, sl
 80171be:	1080      	asrs	r0, r0, #2
 80171c0:	6120      	str	r0, [r4, #16]
 80171c2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80171c6:	4658      	mov	r0, fp
 80171c8:	f7fe f8c2 	bl	8015350 <__hi0bits>
 80171cc:	683d      	ldr	r5, [r7, #0]
 80171ce:	eba8 0000 	sub.w	r0, r8, r0
 80171d2:	42a8      	cmp	r0, r5
 80171d4:	dd59      	ble.n	801728a <__gethex+0x24e>
 80171d6:	eba0 0805 	sub.w	r8, r0, r5
 80171da:	4641      	mov	r1, r8
 80171dc:	4620      	mov	r0, r4
 80171de:	f7fe fc51 	bl	8015a84 <__any_on>
 80171e2:	4683      	mov	fp, r0
 80171e4:	b1b8      	cbz	r0, 8017216 <__gethex+0x1da>
 80171e6:	f108 33ff 	add.w	r3, r8, #4294967295
 80171ea:	1159      	asrs	r1, r3, #5
 80171ec:	f003 021f 	and.w	r2, r3, #31
 80171f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80171f4:	f04f 0b01 	mov.w	fp, #1
 80171f8:	fa0b f202 	lsl.w	r2, fp, r2
 80171fc:	420a      	tst	r2, r1
 80171fe:	d00a      	beq.n	8017216 <__gethex+0x1da>
 8017200:	455b      	cmp	r3, fp
 8017202:	dd06      	ble.n	8017212 <__gethex+0x1d6>
 8017204:	f1a8 0102 	sub.w	r1, r8, #2
 8017208:	4620      	mov	r0, r4
 801720a:	f7fe fc3b 	bl	8015a84 <__any_on>
 801720e:	2800      	cmp	r0, #0
 8017210:	d138      	bne.n	8017284 <__gethex+0x248>
 8017212:	f04f 0b02 	mov.w	fp, #2
 8017216:	4641      	mov	r1, r8
 8017218:	4620      	mov	r0, r4
 801721a:	f7ff fea7 	bl	8016f6c <rshift>
 801721e:	4446      	add	r6, r8
 8017220:	68bb      	ldr	r3, [r7, #8]
 8017222:	42b3      	cmp	r3, r6
 8017224:	da41      	bge.n	80172aa <__gethex+0x26e>
 8017226:	4621      	mov	r1, r4
 8017228:	4648      	mov	r0, r9
 801722a:	f7fd ffdf 	bl	80151ec <_Bfree>
 801722e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017230:	2300      	movs	r3, #0
 8017232:	6013      	str	r3, [r2, #0]
 8017234:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8017238:	e78a      	b.n	8017150 <__gethex+0x114>
 801723a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801723e:	2a2e      	cmp	r2, #46	; 0x2e
 8017240:	d014      	beq.n	801726c <__gethex+0x230>
 8017242:	2b20      	cmp	r3, #32
 8017244:	d106      	bne.n	8017254 <__gethex+0x218>
 8017246:	9b01      	ldr	r3, [sp, #4]
 8017248:	f843 bb04 	str.w	fp, [r3], #4
 801724c:	f04f 0b00 	mov.w	fp, #0
 8017250:	9301      	str	r3, [sp, #4]
 8017252:	465b      	mov	r3, fp
 8017254:	7828      	ldrb	r0, [r5, #0]
 8017256:	9303      	str	r3, [sp, #12]
 8017258:	f7ff feda 	bl	8017010 <__hexdig_fun>
 801725c:	9b03      	ldr	r3, [sp, #12]
 801725e:	f000 000f 	and.w	r0, r0, #15
 8017262:	4098      	lsls	r0, r3
 8017264:	ea4b 0b00 	orr.w	fp, fp, r0
 8017268:	3304      	adds	r3, #4
 801726a:	e7a1      	b.n	80171b0 <__gethex+0x174>
 801726c:	45a8      	cmp	r8, r5
 801726e:	d8e8      	bhi.n	8017242 <__gethex+0x206>
 8017270:	2201      	movs	r2, #1
 8017272:	4628      	mov	r0, r5
 8017274:	9303      	str	r3, [sp, #12]
 8017276:	f7fc fecb 	bl	8014010 <strncmp>
 801727a:	4926      	ldr	r1, [pc, #152]	; (8017314 <__gethex+0x2d8>)
 801727c:	9b03      	ldr	r3, [sp, #12]
 801727e:	2800      	cmp	r0, #0
 8017280:	d1df      	bne.n	8017242 <__gethex+0x206>
 8017282:	e795      	b.n	80171b0 <__gethex+0x174>
 8017284:	f04f 0b03 	mov.w	fp, #3
 8017288:	e7c5      	b.n	8017216 <__gethex+0x1da>
 801728a:	da0b      	bge.n	80172a4 <__gethex+0x268>
 801728c:	eba5 0800 	sub.w	r8, r5, r0
 8017290:	4621      	mov	r1, r4
 8017292:	4642      	mov	r2, r8
 8017294:	4648      	mov	r0, r9
 8017296:	f7fe f9c3 	bl	8015620 <__lshift>
 801729a:	eba6 0608 	sub.w	r6, r6, r8
 801729e:	4604      	mov	r4, r0
 80172a0:	f100 0a14 	add.w	sl, r0, #20
 80172a4:	f04f 0b00 	mov.w	fp, #0
 80172a8:	e7ba      	b.n	8017220 <__gethex+0x1e4>
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	42b3      	cmp	r3, r6
 80172ae:	dd73      	ble.n	8017398 <__gethex+0x35c>
 80172b0:	1b9e      	subs	r6, r3, r6
 80172b2:	42b5      	cmp	r5, r6
 80172b4:	dc34      	bgt.n	8017320 <__gethex+0x2e4>
 80172b6:	68fb      	ldr	r3, [r7, #12]
 80172b8:	2b02      	cmp	r3, #2
 80172ba:	d023      	beq.n	8017304 <__gethex+0x2c8>
 80172bc:	2b03      	cmp	r3, #3
 80172be:	d025      	beq.n	801730c <__gethex+0x2d0>
 80172c0:	2b01      	cmp	r3, #1
 80172c2:	d115      	bne.n	80172f0 <__gethex+0x2b4>
 80172c4:	42b5      	cmp	r5, r6
 80172c6:	d113      	bne.n	80172f0 <__gethex+0x2b4>
 80172c8:	2d01      	cmp	r5, #1
 80172ca:	d10b      	bne.n	80172e4 <__gethex+0x2a8>
 80172cc:	9a02      	ldr	r2, [sp, #8]
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	6013      	str	r3, [r2, #0]
 80172d2:	2301      	movs	r3, #1
 80172d4:	6123      	str	r3, [r4, #16]
 80172d6:	f8ca 3000 	str.w	r3, [sl]
 80172da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80172dc:	f04f 0862 	mov.w	r8, #98	; 0x62
 80172e0:	601c      	str	r4, [r3, #0]
 80172e2:	e735      	b.n	8017150 <__gethex+0x114>
 80172e4:	1e69      	subs	r1, r5, #1
 80172e6:	4620      	mov	r0, r4
 80172e8:	f7fe fbcc 	bl	8015a84 <__any_on>
 80172ec:	2800      	cmp	r0, #0
 80172ee:	d1ed      	bne.n	80172cc <__gethex+0x290>
 80172f0:	4621      	mov	r1, r4
 80172f2:	4648      	mov	r0, r9
 80172f4:	f7fd ff7a 	bl	80151ec <_Bfree>
 80172f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80172fa:	2300      	movs	r3, #0
 80172fc:	6013      	str	r3, [r2, #0]
 80172fe:	f04f 0850 	mov.w	r8, #80	; 0x50
 8017302:	e725      	b.n	8017150 <__gethex+0x114>
 8017304:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017306:	2b00      	cmp	r3, #0
 8017308:	d1f2      	bne.n	80172f0 <__gethex+0x2b4>
 801730a:	e7df      	b.n	80172cc <__gethex+0x290>
 801730c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801730e:	2b00      	cmp	r3, #0
 8017310:	d1dc      	bne.n	80172cc <__gethex+0x290>
 8017312:	e7ed      	b.n	80172f0 <__gethex+0x2b4>
 8017314:	0801968c 	.word	0x0801968c
 8017318:	08019523 	.word	0x08019523
 801731c:	080196f9 	.word	0x080196f9
 8017320:	f106 38ff 	add.w	r8, r6, #4294967295
 8017324:	f1bb 0f00 	cmp.w	fp, #0
 8017328:	d133      	bne.n	8017392 <__gethex+0x356>
 801732a:	f1b8 0f00 	cmp.w	r8, #0
 801732e:	d004      	beq.n	801733a <__gethex+0x2fe>
 8017330:	4641      	mov	r1, r8
 8017332:	4620      	mov	r0, r4
 8017334:	f7fe fba6 	bl	8015a84 <__any_on>
 8017338:	4683      	mov	fp, r0
 801733a:	ea4f 1268 	mov.w	r2, r8, asr #5
 801733e:	2301      	movs	r3, #1
 8017340:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017344:	f008 081f 	and.w	r8, r8, #31
 8017348:	fa03 f308 	lsl.w	r3, r3, r8
 801734c:	4213      	tst	r3, r2
 801734e:	4631      	mov	r1, r6
 8017350:	4620      	mov	r0, r4
 8017352:	bf18      	it	ne
 8017354:	f04b 0b02 	orrne.w	fp, fp, #2
 8017358:	1bad      	subs	r5, r5, r6
 801735a:	f7ff fe07 	bl	8016f6c <rshift>
 801735e:	687e      	ldr	r6, [r7, #4]
 8017360:	f04f 0802 	mov.w	r8, #2
 8017364:	f1bb 0f00 	cmp.w	fp, #0
 8017368:	d04a      	beq.n	8017400 <__gethex+0x3c4>
 801736a:	68fb      	ldr	r3, [r7, #12]
 801736c:	2b02      	cmp	r3, #2
 801736e:	d016      	beq.n	801739e <__gethex+0x362>
 8017370:	2b03      	cmp	r3, #3
 8017372:	d018      	beq.n	80173a6 <__gethex+0x36a>
 8017374:	2b01      	cmp	r3, #1
 8017376:	d109      	bne.n	801738c <__gethex+0x350>
 8017378:	f01b 0f02 	tst.w	fp, #2
 801737c:	d006      	beq.n	801738c <__gethex+0x350>
 801737e:	f8da 3000 	ldr.w	r3, [sl]
 8017382:	ea4b 0b03 	orr.w	fp, fp, r3
 8017386:	f01b 0f01 	tst.w	fp, #1
 801738a:	d10f      	bne.n	80173ac <__gethex+0x370>
 801738c:	f048 0810 	orr.w	r8, r8, #16
 8017390:	e036      	b.n	8017400 <__gethex+0x3c4>
 8017392:	f04f 0b01 	mov.w	fp, #1
 8017396:	e7d0      	b.n	801733a <__gethex+0x2fe>
 8017398:	f04f 0801 	mov.w	r8, #1
 801739c:	e7e2      	b.n	8017364 <__gethex+0x328>
 801739e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173a0:	f1c3 0301 	rsb	r3, r3, #1
 80173a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80173a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d0ef      	beq.n	801738c <__gethex+0x350>
 80173ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80173b0:	f104 0214 	add.w	r2, r4, #20
 80173b4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80173b8:	9301      	str	r3, [sp, #4]
 80173ba:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80173be:	2300      	movs	r3, #0
 80173c0:	4694      	mov	ip, r2
 80173c2:	f852 1b04 	ldr.w	r1, [r2], #4
 80173c6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80173ca:	d01e      	beq.n	801740a <__gethex+0x3ce>
 80173cc:	3101      	adds	r1, #1
 80173ce:	f8cc 1000 	str.w	r1, [ip]
 80173d2:	f1b8 0f02 	cmp.w	r8, #2
 80173d6:	f104 0214 	add.w	r2, r4, #20
 80173da:	d13d      	bne.n	8017458 <__gethex+0x41c>
 80173dc:	683b      	ldr	r3, [r7, #0]
 80173de:	3b01      	subs	r3, #1
 80173e0:	42ab      	cmp	r3, r5
 80173e2:	d10b      	bne.n	80173fc <__gethex+0x3c0>
 80173e4:	1169      	asrs	r1, r5, #5
 80173e6:	2301      	movs	r3, #1
 80173e8:	f005 051f 	and.w	r5, r5, #31
 80173ec:	fa03 f505 	lsl.w	r5, r3, r5
 80173f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80173f4:	421d      	tst	r5, r3
 80173f6:	bf18      	it	ne
 80173f8:	f04f 0801 	movne.w	r8, #1
 80173fc:	f048 0820 	orr.w	r8, r8, #32
 8017400:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017402:	601c      	str	r4, [r3, #0]
 8017404:	9b02      	ldr	r3, [sp, #8]
 8017406:	601e      	str	r6, [r3, #0]
 8017408:	e6a2      	b.n	8017150 <__gethex+0x114>
 801740a:	4290      	cmp	r0, r2
 801740c:	f842 3c04 	str.w	r3, [r2, #-4]
 8017410:	d8d6      	bhi.n	80173c0 <__gethex+0x384>
 8017412:	68a2      	ldr	r2, [r4, #8]
 8017414:	4593      	cmp	fp, r2
 8017416:	db17      	blt.n	8017448 <__gethex+0x40c>
 8017418:	6861      	ldr	r1, [r4, #4]
 801741a:	4648      	mov	r0, r9
 801741c:	3101      	adds	r1, #1
 801741e:	f7fd fea5 	bl	801516c <_Balloc>
 8017422:	4682      	mov	sl, r0
 8017424:	b918      	cbnz	r0, 801742e <__gethex+0x3f2>
 8017426:	4b1b      	ldr	r3, [pc, #108]	; (8017494 <__gethex+0x458>)
 8017428:	4602      	mov	r2, r0
 801742a:	2184      	movs	r1, #132	; 0x84
 801742c:	e6b3      	b.n	8017196 <__gethex+0x15a>
 801742e:	6922      	ldr	r2, [r4, #16]
 8017430:	3202      	adds	r2, #2
 8017432:	f104 010c 	add.w	r1, r4, #12
 8017436:	0092      	lsls	r2, r2, #2
 8017438:	300c      	adds	r0, #12
 801743a:	f7fc ff00 	bl	801423e <memcpy>
 801743e:	4621      	mov	r1, r4
 8017440:	4648      	mov	r0, r9
 8017442:	f7fd fed3 	bl	80151ec <_Bfree>
 8017446:	4654      	mov	r4, sl
 8017448:	6922      	ldr	r2, [r4, #16]
 801744a:	1c51      	adds	r1, r2, #1
 801744c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017450:	6121      	str	r1, [r4, #16]
 8017452:	2101      	movs	r1, #1
 8017454:	6151      	str	r1, [r2, #20]
 8017456:	e7bc      	b.n	80173d2 <__gethex+0x396>
 8017458:	6921      	ldr	r1, [r4, #16]
 801745a:	4559      	cmp	r1, fp
 801745c:	dd0b      	ble.n	8017476 <__gethex+0x43a>
 801745e:	2101      	movs	r1, #1
 8017460:	4620      	mov	r0, r4
 8017462:	f7ff fd83 	bl	8016f6c <rshift>
 8017466:	68bb      	ldr	r3, [r7, #8]
 8017468:	3601      	adds	r6, #1
 801746a:	42b3      	cmp	r3, r6
 801746c:	f6ff aedb 	blt.w	8017226 <__gethex+0x1ea>
 8017470:	f04f 0801 	mov.w	r8, #1
 8017474:	e7c2      	b.n	80173fc <__gethex+0x3c0>
 8017476:	f015 051f 	ands.w	r5, r5, #31
 801747a:	d0f9      	beq.n	8017470 <__gethex+0x434>
 801747c:	9b01      	ldr	r3, [sp, #4]
 801747e:	441a      	add	r2, r3
 8017480:	f1c5 0520 	rsb	r5, r5, #32
 8017484:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8017488:	f7fd ff62 	bl	8015350 <__hi0bits>
 801748c:	42a8      	cmp	r0, r5
 801748e:	dbe6      	blt.n	801745e <__gethex+0x422>
 8017490:	e7ee      	b.n	8017470 <__gethex+0x434>
 8017492:	bf00      	nop
 8017494:	08019523 	.word	0x08019523

08017498 <L_shift>:
 8017498:	f1c2 0208 	rsb	r2, r2, #8
 801749c:	0092      	lsls	r2, r2, #2
 801749e:	b570      	push	{r4, r5, r6, lr}
 80174a0:	f1c2 0620 	rsb	r6, r2, #32
 80174a4:	6843      	ldr	r3, [r0, #4]
 80174a6:	6804      	ldr	r4, [r0, #0]
 80174a8:	fa03 f506 	lsl.w	r5, r3, r6
 80174ac:	432c      	orrs	r4, r5
 80174ae:	40d3      	lsrs	r3, r2
 80174b0:	6004      	str	r4, [r0, #0]
 80174b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80174b6:	4288      	cmp	r0, r1
 80174b8:	d3f4      	bcc.n	80174a4 <L_shift+0xc>
 80174ba:	bd70      	pop	{r4, r5, r6, pc}

080174bc <__match>:
 80174bc:	b530      	push	{r4, r5, lr}
 80174be:	6803      	ldr	r3, [r0, #0]
 80174c0:	3301      	adds	r3, #1
 80174c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80174c6:	b914      	cbnz	r4, 80174ce <__match+0x12>
 80174c8:	6003      	str	r3, [r0, #0]
 80174ca:	2001      	movs	r0, #1
 80174cc:	bd30      	pop	{r4, r5, pc}
 80174ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80174d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80174d6:	2d19      	cmp	r5, #25
 80174d8:	bf98      	it	ls
 80174da:	3220      	addls	r2, #32
 80174dc:	42a2      	cmp	r2, r4
 80174de:	d0f0      	beq.n	80174c2 <__match+0x6>
 80174e0:	2000      	movs	r0, #0
 80174e2:	e7f3      	b.n	80174cc <__match+0x10>

080174e4 <__hexnan>:
 80174e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174e8:	680b      	ldr	r3, [r1, #0]
 80174ea:	6801      	ldr	r1, [r0, #0]
 80174ec:	115e      	asrs	r6, r3, #5
 80174ee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80174f2:	f013 031f 	ands.w	r3, r3, #31
 80174f6:	b087      	sub	sp, #28
 80174f8:	bf18      	it	ne
 80174fa:	3604      	addne	r6, #4
 80174fc:	2500      	movs	r5, #0
 80174fe:	1f37      	subs	r7, r6, #4
 8017500:	4682      	mov	sl, r0
 8017502:	4690      	mov	r8, r2
 8017504:	9301      	str	r3, [sp, #4]
 8017506:	f846 5c04 	str.w	r5, [r6, #-4]
 801750a:	46b9      	mov	r9, r7
 801750c:	463c      	mov	r4, r7
 801750e:	9502      	str	r5, [sp, #8]
 8017510:	46ab      	mov	fp, r5
 8017512:	784a      	ldrb	r2, [r1, #1]
 8017514:	1c4b      	adds	r3, r1, #1
 8017516:	9303      	str	r3, [sp, #12]
 8017518:	b342      	cbz	r2, 801756c <__hexnan+0x88>
 801751a:	4610      	mov	r0, r2
 801751c:	9105      	str	r1, [sp, #20]
 801751e:	9204      	str	r2, [sp, #16]
 8017520:	f7ff fd76 	bl	8017010 <__hexdig_fun>
 8017524:	2800      	cmp	r0, #0
 8017526:	d14f      	bne.n	80175c8 <__hexnan+0xe4>
 8017528:	9a04      	ldr	r2, [sp, #16]
 801752a:	9905      	ldr	r1, [sp, #20]
 801752c:	2a20      	cmp	r2, #32
 801752e:	d818      	bhi.n	8017562 <__hexnan+0x7e>
 8017530:	9b02      	ldr	r3, [sp, #8]
 8017532:	459b      	cmp	fp, r3
 8017534:	dd13      	ble.n	801755e <__hexnan+0x7a>
 8017536:	454c      	cmp	r4, r9
 8017538:	d206      	bcs.n	8017548 <__hexnan+0x64>
 801753a:	2d07      	cmp	r5, #7
 801753c:	dc04      	bgt.n	8017548 <__hexnan+0x64>
 801753e:	462a      	mov	r2, r5
 8017540:	4649      	mov	r1, r9
 8017542:	4620      	mov	r0, r4
 8017544:	f7ff ffa8 	bl	8017498 <L_shift>
 8017548:	4544      	cmp	r4, r8
 801754a:	d950      	bls.n	80175ee <__hexnan+0x10a>
 801754c:	2300      	movs	r3, #0
 801754e:	f1a4 0904 	sub.w	r9, r4, #4
 8017552:	f844 3c04 	str.w	r3, [r4, #-4]
 8017556:	f8cd b008 	str.w	fp, [sp, #8]
 801755a:	464c      	mov	r4, r9
 801755c:	461d      	mov	r5, r3
 801755e:	9903      	ldr	r1, [sp, #12]
 8017560:	e7d7      	b.n	8017512 <__hexnan+0x2e>
 8017562:	2a29      	cmp	r2, #41	; 0x29
 8017564:	d155      	bne.n	8017612 <__hexnan+0x12e>
 8017566:	3102      	adds	r1, #2
 8017568:	f8ca 1000 	str.w	r1, [sl]
 801756c:	f1bb 0f00 	cmp.w	fp, #0
 8017570:	d04f      	beq.n	8017612 <__hexnan+0x12e>
 8017572:	454c      	cmp	r4, r9
 8017574:	d206      	bcs.n	8017584 <__hexnan+0xa0>
 8017576:	2d07      	cmp	r5, #7
 8017578:	dc04      	bgt.n	8017584 <__hexnan+0xa0>
 801757a:	462a      	mov	r2, r5
 801757c:	4649      	mov	r1, r9
 801757e:	4620      	mov	r0, r4
 8017580:	f7ff ff8a 	bl	8017498 <L_shift>
 8017584:	4544      	cmp	r4, r8
 8017586:	d934      	bls.n	80175f2 <__hexnan+0x10e>
 8017588:	f1a8 0204 	sub.w	r2, r8, #4
 801758c:	4623      	mov	r3, r4
 801758e:	f853 1b04 	ldr.w	r1, [r3], #4
 8017592:	f842 1f04 	str.w	r1, [r2, #4]!
 8017596:	429f      	cmp	r7, r3
 8017598:	d2f9      	bcs.n	801758e <__hexnan+0xaa>
 801759a:	1b3b      	subs	r3, r7, r4
 801759c:	f023 0303 	bic.w	r3, r3, #3
 80175a0:	3304      	adds	r3, #4
 80175a2:	3e03      	subs	r6, #3
 80175a4:	3401      	adds	r4, #1
 80175a6:	42a6      	cmp	r6, r4
 80175a8:	bf38      	it	cc
 80175aa:	2304      	movcc	r3, #4
 80175ac:	4443      	add	r3, r8
 80175ae:	2200      	movs	r2, #0
 80175b0:	f843 2b04 	str.w	r2, [r3], #4
 80175b4:	429f      	cmp	r7, r3
 80175b6:	d2fb      	bcs.n	80175b0 <__hexnan+0xcc>
 80175b8:	683b      	ldr	r3, [r7, #0]
 80175ba:	b91b      	cbnz	r3, 80175c4 <__hexnan+0xe0>
 80175bc:	4547      	cmp	r7, r8
 80175be:	d126      	bne.n	801760e <__hexnan+0x12a>
 80175c0:	2301      	movs	r3, #1
 80175c2:	603b      	str	r3, [r7, #0]
 80175c4:	2005      	movs	r0, #5
 80175c6:	e025      	b.n	8017614 <__hexnan+0x130>
 80175c8:	3501      	adds	r5, #1
 80175ca:	2d08      	cmp	r5, #8
 80175cc:	f10b 0b01 	add.w	fp, fp, #1
 80175d0:	dd06      	ble.n	80175e0 <__hexnan+0xfc>
 80175d2:	4544      	cmp	r4, r8
 80175d4:	d9c3      	bls.n	801755e <__hexnan+0x7a>
 80175d6:	2300      	movs	r3, #0
 80175d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80175dc:	2501      	movs	r5, #1
 80175de:	3c04      	subs	r4, #4
 80175e0:	6822      	ldr	r2, [r4, #0]
 80175e2:	f000 000f 	and.w	r0, r0, #15
 80175e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80175ea:	6020      	str	r0, [r4, #0]
 80175ec:	e7b7      	b.n	801755e <__hexnan+0x7a>
 80175ee:	2508      	movs	r5, #8
 80175f0:	e7b5      	b.n	801755e <__hexnan+0x7a>
 80175f2:	9b01      	ldr	r3, [sp, #4]
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d0df      	beq.n	80175b8 <__hexnan+0xd4>
 80175f8:	f1c3 0320 	rsb	r3, r3, #32
 80175fc:	f04f 32ff 	mov.w	r2, #4294967295
 8017600:	40da      	lsrs	r2, r3
 8017602:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017606:	4013      	ands	r3, r2
 8017608:	f846 3c04 	str.w	r3, [r6, #-4]
 801760c:	e7d4      	b.n	80175b8 <__hexnan+0xd4>
 801760e:	3f04      	subs	r7, #4
 8017610:	e7d2      	b.n	80175b8 <__hexnan+0xd4>
 8017612:	2004      	movs	r0, #4
 8017614:	b007      	add	sp, #28
 8017616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801761a <__ascii_mbtowc>:
 801761a:	b082      	sub	sp, #8
 801761c:	b901      	cbnz	r1, 8017620 <__ascii_mbtowc+0x6>
 801761e:	a901      	add	r1, sp, #4
 8017620:	b142      	cbz	r2, 8017634 <__ascii_mbtowc+0x1a>
 8017622:	b14b      	cbz	r3, 8017638 <__ascii_mbtowc+0x1e>
 8017624:	7813      	ldrb	r3, [r2, #0]
 8017626:	600b      	str	r3, [r1, #0]
 8017628:	7812      	ldrb	r2, [r2, #0]
 801762a:	1e10      	subs	r0, r2, #0
 801762c:	bf18      	it	ne
 801762e:	2001      	movne	r0, #1
 8017630:	b002      	add	sp, #8
 8017632:	4770      	bx	lr
 8017634:	4610      	mov	r0, r2
 8017636:	e7fb      	b.n	8017630 <__ascii_mbtowc+0x16>
 8017638:	f06f 0001 	mvn.w	r0, #1
 801763c:	e7f8      	b.n	8017630 <__ascii_mbtowc+0x16>

0801763e <_realloc_r>:
 801763e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017642:	4680      	mov	r8, r0
 8017644:	4614      	mov	r4, r2
 8017646:	460e      	mov	r6, r1
 8017648:	b921      	cbnz	r1, 8017654 <_realloc_r+0x16>
 801764a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801764e:	4611      	mov	r1, r2
 8017650:	f7fd bd00 	b.w	8015054 <_malloc_r>
 8017654:	b92a      	cbnz	r2, 8017662 <_realloc_r+0x24>
 8017656:	f7fd fc89 	bl	8014f6c <_free_r>
 801765a:	4625      	mov	r5, r4
 801765c:	4628      	mov	r0, r5
 801765e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017662:	f000 f828 	bl	80176b6 <_malloc_usable_size_r>
 8017666:	4284      	cmp	r4, r0
 8017668:	4607      	mov	r7, r0
 801766a:	d802      	bhi.n	8017672 <_realloc_r+0x34>
 801766c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017670:	d812      	bhi.n	8017698 <_realloc_r+0x5a>
 8017672:	4621      	mov	r1, r4
 8017674:	4640      	mov	r0, r8
 8017676:	f7fd fced 	bl	8015054 <_malloc_r>
 801767a:	4605      	mov	r5, r0
 801767c:	2800      	cmp	r0, #0
 801767e:	d0ed      	beq.n	801765c <_realloc_r+0x1e>
 8017680:	42bc      	cmp	r4, r7
 8017682:	4622      	mov	r2, r4
 8017684:	4631      	mov	r1, r6
 8017686:	bf28      	it	cs
 8017688:	463a      	movcs	r2, r7
 801768a:	f7fc fdd8 	bl	801423e <memcpy>
 801768e:	4631      	mov	r1, r6
 8017690:	4640      	mov	r0, r8
 8017692:	f7fd fc6b 	bl	8014f6c <_free_r>
 8017696:	e7e1      	b.n	801765c <_realloc_r+0x1e>
 8017698:	4635      	mov	r5, r6
 801769a:	e7df      	b.n	801765c <_realloc_r+0x1e>

0801769c <__ascii_wctomb>:
 801769c:	b149      	cbz	r1, 80176b2 <__ascii_wctomb+0x16>
 801769e:	2aff      	cmp	r2, #255	; 0xff
 80176a0:	bf85      	ittet	hi
 80176a2:	238a      	movhi	r3, #138	; 0x8a
 80176a4:	6003      	strhi	r3, [r0, #0]
 80176a6:	700a      	strbls	r2, [r1, #0]
 80176a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80176ac:	bf98      	it	ls
 80176ae:	2001      	movls	r0, #1
 80176b0:	4770      	bx	lr
 80176b2:	4608      	mov	r0, r1
 80176b4:	4770      	bx	lr

080176b6 <_malloc_usable_size_r>:
 80176b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80176ba:	1f18      	subs	r0, r3, #4
 80176bc:	2b00      	cmp	r3, #0
 80176be:	bfbc      	itt	lt
 80176c0:	580b      	ldrlt	r3, [r1, r0]
 80176c2:	18c0      	addlt	r0, r0, r3
 80176c4:	4770      	bx	lr
	...

080176c8 <_init>:
 80176c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176ca:	bf00      	nop
 80176cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176ce:	bc08      	pop	{r3}
 80176d0:	469e      	mov	lr, r3
 80176d2:	4770      	bx	lr

080176d4 <_fini>:
 80176d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176d6:	bf00      	nop
 80176d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176da:	bc08      	pop	{r3}
 80176dc:	469e      	mov	lr, r3
 80176de:	4770      	bx	lr
