AArch64 IDC1.icc3
CacheType=IDC
Stable=X9
{ 0:X0=NOP;         0:X1=P3:MOD; 1:X1=P3:MOD; 2:X1=P3:MOD;
  0:X2=1; 1:X2=0;   0:X3=z; 1:X3=z;
  1:X4=1; 2:X4=0;   1:X5=x; 2:X5=x; }
    P0           | P1          | P2          | P3             ;
    STR W0,[X1]  | LDR W2,[X3] | LDR W4,[X5] |      B END     ;
    DC CVAU,X1   | DSB ISH     | DSB ISH     | MOD: B L00     ;
    DSB ISH      | ISB         | ISB         |      MOV W9,#1 ;
    IC IVAU,X1   | BLR X1      | BLR X1      |      RET       ;
    DSB ISH      | DSB SY      |             | L00: MOV W9,#0 ;
    STR W2,[X3]  | STR W4,[X5] |             |      RET       ;
                 |             |             | END:           ;
exists 1:X2=1 /\ 1:X9=1 /\ 2:X4=1 /\ 2:X9=0
