// Seed: 3166711154
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13
);
  logic id_14;
endmodule
module module_1;
  assign id_4 = id_9;
  always @(posedge (1'b0 & id_11) or posedge 1) id_7 <= id_12;
endmodule
