=====
SETUP
27.977
16.273
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.731
5.776
uvga/currentScrolledRow_1_s
5.776
6.339
uvga/n504_s1
7.149
8.181
uvga/n504_s0
8.985
9.807
uvga/ucharBuffer/sp_inst_1
16.273
=====
SETUP
29.019
14.875
43.893
ukbd/ukbdrom/prom_inst_0
2.627
6.087
ukbd/n109_s6
6.890
7.951
ukbd/n109_s3
8.378
9.477
ukbd/n176_s4
11.102
12.201
ukbd/nextKbdData_2_s3
13.015
13.837
ukbd/nextKbdData_2_s0
13.843
14.875
ukbd/kbdData_2_s0
14.875
=====
SETUP
29.229
14.665
43.893
ukbd/ukbdrom/prom_inst_0
2.627
6.087
ukbd/n109_s6
6.890
7.951
ukbd/n109_s3
8.378
9.477
ukbd/n176_s4
11.102
12.201
ukbd/nextKbdData_0_s2
13.015
13.837
ukbd/nextKbdData_0_s0
13.843
14.665
ukbd/kbdData_0_s0
14.665
=====
SETUP
29.682
14.568
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_4_s0
14.568
=====
SETUP
29.771
14.479
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.731
5.776
uvga/currentScrolledRow_1_s
5.776
6.339
uvga/n504_s1
7.149
8.181
uvga/n504_s0
8.985
9.807
uvga/ucharBuffer/sp_inst_0
14.479
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_0_s0
14.245
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_1_s0
14.245
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_2_s0
14.245
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_3_s0
14.245
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_5_s0
14.245
=====
SETUP
30.005
14.245
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_6_s0
14.245
=====
SETUP
30.080
13.813
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n758_s4
6.575
7.607
uvga/n758_s2
7.613
8.645
uvga/n758_s1
10.098
11.197
uvga/n758_s0
11.203
12.025
uvga/pixel_s0
13.813
=====
SETUP
30.097
14.153
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.237
uuart0/rxDataReg_7_s4
12.276
13.078
uuart0/rxDataReg_7_s0
14.153
=====
SETUP
30.211
13.683
43.893
ukbd/ukbdrom/prom_inst_0
2.627
6.087
ukbd/n109_s6
6.890
7.951
ukbd/n109_s3
8.378
9.477
ukbd/n176_s4
11.102
12.163
ukbd/n174_s1
12.584
13.683
ukbd/kbdData_5_s0
13.683
=====
SETUP
30.488
13.406
43.893
ukbd/ukbdrom/prom_inst_0
2.627
6.087
ukbd/n109_s6
6.890
7.951
ukbd/n109_s3
8.378
9.477
ukbd/n176_s4
11.102
12.163
ukbd/n176_s1
12.584
13.406
ukbd/kbdData_3_s0
13.406
=====
SETUP
30.805
13.445
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_2_s1
13.445
=====
SETUP
30.805
13.445
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_3_s1
13.445
=====
SETUP
30.879
13.371
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_1_s1
13.371
=====
SETUP
30.879
13.371
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_9_s1
13.371
=====
SETUP
30.879
13.371
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_12_s1
13.371
=====
SETUP
31.212
13.038
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_4_s1
13.038
=====
SETUP
31.212
13.038
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_13_s1
13.038
=====
SETUP
31.212
13.038
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_14_s1
13.038
=====
SETUP
31.212
13.038
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_8_s1
13.038
=====
SETUP
31.212
13.038
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
4.937
uuart0/n223_s4
5.757
6.579
uuart0/n219_s3
7.430
8.529
uuart0/n154_s3
9.035
9.857
uuart0/rxClockDividerReg_10_s4
11.205
12.231
uuart0/rxClockDividerReg_10_s1
13.038
=====
HOLD
0.558
3.141
2.582
uvga/charHeightCounter_3_s0
2.567
2.901
uvga/charROMRdEn_s0
3.141
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/userResetn_s1
2.567
2.901
uvga/uheartbeat/n23_s1
2.903
3.275
uvga/uheartbeat/userResetn_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_3_s1
2.567
2.901
uuart0/n227_s2
2.903
3.275
uuart0/rxClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_6_s1
2.567
2.901
uuart0/n224_s2
2.903
3.275
uuart0/rxClockDividerReg_6_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_4_s1
2.567
2.901
uuart0/n450_s1
2.903
3.275
uuart0/txClockDividerReg_4_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_6_s1
2.567
2.901
uuart0/n448_s1
2.903
3.275
uuart0/txClockDividerReg_6_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_12_s1
2.567
2.901
uuart0/n442_s1
2.903
3.275
uuart0/txClockDividerReg_12_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_2_s1
2.567
2.901
ukbd/ps2kbd/n50_s1
2.903
3.275
ukbd/ps2kbd/data_count_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_3_s1
2.567
2.901
ukbd/ps2kbd/n49_s1
2.903
3.275
ukbd/ps2kbd/data_count_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/cnt_3_s1
2.567
2.901
ukbd/kbdfifo/cnt_c_3_s13
2.903
3.275
ukbd/kbdfifo/cnt_3_s1
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.904
3.276
uvga/uhvsync/counterX_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_2_s0
2.567
2.901
uvga/ucharbufinit/n99_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_2_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_4_s0
2.567
2.901
uvga/ucharbufinit/n97_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_4_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/scrollRow_3_s1
2.567
2.901
uvga/n378_s4
2.904
3.276
uvga/scrollRow_3_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/currentScanCharRow_2_s0
2.567
2.901
uvga/nextCurrentScanCharRow_2_s0
2.904
3.276
uvga/currentScanCharRow_2_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_1_s1
2.567
2.901
uuart0/n229_s2
2.904
3.276
uuart0/rxClockDividerReg_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_13_s1
2.567
2.901
uuart0/n217_s2
2.904
3.276
uuart0/rxClockDividerReg_13_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_14_s1
2.567
2.901
uuart0/n216_s2
2.904
3.276
uuart0/rxClockDividerReg_14_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_2_s1
2.567
2.901
uuart0/n452_s3
2.904
3.276
uuart0/txClockDividerReg_2_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_3_s1
2.567
2.901
uuart0/n451_s1
2.904
3.276
uuart0/txClockDividerReg_3_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_8_s1
2.567
2.901
uuart0/n446_s2
2.904
3.276
uuart0/txClockDividerReg_8_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_10_s1
2.567
2.901
uuart0/n444_s2
2.904
3.276
uuart0/txClockDividerReg_10_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxBitCount_1_s0
2.567
2.901
uuart0/n179_s4
2.904
3.276
uuart0/rxBitCount_1_s0
3.276
