{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617735624732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617735624736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 20:00:24 2021 " "Processing started: Tue Apr 06 20:00:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617735624736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735624736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvDemo -c riscvDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvDemo -c riscvDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735624736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617735625176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617735625176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pccu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCCU " "Found entity 1: PCCU" {  } { { "PCCU.sv" "" { Text "D:/Code_Projects/riscv/PCCU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617735631755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735631755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617735631758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735631758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.sv 1 1 " "Found 1 design units, including 1 entities, in source file im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.sv" "" { Text "D:/Code_Projects/riscv/IM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617735631759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735631759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WBDat ALU.sv(111) " "Verilog HDL Implicit Net warning at ALU.sv(111): created implicit net for \"WBDat\"" {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617735631764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "add_carry_In ALU.sv(28) " "Verilog HDL error at ALU.sv(28): object \"add_carry_In\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_ADD ALU.sv(80) " "Verilog HDL error at ALU.sv(80): object \"ALU_ADD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(80) " "Verilog HDL error at ALU.sv(80): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "add_result ALU.sv(80) " "Verilog HDL error at ALU.sv(80): object \"add_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_SUB ALU.sv(81) " "Verilog HDL error at ALU.sv(81): object \"ALU_SUB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(81) " "Verilog HDL error at ALU.sv(81): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sub_result ALU.sv(81) " "Verilog HDL error at ALU.sv(81): object \"sub_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_AND ALU.sv(82) " "Verilog HDL error at ALU.sv(82): object \"ALU_AND\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(82) " "Verilog HDL error at ALU.sv(82): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "and_result ALU.sv(82) " "Verilog HDL error at ALU.sv(82): object \"and_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_OR ALU.sv(83) " "Verilog HDL error at ALU.sv(83): object \"ALU_OR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(83) " "Verilog HDL error at ALU.sv(83): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "or_result ALU.sv(83) " "Verilog HDL error at ALU.sv(83): object \"or_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_XOR ALU.sv(84) " "Verilog HDL error at ALU.sv(84): object \"ALU_XOR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(84) " "Verilog HDL error at ALU.sv(84): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xor_result ALU.sv(84) " "Verilog HDL error at ALU.sv(84): object \"xor_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALU_DIV ALU.sv(85) " "Verilog HDL error at ALU.sv(85): object \"ALU_DIV\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_result_d ALU.sv(85) " "Verilog HDL error at ALU.sv(85): object \"alu_result_d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "div_result ALU.sv(85) " "Verilog HDL error at ALU.sv(85): object \"div_result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "D:/Code_Projects/riscv/ALU.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1617735631765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617735631801 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 06 20:00:31 2021 " "Processing ended: Tue Apr 06 20:00:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617735631801 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617735631801 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617735631801 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617735631801 ""}
