[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS124S08IPBSR production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017\nADS124S0x Low-Power, Low-Noise, Highly Integrated, 6-and12-Channel,\n4-kSPS, 24-Bit, Delta-Sigma ADCwithPGAandVoltage Reference\n11Features\n1•Low Power Consumption: AsLow as280µA\n•Low-Noise PGA: 19nVRMSatGain =128\n•Programmable Gain: 1to128\n•Programmable Data Rates: 2.5SPS to4kSPS\n•Simultaneous 50-Hz and60-Hz Rejection at\n≤20SPS with Low-Latency Digital Filter\n•Analog Multiplexer with 12(ADS124S08) or6\n(ADS124S06) Independently Selectable Inputs\n•Dual-Matched Programmable Current Sources for\nSensor Excitation: 10µAto2000 µA\n•Internal Reference: 2.5V,10ppm/ °C(max) Drift\n•Internal Oscillator: 4.096 MHz, 1.5% Accuracy\n•Internal Temperature Sensor\n•Extended Fault Detection Circuits\n•Self Offset andSystem Calibration\n•Four General-Purpose I/Os\n•SPI-Compatible Interface with Optional CRC\n•Analog Supply: Unipolar (2.7 Vto5.25 V)or\nBipolar (±2.5V)\n•Digital Supply: 2.7Vto3.6V\n•Operating Temperature: –50°Cto+125 °C\n2Applications\n•Sensor Transducers andTransmitters:\nTemperature, Pressure, Strain, Flow\n•PLC andDCS Analog Input Modules\n•Temperature Controllers\n•Climate Chambers, Industrial Ovens3Description\nThe ADS124S06 and ADS124S08 areprecision, 24-\nbit, delta-sigma (ΔΣ),analog-to-digital converters\n(ADCs) that offer lowpower consumption and many\nintegrated features toreduce system cost and\ncomponent count inapplications measuring small-\nsignal sensors.\nThese ADCs feature configurable digital filters that\noffer low-latency conversion results and 50-Hz or\n60-Hz rejection fornoisy industrial environments. A\nlow-noise, programmable gain amplifier (PGA)\nprovides gains ranging from 1to128 toamplify low-\nlevel signals forresistive bridge orthermocouple\napplications. Additionally, these devices integrate a\nlow-drift, 2.5-V reference that reduces printed circuit\nboard (PCB) area. Finally, two programmable\nexcitation current sources (IDACs) allow foreasy and\naccurate RTD biasing.\nAn input multiplexer supports 12inputs forthe\nADS124S08 and sixinputs fortheADS124S06 that\ncanbeconnected totheADC inanycombination for\ndesign flexibility. Inaddition, these devices include\nfeatures such assensor burn-out detection, voltage\nbias forthermocouples, system monitoring, and four\ngeneral-purpose I/Os.\nThe devices areoffered inaleadless VQFN-32 ora\nTQFP-32 package.\nDevice Information\nORDER NUMBER PACKAGE (PIN) BODY SIZE\nADS124S0xTQFP (32) 5.0mm×5.0mm\nVQFN (32) 5.0mm×5.0mm\nPGAInput\nMuxSerial\nInterface\nand\nControlCS\nDOUT/DRDYSCLK\nDRDYSTART/SYNC\n4.096-MHz\nOscillatorCLKREFOUT\nReference\nDetection\nPGA Rail\nDetectionAINCOM\nAIN0\nAIN1\n/ GPIO1 Power Supplies\nTemperature\nSensorADS124S06\nADS124S08DVDD\nDGNDAIN2\nAIN3\nAIN4\nAIN5\n/ REFP1 \n/ REFN1\n/ GPIO0Excitation\nCurrent\nSources\nRESET\nDINREFP0 REFCOM\n / GPIO3/ GPIO2\nAVSSVBIASAVDD\nReference \nBuffersReference\nMux2.5-V\nReferenceREFN0\nADS124S08\nonlyBurnout\nDetectBurnout\nDetect\n24-Bit û\x08\nADCConfigurable\nDigital\nFilterAVSS-SW DVDDIOVDD\nSystem-, Self-\nCalibrationAIN9AIN6 \nAIN7 \n AIN8\n AIN11 AIN10\nCopyright © 2016, Texas Instruments Incorporated\n2ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFunctional Block Diagram\n3ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 3\n5Device Family Comparison Table ........................ 5\n6PinConfiguration andFunctions ......................... 5\n7Specifications ......................................................... 7\n7.1 Absolute Maximum Ratings ..................................... 7\n7.2 ESD Ratings .............................................................. 7\n7.3 Recommended Operating Conditions ....................... 8\n7.4 Thermal Information .................................................. 8\n7.5 Electrical Characteristics ........................................... 9\n7.6 Timing Characteristics ............................................. 14\n7.7 Switching Characteristics ........................................ 14\n7.8 Typical Characteristics ............................................ 17\n8Parameter Measurement Information ................ 24\n8.1 Noise Performance ................................................. 24\n9Detailed Description ............................................ 29\n9.1 Overview ................................................................. 29\n9.2 Functional Block Diagram ....................................... 30\n9.3 Feature Description ................................................. 31\n9.4 Device Functional Modes ........................................ 58\n9.5 Programming ........................................................... 62\n9.6 Register Map ........................................................... 7210Application andImplementation ........................ 86\n10.1 Application Information .......................................... 86\n10.2 Typical Application ................................................ 91\n10.3 Do\'sandDon\'ts..................................................... 96\n11Power Supply Recommendations ..................... 98\n11.1 Power Supplies ..................................................... 98\n11.2 Power-Supply Sequencing .................................... 98\n11.3 Power-On Reset .................................................... 98\n11.4 Power-Supply Decoupling ..................................... 98\n12Layout ................................................................... 99\n12.1 Layout Guidelines ................................................. 99\n12.2 Layout Example .................................................. 100\n13Device andDocumentation Support ............... 101\n13.1 Device Support .................................................... 101\n13.2 Documentation Support ...................................... 101\n13.3 Related Links ...................................................... 101\n13.4 Receiving Notification ofDocumentation\nUpdates .................................................................. 101\n13.5 Community Resources ........................................ 101\n13.6 Trademarks ......................................................... 101\n13.7 Electrostatic Discharge Caution .......................... 101\n13.8 Glossary .............................................................. 102\n14Mechanical, Packaging, andOrderable\nInformation ......................................................... 102\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(November 2016) toRevision C Page\n•Added note toPinConfiguration andFunctions section ........................................................................................................ 5\n•Added TQFP package totestconditions offirstrowandadded second rowtoInternal Voltage Reference, Accuracy\nparameter ............................................................................................................................................................................. 11\n•Changed typical specification ofReference noise parameter from 17.5 µVPPto9µVPP..................................................... 11\n•Changed DRDY trace ofSTART Command Timing Requirements figure ........................................................................... 16\n•Changed Typical Characteristics section ............................................................................................................................. 17\n•Changed values inTable 1................................................................................................................................................... 24\n•Changed values inTable 3................................................................................................................................................... 25\n•Added footnote 1toTable 5................................................................................................................................................. 26\n•Changed values inTable 5................................................................................................................................................... 26\n•Added footnote 1toTable 5andTable 6............................................................................................................................ 26\n•Changed values inTable 7................................................................................................................................................... 27\n•Added lastparagraph toPGA Input-Voltage Requirements section .................................................................................... 34\n•Added when theinternal reference voltage isenabled tofifthsentence ofInternal Reference section .............................. 36\n•Added lastparagraph toLow-Latency Filter Frequency Response section ........................................................................ 38\n•Changed footnotes 1and3ofTable 13............................................................................................................................... 42\n•Added linktoADS1x4S0x design calculator toSinc3Filter Frequency Response section .................................................. 43\n•Changed footnotes 1and3ofTable 15.............................................................................................................................. 45\n•Changed footnotes 1and3ofTable 18............................................................................................................................... 48\n•Changed footnotes 1and3ofTable 19............................................................................................................................... 49\n4ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedRevision History (continued)\n•Changed IDAC routing description inIDAC Block Diagram figure ....................................................................................... 50\n•Added lastsentence tofirstparagraph ofPGA Output Voltage RailMonitors section ....................................................... 53\n•Changed third sentence inlastparagraph ofWREG section forclarity ............................................................................... 68\n•Added footnote 1toGPIO Configuration Register section ................................................................................................... 85\n•Changed cross-reference inlastparagraph ofExternal Reference andRatiometric Measurements section topoint to\ntheTypical Application section ............................................................................................................................................. 88\n•Added lastsentence tosecond paragraph ofUnused Inputs andOutputs section ............................................................. 89\n•Added Send theRDATA command; toPseudo Code Example section ............................................................................. 90\n•Changed Internal Reference block textto2.5-V Reference anddeleted connection dotfrom AVSS-SW pinin3-Wire\nRTD Application figure .......................................................................................................................................................... 91\n•Changed 3-Wire RTD Measurement with Lead-Wire Compensation section titletoRegister Settings ............................... 94\n•Added onallother analog inputs tofirstsentence ofsixth bullet inDo\'sandDon\'tssection .............................................. 96\n•Changed second sentence ofPower-Supply Decoupling section forclarity ........................................................................ 98\n•Added Device Support section ........................................................................................................................................... 101\nChanges from Revision A(August 2016) toRevision B Page\n•Released toproduction .......................................................................................................................................................... 1\n32 REFP1/AIN6 9 CS1 AINCOM 24  REFCOM31 REFN1/AIN7 10 DIN2 AIN5 23  REFOUT30 REFP0 11 SCLK3 AIN4 22  GPIO0/AIN829 REFN0 12 DOUT/DRDY4 AIN3 21  GPIO1/AIN928 AVSS-SW 13 DRDY5 AIN2 20  GPIO2/AIN1027 AVSS 14 DGND6 AIN1 19  GPIO3/AIN1126 AVDD 15 IOVDD7 AIN0 18  RESET25 NC 16 DVDD8 START/SYNC 17  CLK\nNot to scale\n32 REFP1/AIN6 9 CS1 AINCOM 24  REFCOM31 REFN1/AIN7 10 DIN2 AIN5 23  REFOUT30 REFP0 11 SCLK3 AIN4 22  GPIO0/AIN829 REFN0 12 DOUT/DRDY4 AIN3 21  GPIO1/AIN928 AVSS-SW 13 DRDY5 AIN2 20  GPIO2/AIN1027 AVSS 14 DGND6 AIN1 19  GPIO3/AIN1126 AVDD 15 IOVDD7 AIN0 18  RESET25 NC 16 DVDD8 START/SYNC 17  CLK\nNot to scaleThermal\nPad\n5ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated5Device Family Comparison Table\nPRODUCT RESOLUTION (Bits) NUMBER OFINPUTS\nADS124S08 24 12analog inputs\nADS124S06 24 6analog inputs\nADS114S08 16 12analog inputs\nADS114S06 16 6analog inputs\n6PinConfiguration andFunctions\nRHB Package\n32-Pin VQFN\nTopViewPBS Package\n32-Pin TQFP\nTopView\nNOTE: The analog input functions (AIN6 –AIN11) arenotavailable onpins 19to22,31,and32fortheADS124S06.\n6ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) See theUnused Inputs andOutputs section fordetails onhow toconnect unused pins.\n(2) General-purpose inputs andoutputs uselogic levels based ontheanalog supply.PinFunctions\nPIN\nFUNCTION DESCRIPTION(1)NO. NAME\n1 AINCOM Analog input Common analog input forsingle-ended measurements\n2 AIN5 Analog input Analog input 5\n3 AIN4 Analog input Analog input 4\n4 AIN3 Analog input Analog input 3\n5 AIN2 Analog input Analog input 2\n6 AIN1 Analog input Analog input 1\n7 AIN0 Analog input Analog input 0\n8 START/SYNC Digital input Start conversion\n9 CS Digital input Chip select; active low\n10 DIN Digital input Serial data input\n11 SCLK Digital input Serial clock input\n12 DOUT/ DRDY Digital output Serial data output combined with data ready; active low\n13 DRDY Digital output Data ready; active low\n14 DGND Digital ground Digital ground\n15 IOVDD Digital supplyDigital I/Opower supply.\nIncase IOVDD isnottiedtoDVDD, connect a100-nF (orlarger) capacitor toDGND.\n16 DVDD Digital supply Digital core power supply. Connect a100-nF (orlarger) capacitor toDGND.\n17 CLK Digital input External clock input. Connect toDGND tousetheinternal oscillator.\n18 RESET Digital input Reset; active low\n19 GPIO3/AIN11 Analog input/output General-purpose I/O(2);analog input 11(ADS124S08 only)\n20 GPIO2/AIN10 Analog input/output General-purpose I/O(2);analog input 10(ADS124S08 only)\n21 GPIO1/AIN9 Analog input/output General-purpose I/O(2);analog input 9(ADS124S08 only)\n22 GPIO0/AIN8 Analog input/output General-purpose I/O(2);analog input 8(ADS124S08 only)\n23 REFOUT Analog outputPositive voltage reference output.\nConnect a1-µFto47-µFcapacitor toREFCOM iftheinternal voltage reference isenabled.\n24 REFCOM Analog output Negative voltage reference output. Connect toAVSS.\n25 NC — Leave unconnected orconnect toAVSS\n26 AVDD Analog supply Positive analog power supply. Connect a330-nF (orlarger) capacitor toAVSS.\n27 AVSS Analog supply Negative analog power supply\n28 AVSS-SW Analog supply Negative analog power supply; low-side switch. Connect toAVSS.\n29 REFN0 Analog input Negative external reference input 0\n30 REFP0 Analog input Positive external reference input 0\n31 REFN1/AIN7 Analog input Negative external reference input 1;analog input 7(ADS124S08 only)\n32 REFP1/AIN6 Analog input Positive external reference input 1;analog input 6(ADS124S08 only)\nPad Thermal pad — RHB package only. Thermal power pad. Connect toAVSS.\n7ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower-supply voltageAVDD toAVSS –0.3 5.5\nVAVSS toDGND –2.8 0.3\nDVDD toDGND –0.3 3.9\nIOVDD toDGND –0.3 5.5\nAnalog input voltage AINx, GPIOx, REFPx, REFNx, REFCOM AVSS –0.3 AVDD +0.3 V\nDigital input voltageCS,SCLK, DIN, DOUT/ DRDY, DRDY,\nSTART, RESET, CLKDGND –0.3 IOVDD +0.3 V\nInput currentContinuous, AVSS-SW, REFN0, REFOUT –100 100\nmA\nContinuous, allother pins except power-supply pins –10 10\nTemperatureJunction, TJ 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n8ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) AIN PandAIN Ndenote thepositive andnegative inputs ofthePGA. Any oftheavailable analog inputs (AINx) canbeselected aseither\nAIN PorAIN Nbytheinput multiplexer.\n(2) VINMAX denotes themaximum differential input voltage, VIN,thatisexpected intheapplication. |VINMAX |canbesmaller than VREF/Gain.\n(3) REFPx andREFNx denote oneofthetwoavailable external differential reference input pairs.\n(4) Anexternal clock isnotrequired when theinternal oscillator isused.7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nAnalog power supplyAVDD toAVSS 2.7 5.25\nV AVSS toDGND –2.625 0 0.05\nAVDD toDGND 1.5 5.25\nDigital core power supply DVDD toDGND 2.7 3.6 V\nDigital IOpower supply IOVDD toDGND DVDD 5.25 V\nANALOG INPUTS(1)\nV(AINx) Absolute input voltage(2)PGA bypassed AVSS –0.05 AVDD +0.05\nVPGA enabled, gain =1to16AVSS +0.15 +\n|VINMAX |·(Gain –1)/2AVDD –0.15 –\n|VINMAX |·(Gain –1)/2\nPGA enabled, gain =32to128AVSS +0.15 +\n15.5·|VINMAX |AVDD –0.15 –\n15.5·|VINMAX |\nVIN Differential input voltage VIN=VAINP–VAINN –VREF/Gain VREF/Gain V\nVOLTAGE REFERENCE INPUTS(3)\nVREFDifferential reference input\nvoltageVREF=V(REFPx) –V(REFNx) 0.5 AVDD –AVSS V\nV(REFNx)Absolute negative reference\nvoltageNegative reference buffer disabled AVSS –0.05 V(REFPx) –0.5 V\nNegative reference buffer enabled AVSS V(REFPx) –0.5 V\nV(REFPx)Absolute positive reference\nvoltagePositive reference buffer disabled V(REFNx) +0.5 AVDD +0.05 V\nPositive reference buffer enabled V(REFNx) +0.5 AVDD V\nEXTERNAL CLOCK SOURCE(4)\nfCLK External clock frequency 2 4.096 4.5 MHz\nDuty cycle 40% 50% 60%\nGENERAL-PURPOSE INPUTS (GPIOs)\nInput voltage AVSS –0.05 AVDD +0.05 V\nDIGITAL INPUTS (Other than GPIOs)\nInput voltage DGND IOVDD V\nTEMPERATURE RANGE\nTA Operating ambient temperature –50 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)ADS124S06, ADS124S08\nUNIT VQFN (RHB) TQFP (PBS)\n32PINS 32PINS\nRθJA Junction-to-ambient thermal resistance 45.2 75.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 28.3 17.1 °C/W\nRθJB Junction-to-board thermal resistance 15.8 28.5 °C/W\nψJT Junction-to-top characterization parameter 0.4 0.4 °C/W\nψJB Junction-to-board characterization parameter 15.7 28.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.3 n/a °C/W\n9ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7.5 Electrical Characteristics\nminimum andmaximum specifications apply from TA=–50°Cto+125 °C;Typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.7Vto5.25 V,AVSS =0V,DVDD =IOVDD =3.3V,allgains, internal reference, internal\noscillator, alldata rates, andglobal chop disabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nAbsolute input currentPGA bypassed,\nAVSS +0.1V≤V(AINx)≤AVDD –0.1V0.5\nnA\nPGA enabled, allgains,\nV(AINx)MIN≤V(AINx)≤V(AINx)MAX–2 0.1 2\nAbsolute input current driftPGA bypassed,\nAVSS +0.1V≤V(AINx)≤AVDD –0.1V2\npA/°C\nPGA enabled, allgains,\nV(AINx)MIN≤V(AINx)≤V(AINx)MAX2\nDifferential input currentPGA bypassed,\nVCM=AVDD /2,–VREF≤VIN≤VREF1 nA/V\nPGA enabled, allgains,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain–1 0.02 1 nA\nDifferential input current driftPGA bypassed,\nVCM=AVDD /2,–VREF≤VIN≤VREF3\npA/°C\nPGA enabled, allgains,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain1\nPGA\nGain settings1,2,4,8,16,\n32,64,128\nStartup time Enabling thePGA inconversion mode 190 µs\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 24 Bits\nDR Data rate2.5,5,10,16.6,\n20,50,60,100,\n200, 400, 800,\n1000, 2000, 4000SPS\nINL Integral nonlinearity (best fit)PGA bypassed, VCM=AVDD /2 1 10\nppm FSRPGA enabled, gain =1to8,VCM=AVDD /2 2 15\nPGA enabled, gain =16to128, VCM=AVDD /2,\nTA=–40°Cto+85°C3 15\nVIO Input offset voltageTA=25°C,PGA bypassed –120 20 120\nµVTA=25°C,PGA enabled, gain =1to8 –120/Gain 20/Gain 120/Gain\nTA=25°C,PGA enabled, gain =16to128 –15 2 15\nTA=25°C,PGA bypassed, after internal offset\ncalibrationOntheorder ofnoise PPatthe\nsetDRandgain\nTA=25°C,PGA enabled, gain =1to128, after\ninternal offset calibrationOntheorder ofnoise PPatthe\nsetDRandgain\nTA=25°C,PGA bypassed, global chop enabled –2 0.2 2\nTA=25°C,PGA enabled, gain =1to128,\nglobal chop enabled–2 0.2 2\nOffset driftTA=–40°Cto+85°C,PGA bypassed –75 10 75\nnV/°CTA=–40°Cto+85°C,PGA enabled, gain =1to128 –100 15 100\nPGA bypassed –75 10 75\nPGA enabled, gain =1to8 –200 15 200\nPGA enabled, gain =16to128 –150 15 150\nPGA bypassed, global chop enabled –10 2 10\nPGA enabled, gain =1to128, global chop enabled –10 2 10\n10ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–50°Cto+125 °C;Typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.7Vto5.25 V,AVSS =0V,DVDD =IOVDD =3.3V,allgains, internal reference, internal\noscillator, alldata rates, andglobal chop disabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Excluding error ofvoltage reference.\n(2) See theNoise Performance section formore information.\n(3) See the50-Hz and60-Hz Line Cycle Rejection section formore information.SYSTEM PERFORMANCE (continued)\nGain error(1)TA=25°C,PGA bypassed 40 120\nppm TA=25°C,PGA enabled, gain =1to32 40 120\nTA=25°C,PGA enabled, gain =64and128 40 200\nGain drift(1)TA=–40°Cto+85°C,PGA bypassed 0.5 1\nppm/ °CTA=–40°Cto+85°C,PGA enabled, gain =1to128 0.5 2\nPGA bypassed 0.5 1\nPGA enabled, gain =1to128 1 4\nNoise (input-referred)(2) PGA enabled, gain =128, DR=2.5SPS,\nsinc3filter19 nVRMS\nNMRR Normal-mode rejection ratio(3)fIN=50Hzor60Hz(±1Hz), DR=10SPS,\nsinc3filter88\ndBfIN=50Hzor60Hz(±1Hz), DR=10SPS,\nsinc3filter, external fCLK=4.096 MHz102\nfIN=50Hzor60Hz(±1Hz), DR=20SPS,\nlow-latency filter79\nfIN=50Hzor60Hz(±1Hz), DR=20SPS,\nlow-latency filter, external fCLK=4.096 MHz95\nfIN=50Hz(±1Hz), DR=50SPS, sinc3filter 87\nfIN=50Hz(±1Hz), DR=50SPS,\nsinc3filter, external fCLK=4.096 MHz101\nfIN=60Hz(±1Hz), DR=60SPS, sinc3filter 89\nfIN=60Hz(±1Hz), DR=60SPS,\nsinc3filter, external fCLK=4.096 MHz105\nCMRR Common-mode rejection ratioAtdc 110 120\ndBfCM=50Hzor60Hz(±1Hz),\nDR=2.5SPS to10SPS, sinc3filter120 130\nfCM=50Hzor60Hz(±1Hz),\nDR=2.5SPS, 5SPS, 10SPS, 20SPS, low-latency\nfilter115 125\nPSRR Power-supply rejection ratioAVDD atdc 90 105\ndB AVDD at50Hzor60Hz 100 115\nDVDD atdc 100 115\n11ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–50°Cto+125 °C;Typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.7Vto5.25 V,AVSS =0V,DVDD =IOVDD =3.3V,allgains, internal reference, internal\noscillator, alldata rates, andglobal chop disabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(4) The IDAC current does notchange bymore than 0.1% from thenominal value when staying within thespecified compliance voltage.VOLTAGE REFERENCE INPUTS\nAbsolute input currentReference buffers disabled, external VREF=2.5V,\nREFP1/REFN1 inputs-6 4 6 µA/V\nReference buffers enabled, external VREF=2.5V,\nREFP1/REFN1 inputs–15 5 15 nA\nINTERNAL VOLTAGE REFERENCE\nVREF Output voltage 2.5 V\nAccuracyTA=25°C,TQFP package –0.05% ±0.01% 0.05%\nTA=25°C,VQFN package –0.1% ±0.01% 0.1%\nTemperature driftTA=–40°Cto+85°C 2.5 8\nppm/ °C\nTA=–50°Cto+125 °C 3 10\nOutput currentAVDD =2.7Vto3.3V,sink andsource –5 5\nmA\nAVDD =3.3Vto5.25 V,sink andsource –10 10\nShort-circuit current limit Sink andsource 70 100 mA\nPSRR Power-supply rejection ratio AVDD atdc 85 dB\nLoad regulationAVDD =2.7Vto3.3V,\nload current =–5mAto5mA8\nµV/mA\nAVDD =3.3Vto5.25 V,\nload current =–10mAto10mA8\nStartup time 1-µFcapacitor onREFOUT, 0.001% settling 5.9 ms\nCapacitive load stability Capacitor onREFOUT 1 47 µF\nReference noise f=0.1Hzto10Hz,1-µFcapacitor onREFOUT 9 µVPP\nINTERNAL OSCILLATOR\nfCLK Frequency 4.096 MHz\nAccuracy –1.5% 1.5%\nEXCITATION CURRENT SOURCES (IDACS)\nCurrent settings10,50,100,\n250, 500, 750,\n1000, 1500, 2000µA\nCompliance voltage(4)10µAto750µA,0.1% deviation AVSS AVDD –0.4\nV\n1mAto2mA, 0.1% deviation AVSS AVDD –0.6\nAccuracy (each IDAC)TA=25°C,10µAto100µA –5% ±0.7% 5%\nTA=25°C,250µAto2mA –3% ±0.5% 3%\nCurrent mismatch between\nIDACsTA=25°C,10µAto100µA 0.15% 0.8%\nTA=25°C,250µAto750µA 0.10% 0.6%\nTA=25°C,1mAto2mA 0.07% 0.4%\nTemperature drift(each IDAC)10µAto750µA 20 120\nppm/ °C\n1mAto2mA 10 80\nTemperature driftmatching\nbetween IDACs10µAto100µA 3 25\nppm/ °C\n250µAto2mA 2 15\nStartup timeWith internal reference already settled. From endof\nWREG command tocurrent flowing outofpin.22 µs\n12ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–50°Cto+125 °C;Typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.7Vto5.25 V,AVSS =0V,DVDD =IOVDD =3.3V,allgains, internal reference, internal\noscillator, alldata rates, andglobal chop disabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nBIAS VOLTAGE\nVBIAS Output voltage settings(AVDD +AVSS) /2,\n(AVDD +AVSS) /12V\nOutput impedance 350 Ω\nStartup timeCombined capacitive load onallselected analog\ninputs CLOAD =1µF,0.1% settling2.8 ms\nBURNOUT CURRENT SOURCES (BOCS)\nCurrent settings 0.2,1,10 µA\nAccuracy0.2µA,sinking orsourcing ±8%\n1µA,sinking orsourcing ±4%\n10µA,sinking orsourcing ±2%\nPGA RAIL DETECTION\nPositive railthreshold Referred totheoutput ofthePGA AVDD –0.15 V\nNegative railthreshold Referred totheoutput ofthePGA AVSS +0.15 V\nREFERENCE DETECTION\nThreshold 1 0.3 V\nThreshold 2 1/3·(AVDD –AVSS) V\nThreshold 2accuracy –3% ±1% 3%\nPull-together resistance 10 MΩ\nSUPPLY VOLTAGE MONITORS\nAccuracy(AVDD –AVSS) /4monitor ±1%\nDVDD /4monitor ±1%\nTEMPERATURE SENSOR\nOutput voltage TA=25°C 129 mV\nTemperature coefficient 403 µV/°C\nLOW-SIDE POWER SWITCH\nRON On-resistance 1 3Ω\nCurrent through switch 75 mA\nGENERAL-PURPOSE INPUT/OUTPUTS (GPIOs)\nVIL Logic input level, low AVSS –0.05 0.3AVDD V\nVIH Logic input level, high 0.7AVDD AVDD +0.05 V\nVOL Logic output level, low IOL=1mA AVSS 0.2AVDD V\nVOH Logic output level, high IOH=1mA 0.8AVDD AVDD V\nDIGITAL INPUT/OUTPUTS\nVIL Logic input level, low DGND 0.3IOVDD V\nVIH Logic input level, high 0.7IOVDD IOVDD V\nVOL Logic output level, low IOL=1mA DGND 0.2IOVDD V\nVOH Logic output level, high IOH=1mA 0.8IOVDD IOVDD V\nInput current DGND≤VDigital Input≤IOVDD –1 1 µA\n13ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–50°Cto+125 °C;Typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.7Vto5.25 V,AVSS =0V,DVDD =IOVDD =3.3V,allgains, internal reference, internal\noscillator, alldata rates, andglobal chop disabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG SUPPLY CURRENT (AVDD =3.3V,External Reference, Internal Reference Disabled, Reference Buffers Disabled, IDACs Disabled, VBIAS\nDisabled, Flags Disabled, Internal Oscillator, AllData Rates, VIN=0V)\nIAVDD Analog supply currentPower-down mode 0.1 1.5\nµAStandby mode, PGA bypassed 70\nConversion mode, PGA bypassed 85\nConversion mode, PGA enabled, gain =1,2 120 135\nConversion mode, PGA enabled, gain =4,8 140 155\nConversion mode, PGA enabled, gain =16,32 165 180\nConversion mode, PGA enabled, gain =64 200\nConversion mode, PGA enabled, gain =128 250\nADDITIONAL ANALOG SUPPLY CURRENTS PER FUNCTION (AVDD =3.3V)\nIAVDD Analog supply currentInternal 2.5-V reference, noexternal load 185 280\nµAPositive reference buffer 35 60\nNegative reference buffer 25 40\nVBIAS buffer, noexternal load 10\nIDAC overhead, 10µAto250µA 20 35\nIDAC overhead, 500µAto750µA 30\nIDAC overhead, 1mA 40\nIDAC overhead, 1.5mA 50\nIDAC overhead, 2mA 65\nPGA raildetection andreference detection circuit 10\nDIGITAL SUPPLY CURRENT (DVDD =IOVDD =3.3V,AllData Rates, SPINotActive)\nIDVDD +\nIIOVDDDigital supply currentPower-down mode, internal oscillator 0.1\nµAStandby mode, internal oscillator 185\nConversion mode, internal oscillator 225 300\nConversion mode, external fCLK=4.096 MHz 195\nPOWER DISSIPATION (AVDD =DVDD =IOVDD =3.3V,Internal Reference Enabled, Reference Buffers Disabled, IDACs Disabled, VBIAS Disabled,\nFlags Disabled, Internal Oscillator, AllData Rates, VIN=0V,SPINotActive)\nPD Power dissipation Conversion mode, PGA enabled, gain =1 1.75 mW\n14ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) tCLK=1/fCLK.\n(2) Only applicable when reading data without theRDATA command. Allcommands canbesend without anySCLK toDRDY signal timing\nrestrictions.7.6 Timing Characteristics\nover operating ambient temperature range, DVDD =2.7Vto3.6V,IOVDD =DVDD to5.25 V,and\nDOUT/ DRDY load =20pF||100kΩtoDGND (unless otherwise noted)\nMIN MAX UNIT(1)\nSERIAL INTERFACE\ntd(CSSC) Delay time, firstSCLK rising edge after CSfalling edge 20 ns\ntd(SCCS) Delay time, CSrising edge after final SCLK falling edge 20 ns\ntw(CSH) Pulse duration, CShigh 30 ns\ntc(SC) SCLK period 100 ns\ntw(SCH) Pulse duration, SCLK high 40 ns\ntw(SCL) Pulse duration, SCLK low 40 ns\ntsu(DI) Setup time, DIN valid before SCLK falling edge 15 ns\nth(DI) Hold time, DIN valid after SCLK falling edge 20 ns\ntd(CMD) Delay time, between bytes orcommands 0 ns\nRESET PIN\ntw(RSL) Pulse duration, RESET low 4 tCLK\ntd(RSSC)Delay time, firstSCLK rising edge after RESET rising edge (or7thSCLK\nfalling edge ofRESET command)4096 tCLK\nSTART/SYNC PIN\ntw(STH) Pulse duration, START/SYNC high 4 tCLK\ntw(STL) Pulse duration, START/SYNC low 4 tCLK\ntsu(STDR)Setup time, START/SYNC falling edge (or7thSCLK falling edge ofSTOP\ncommand) before DRDY falling edge tostop further conversions\n(continuous conversion mode)32 tCLK\nREADING CONVERSION DATA WITHOUT RDATA COMMAND\nth(SCDR) Hold time, SCLK lowbefore DRDY falling edge(2)28 tCLK\ntd(DRSC) Delay time, SCLK rising edge after DRDY falling edge(2)4 tCLK\n(1) tCLK=1/fCLK\n(2) The SPIinterface resets when anentire byte isnotsent within thespecified timeout time.7.7 Switching Characteristics\nover operating ambient temperature range, DVDD =2.7Vto3.6V,IOVDD =DVDD to5.25 V,and\nDOUT/ DRDY load =20pF||100kΩtoDGND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT(1)\ntp(CSDO)Propagation delay time, CSfalling edge toDOUT\ndriven0 25 ns\ntp(SCDO)Propagation delay time, SCLK rising edge tovalid\nnew DOUT3 30 ns\ntp(CSDOZ)Propagation delay time, CSrising edge toDOUT high\nimpedance0 25 ns\ntp(STDR)Propagation delay time, START/SYNC rising edge (or\nfirstSCLK rising edge ofanycommand ordata read)\ntoDRDY rising edge2 tCLK\ntw(DRH) Pulse duration, DRDY high 24 tCLK\ntp(GPIO)Propagation delay time, lastSCLK falling edge of\nWREG command toGPIOx output valid3 100 ns\nSPItimeout per8bit(2)215tCLK\ntw(STL)\nSTART/SYNC\nDRDY tp(STDR)\ntsu(STDR)tw(DRH)tw(STH)\ntp(STDR)\nSCLK\nDIN RESET commandRESET \nNew commandtw(RSL)\ntd(RSSC)\nHi-Z Hi-ZCS\nSCLK\nDOUT/DRDYtp(CSDO) tp(SCDO) tp(CSDOZ)\nCS\nSCLK\nDINttd(CSSC)t ttc(SC)t ttd(SCCS)ttw(CSH)\ntw(SCH)\ntw(SCL) tsu(DI) th(DI)\n15ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedNOTE: Single-byte communication isshown. Actual communication canbemultiple bytes.\nFigure 1.Serial Interface Timing Requirements\nNOTE: Single-byte communication isshown. Actual communication canbemultiple bytes.\nFigure 2.Serial Interface Switching Characteristics\nFigure 3.RESET PinandRESET Command Timing Requirements\nFigure 4.START/SYNC PinTiming Requirements\nSCLK\nDIN WREG\nGPIO0\ntp(GPIO)01h 01h 01h\nWREG GPIODAT Write two registersGPIO0 set as output\nGPIO0 set highGPIO0 enabled\nData 1SCLKCSDRDY\nDOUT/DRDY Data 2 Data 3th(SCDR)\ntd(DRSC)\nSCLK\nDIN START command\nDRDY tp(STDR)STOP command\ntsu(STDR)tp(STDR)\n16ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFigure 5.START Command Timing Requirements\nFigure 6.Read Data Direct (Without anRDATA Command) Timing Requirements\nFigure 7.GPIO Switching Characteristics\nVIN (V)Differential Input Current (pA)\n-2.5-2-1.5-1-0.500.511.52 2.5-2000-1500-1000-5000500100015002000\n-50qC25qC85qC125qC\nVIN (V)Differential Input Current (pA)\n-2.5-2-1.5-1-0.500.511.52 2.5-2000-1500-1000-5000500100015002000\n-50qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (pA)\n00.5 11.5 22.5 3 3.5-2000-1500-1000-5000500100015002000\n-50qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (pA)\n00.5 11.5 22.5 3 3.5-2000-1500-1000-5000500100015002000\n-50qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (pA)\n00.5 11.5 22.5 3 3.5-4000-3000-2000-1000010002000\n-50qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (pA)\n00.5 11.5 22.5 3 3.5-4000-3000-2000-1000010002000\n-50qC25qC85qC125qC\n17ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7.8 Typical Characteristics\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nPGA bypassed, DR=20SPS, VIN=0V\nFigure 8.Absolute Input Current vsAbsolute Input VoltagePGA bypassed, DR=4kSPS, VIN=0V\nFigure 9.Absolute Input Current vsAbsolute Input Voltage\nPGA enabled, gain =1,DR=20SPS, VIN=0V\nFigure 10.Absolute Input Current vsAbsolute Input VoltagePGA enabled, gain =1,DR=4kSPS, VIN=0V\nFigure 11.Absolute Input Current vsAbsolute Input Voltage\nPGA bypassed, DR=20SPS, VCM=1.65 V\nFigure 12.Differential Input Current vsDifferential Input\nVoltagePGA bypassed, DR=4kSPS, VCM=1.65 V\nFigure 13.Differential Input Current vsDifferential Input\nVoltage\nTemperature ( qC)INL (ppm of FSR)\n-50-25 0255075100 1250246810\nGain = 1\nGain = 2\nGain = 4\nGain = 8Gain = 16\nGain = 32\nGain = 64\nGain = 128\nTemperature ( qC)Offset Voltage ( PV)\n-50-25 0255075100 1250246810121416\nGain = 1\nGain = 2\nGain = 4Gain = 8\nGain = 16\nGain = 32Gain = 64\nGain = 128\nVIN (% of FSR)INL (ppm of FSR)\n-100-80-60-40-20020406080 100-3-2-10123\nVIN (% of FSR)INL (ppm of FSR)\n-100-80-60-40-20020406080 100-3-2-10123\nVIN (V)Differential Input Current (pA)\n-2.5-2-1.5-1-0.500.511.52 2.5-200-150-100-50050100150200\n-50qC25qC85qC125qC\nVIN (V)Differential Input Current (pA)\n-2.5-2-1.5-1-0.500.511.52 2.5-400-300-200-1000100200300400\n-50qC25qC85qC125qC\n18ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nPGA enabled, DR=20SPS, VCM=1.65 V\nFigure 14.Differential Input Current vsDifferential Input\nVoltagePGA enabled, DR=4kSPS, VCM=1.65 V\nFigure 15.Differential Input Current vsDifferential Input\nVoltage\nPGA bypassed, gain =1\nFigure 16.INLvsDifferential Input VoltagePGA enabled, gain =1\nFigure 17.INLvsDifferential Input Voltage\nFigure 18.INLvsTemperature Figure 19.Offset Voltage vsTemperature\nInternal Oscillator Frequency (MHz)Number of Occurrences\n050100150200250\n4.09\n4.0924.0944.0964.098\n4.1\n4.1024.1044.106\nTemperature ( qC)Internal Oscillator Frequency (MHz)\n-50-25 0255075100 1254.064.074.084.094.14.114.124.13\nAVDD (V)Internal Reference Voltage (V)\n2.733.33.63.94.24.54.85.1 5.42.49972.49982.49992.52.50012.5002\nTime (1 s/div)Internal Reference Noise ( PV)\n-10-8-6-4-20246810\nTemperature ( qC)Gain Error (ppm)\n-50-25 0255075100 125-250-200-150-100-50050100\nGain = 1\nGain = 2\nGain = 4\nGain = 8Gain = 16\nGain = 32\nGain = 64\nGain = 128\nTemperature ( qC)Internal Reference Voltage (V)\n-50-25 0255075100 1252.49752.4982.49852.4992.49952.5\n19ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nFigure 20.Gain Error vsTemperature28units, TQFP package\nFigure 21.Internal Reference Voltage vsTemperature\nFigure 22.Internal Reference Voltage vsAVDD Figure 23.Internal Reference Voltage Noise\nFigure 24.Internal Oscillator Frequency Histogram28units\nFigure 25.Internal Oscillator Frequency vsTemperature\nTemperature ( qC)(AVDD - AVSS) / 2 Ratio\n-50-25 0255075100 1250.4980.49850.4990.49950.50.50050.501\nAVDD = 2.7 V\nAVDD = 5.25 V\nTemperature ( qC)(AVDD - AVSS) / 12 Ratio\n-50-25 0255075100 1250.080.0810.0820.0830.0840.085\nAVDD = 2.7 V\nAVDD = 5.25 V\nTemperature ( qC)IDAC Error (%)\n-50-25 0255075100 125-3-2-10123\n10 PA\n50 PA\n100 PA\n250 PA\n500 PA750 PA\n1 mA\n1.5 mA\n2 mA\nTemperature ( qC)IDAC Mismatch Error (%)\n-50-25 0255075100 12500.050.10.150.20.250.3\n10 PA\n50 PA\n100 PA\n250 PA\n500 PA750 PA\n1 mA\n1.5 mA\n2 mA\nIDAC Output Voltage (V)IDAC Error (%)\n00.5 11.5 22.5 3 3.5-50-40-30-20-100\n10 µA\n50 µA\n100 µA\n250 µA\n500 µA750 µA\n1 mA\n1.5 mA\n2 mA\nIDAC Output Voltage (V)IDAC Error (%)\n2.52.62.72.82.9 33.1 3.2-5-4-3-2-10\n10 µA\n50 µA\n100 µA\n250 µA\n500 µA750 µA\n1 mA\n1.5 mA\n2 mA\n20ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nFigure 26.IDAC Accuracy vsCompliance Voltage Figure 27.IDAC Accuracy vsCompliance Voltage\nIDAC output voltage =1.65 V\nFigure 28.IDAC Accuracy vsTemperature Figure 29.IDAC Matching vsTemperature\nFigure 30.VBIAS Voltage [(AVDD –AVSS) /2]vs\nTemperatureFigure 31.VBIAS Voltage [(AVDD –AVSS) /12]vs\nTemperature\nTemperature ( qC)Temperature Sensor Voltage (mV)\n-50-25 0255075100 12580100120140160180\nTemperature ( qC)Resistance ( :)\n-50-25 0255075100 1250.60.811.21.41.61.8\nAVDD = 2.7 V\nAVDD = 3.3 V\nAVDD = 5.25 V\nTemperature ( qC)Voltage (V)\n-50-25 0255075100 1250.270.280.290.30.310.32\nAVDD = 2.7 V\nAVDD = 5.25 V\nTemperature ( qC)1/3 \x98 (AVDD - AVSS) Ratio\n-50-25 0255075100 1250.3330.33350.3340.33450.335\nAVDD = 2.7 V\nAVDD = 5.25 V\nTemperature ( qC)Voltage (V)\n-50-25 0255075100 1250.10.110.120.130.140.150.160.170.18\nAVDD = 2.7 V\nAVDD = 5.25 V\nTemperature ( qC)Voltage (V)\n-50-25 0255075100 1250.10.110.120.130.140.150.160.170.18\nAVDD = 2.7 V\nAVDD = 5.25 V\n21ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nFigure 32.PGA RailDetection, PGAN_RAILP, PGAP_RAILP\nThreshold From AVDDFigure 33.PGA RailDetection, PGAN_RAILN, PGAP_RAILN\nThreshold From AVSS\nLevel 0=300mV\nFigure 34.Reference Threshold Voltage, Level 0Level 1=1/3·(AVDD –AVSS)\nFigure 35.Reference Threshold Voltage, Level 1\nFigure 36.Temperature Sensor Voltage vsTemperature Figure 37.Low-Side Switch RONvsTemperature\nTemperature ( qC)AVDD Current ( PA)\n-50-25 0255075100 125050100150200250300350400\nStandby mode\nPGA bypassed\nGain = 1Gain = 4\nGain = 16\nGain = 64Gain = 128\nAVDD (V)AVDD Current ( PA)\n2.733.33.63.94.24.54.85.1 5.4050100150200250300350400\nPGA bypassed\nGain = 1Gain = 4\nGain = 16Gain = 64\nGain = 128\nSourcing Current (mA)Digital Pin Output Voltage (V)\n01234567 82.72.82.933.13.23.3\n-50qC25qC85qC125qC\nSinking Current (mA)Digital Pin Output Voltage (V)\n01234567 800.10.20.30.40.50.6\n-50qC25qC85qC125qC\nSourcing Current (mA)GPIO Pin Output Voltage (V)\n01234567 82.72.82.933.13.23.3\n-50qC25qC85qC125qC\nSinking Current (mA)GPIO Pin Output Voltage (V)\n01234567 800.10.20.30.40.50.6\n-50qC25qC85qC125qC\n22ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nAVDD =3.3V\nFigure 38.GPIO PinOutput Voltage vsSourcing CurrentAVDD =3.3V\nFigure 39.GPIO PinOutput Voltage vsSinking Current\nDVDD =3.3V\nFigure 40.Digital PinOutput Voltage vsSourcing CurrentDVDD =3.3V\nFigure 41.Digital PinOutput Voltage vsSinking Current\nStandby andconversion mode, external VREF\nFigure 42.Analog Supply Current vsTemperatureConversion mode, external VREF\nFigure 43.Analog Supply Current vsAVDD\nTemperature ( qC)DVDD Current ( PA)\n-50-25 0255075100 125012345\nTemperature ( qC)DVDD Current ( PA)\n-50-25 0255075100 125120140160180200220240260\nStandby mode\nConversion mode\nDVDD (V)DVDD Current ( PA)\n2.72.82.933.13.23.33.43.5 3.6120140160180200220240260\nTemperature ( qC)Internal Reference AVDD Current ( PA)\n-50-25 0255075100 125120140160180200220240260\nTemperature ( qC)AVDD Current ( PA)\n-50-25 0255075100 12500.20.40.60.81\n23ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,AVSS =0V,DVDD =IOVDD =3.3V,using internal VREF=2.5V,internal 4.096-MHz oscillator,\nandPGA enabled (unless otherwise noted)\nPower-down mode\nFigure 44.Analog Supply Current vsTemperature Figure 45.Internal Reference AVDD Current vsTemperature\nStandby andconversion mode\nFigure 46.Digital Supply Current vsTemperatureConversion mode\nFigure 47.Digital Supply Current vsDVDD\nPower-down mode\nFigure 48.Digital Supply Current vsTemperature\n24ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Noise Performance\nDelta-sigma (ΔΣ)analog-to-digital converters (ADCs) arebased ontheprinciple ofoversampling. The input\nsignal ofaΔΣADC issampled atahigh frequency (modulator frequency) and subsequently filtered and\ndecimated inthedigital domain toyield aconversion result attherespective output data rate. The ratio between\nmodulator frequency and output data rate iscalled theoversampling ratio (OSR). Byincreasing theOSR, and\nthus reducing theoutput data rate, thenoise performance oftheADC can beoptimized. Inother words, the\ninput-referred noise drops when reducing theoutput data rate because more samples oftheinternal modulator\nareaveraged toyield one conversion result. Increasing thegain also reduces theinput-referred noise, which is\nparticularly useful when measuring low-level signals.\nTable 1toTable 4summarize thedevice noise performance. Table 1and Table 2listtheADC measurement\nnoise using thesinc3digital filter atdifferent data rates and different PGA settings, and Table 3and Table 4list\nthe ADC measurement noise using the low-latency digital filter. Data are representative oftypical noise\nperformance atTA=25°Cusing theinternal 2.5-V reference. Data shown arebased on512consecutive samples\nfrom asingle device with inputs internally shorted. Table 1and Table 3listtheinput-referred root mean square\nnoise inunits ofμVRMS forthe conditions shown. Note that peak-to-peak (µVPP)values are shown in\nparentheses. Table 2andTable 4listthecorresponding data ineffective resolution calculated fromμVRMSvalues\nusing Equation 1.Noise-free resolution iscalculated from µVPPvalues using Equation 2.\nThe input-referred noise (Table 1and Table 3)only changes marginally when using anexternal low-noise\nreference, such astheREF5025 .Tocalculate effective resolution and noise-free resolution when using a\nreference voltage other than 2.5V,useEquation 1andEquation 2:\nEffective Resolution =ln[(2 ·VREF/Gain) /VRMS-Noise ]/ln(2) (1)\nNoise-Free Resolution= ln[(2 ·VREF/Gain) /VPP-Noise ]/ln(2) (2)\nTable 5toTable 8repeat themeasurements ofTable 1toTable 4butusetheglobal chop feature ofthedevice.\nThe global chop feature averages two measurement ofthe ADC with the inputs swapped. This feature\nsignificantly reduces theinput offset ofthedevice, andreduces noise inthemeasurement.\nNoise performance with thePGA bypassed areidentical tothenoise performance ofthedevice with gain =1in\nTable 1toTable 8.\nTable 1.Noise inμVRMS(μVPP)with Sinc3Filter,\natAVDD =3.3V,AVSS =0V,PGA Enabled, Global Chop Disabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 0.32 (1.8) 0.16 (0.89) 0.085 (0.45) 0.049 (0.26) 0.036 (0.20) 0.025 (0.14) 0.020 (0.13) 0.019 (0.11)\n5 0.40 (2.4) 0.21 (1.0) 0.11 (0.60) 0.066 (0.37) 0.040 (0.30) 0.033 (0.20) 0.029 (0.18) 0.027 (0.16)\n10 0.53 (3.0) 0.29 (1.6) 0.16 (0.89) 0.088 (0.52) 0.061 (0.39) 0.046 (0.25) 0.040 (0.24) 0.036 (0.23)\n16.6 0.76 (4.2) 0.36 (2.2) 0.20 (1.2) 0.11 (0.67) 0.077 (0.47) 0.060 (0.35) 0.052 (0.32) 0.046 (0.30)\n20 0.81 (4.8) 0.41 (2.4) 0.22 (1.4) 0.12 (0.71) 0.082 (0.48) 0.064 (0.44) 0.056 (0.37) 0.048 (0.30)\n50 1.3(7.2) 0.62 (3.7) 0.33 (1.9) 0.18 (1.2) 0.13 (0.76) 0.11 (0.69) 0.091 (0.54) 0.080 (0.53)\n60 1.4(8.0) 0.70 (4.5) 0.37 (2.4) 0.21 (1.3) 0.12 (0.71) 0.11 (0.87) 0.10 (0.67) 0.089 (0.58)\n100 1.8(9.2) 0.91 (5.8) 0.49 (2.6) 0.27 (1.8) 0.17 (1.1) 0.14 (0.88) 0.12 (0.72) 0.11 (0.52)\n200 2.4(13) 1.2(7.7) 0.64 (4.0) 0.39 (2.3) 0.26 (1.6) 0.21 (1.3) 0.19 (1.1) 0.15 (0.95)\n400 3.6(19) 1.8(10) 0.87 (5.0) 0.54 (3.4) 0.34 (2.1) 0.28 (1.7) 0.25 (1.5) 0.22 (1.3)\n800 5.0(29) 2.6(16) 1.3(7.8) 0.76 (5.2) 0.49 (2.7) 0.41 (2.5) 0.37 (2.2) 0.34 (2.0)\n1000 6.0(32) 2.9(17) 1.5(10) 0.85 (5.2) 0.56 (3.2) 0.42 (2.5) 0.41 (2.3) 0.37 (2.2)\n2000 7.8(45) 4.2(26) 2.1(14) 1.2(6.9) 0.78 (4.5) 0.64 (4.0) 0.57 (3.5) 0.54 (2.8)\n4000 15.(95) 7.3(45) 3.9(25) 2.0(11) 1.2(7.1) 0.87 (5.2) 0.83 (5.1) 0.80 (5.0)\n25ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTable 2.Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise)\nwith Sinc3Filter atAVDD =3.3V,AVSS =0V,PGA Enabled,\nGlobal Chop Disabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 23.9 (21.4) 23.9 (21.4) 23.8 (21.4) 23.6 (21.2) 23.0 (20.5) 22.6 (20.2) 21.9 (19.1) 21.0 (18.4)\n5 23.6 (21.0) 23.5 (21.2) 23.4 (21.0) 23.2 (20.7) 22.9 (20.0) 22.2 (19.5) 21.4 (18.9) 20.5 (17.6)\n10 23.2 (20.7) 23.0 (20.5) 22.9 (20.4) 22.8 (20.2) 22.3 (19.6) 21.7 (19.2) 20.9 (18.4) 20.1 (17.3)\n16.6 22.6 (20.2) 22.7 (20.1) 22.6 (20.0) 22.4 (19.8) 22.0 (19.4) 21.3 (18.8) 20.5 (17.9) 19.7 (17.0)\n20 22.6 (20.0) 22.5 (20.0) 22.4 (19.8) 22.3 (19.8) 21.9 (19.3) 21.2 (18.4) 20.4 (17.7) 19.6 (17.0)\n50 21.9 (19.4) 21.9 (19.4) 21.9 (19.3) 21.7 (19.0) 21.2 (18.6) 20.5 (17.8) 19.7 (17.2) 18.9 (16.2)\n60 21.8 (19.2) 21.8 (19.1) 21.7 (19.0) 21.5 (18.8) 21.3 (18.8) 20.4 (17.5) 19.5 (16.8) 18.7 (16.0)\n100 21.4 (19.0) 21.4 (18.7) 21.3 (18.9) 21.1 (18.4) 20.8 (18.1) 20.1 (17.4) 19.3 (16.7) 18.4 (16.0)\n200 21.0 (18.6) 20.9 (18.3) 20.9 (18.2) 20.6 (18.1) 20.2 (17.6) 19.5 (16.9) 18.6 (16.1) 18.0 (15.3)\n400 20.4 (18.0) 20.4 (17.9) 20.5 (17.9) 20.2 (17.5) 19.8 (17.2) 19.1 (16.5) 18.2 (15.7) 17.4 (14.9)\n800 19.9 (17.4) 19.9 (17.2) 19.9 (17.3) 19.7 (16.9) 19.3 (16.8) 18.6 (16.0) 17.7 (15.1) 16.8 (14.3)\n1000 19.7 (17.2) 19.7 (17.2) 19.6 (16.9) 19.5 (16.9) 19.1 (16.6) 18.5 (16.1) 17.6 (14.9) 16.7 (14.1)\n2000 19.3 (16.8) 19.2 (16.6) 19.2 (16.5) 18.9 (16.5) 18.6 (16.1) 17.9 (15.3) 17.1 (14.4) 16.2 (13.8)\n4000 18.4 (15.7) 18.4 (15.7) 18.3 (15.6) 18.3 (15.7) 18.0 (15.4) 17.5 (14.9) 16.5 (13.9) 15.6 (12.9)\nTable 3.Noise inμVRMS(μVPP)with Low-Latency Filter,\natAVDD =3.3V,AVSS =0V,PGA Enabled, Global Chop Disabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 0.46 (2.7) 0.24 (1.3) 0.12 (0.82) 0.072 (0.41) 0.051 (0.30) 0.041 (0.27) 0.037 (0.20) 0.034 (0.19)\n5 0.62 (3.9) 0.33 (1.6) 0.18 (1.1) 0.10 (0.52) 0.064 (0.37) 0.053 (0.31) 0.050 (0.33) 0.046 (0.27)\n10 0.94 (6.6) 0.47 (3.0) 0.24 (1.4) 0.14 (0.78) 0.09 (0.52) 0.074 (0.44) 0.065 (0.37) 0.057 (0.35)\n16.6 1.3(8.0) 0.66 (3.9) 0.32 (2.0) 0.18 (1.2) 0.12 (0.69) 0.10 (0.56) 0.086 (0.55) 0.079 (0.52)\n20 1.2(8.0) 0.65 (3.9) 0.34 (1.9) 0.20 (1.2) 0.13 (0.67) 0.10 (0.64) 0.093 (0.54) 0.082 (0.51)\n50 2.1(13) 1.0(6.6) 0.54 (3.1) 0.30 (1.9) 0.22 (1.3) 0.16 (1.2) 0.15 (0.90) 0.13 (0.84)\n60 2.3(15) 1.2(7.5) 0.62 (3.7) 0.35 (2.2) 0.22 (1.4) 0.19 (1.1) 0.16 (0.99) 0.15 (0.90)\n100 2.8(18) 1.6(10) 0.83 (5.1) 0.45 (2.9) 0.30 (1.7) 0.23 (1.3) 0.38 (2.6) 0.20 (1.3)\n200 4.6(28) 2.2(13) 1.1(6.9) 0.67 (4.1) 0.42 (2.6) 0.34 (2.0) 0.29 (1.9) 0.28 (1.7)\n400 6.1(31) 3.0(19) 1.6(11) 0.92 (5.1) 0.46 (2.6) 0.48 (2.8) 0.42 (2.9) 0.39 (2.3)\n800 8.6(36) 4.3(27) 2.3(15) 1.3(8.0) 0.81 (4.6) 0.66 (4.0) 0.58 (3.8) 0.55 (3.2)\n1000 10(50) 5.0(29) 2.6(15) 1.4(8.9) 0.90 (5.4) 0.79 (5.1) 0.66 (4.3) 0.59 (3.8)\n2000 22(83) 11(80) 5.5(32) 2.9(17) 1.6(11) 1.1(6.7) 1.1(6.7) 1.0(6.6)\n4000 103(629) 48(404) 24(160) 12(70) 6.4(39) 3.3(21) 3.6(20) 3.1(19)\n26ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTable 4.Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise)\nwith Low-Latency Filter, atAVDD =3.3V,AVSS =0V,PGA Enabled,\nGlobal Chop Disabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 23.4 (20.8) 23.3 (20.8) 23.3 (20.5) 23.0 (20.5) 22.6 (20.0) 21.9 (19.1) 21.1 (18.6) 20.0 (17.6)\n5 22.9 (20.3) 22.8 (20.5) 22.7 (20.1) 22.6 (20.2) 22.2 (19.7) 21.5 (19.0) 20.6 (17.9) 19.7 (17.1)\n10 22.3 (19.5) 22.3 (19.7) 22.3 (19.8) 22.1 (19.6) 21.7 (19.2) 21.0 (18.4) 20.2 (17.8) 19.4 (16.7)\n16.6 21.9 (19.2) 21.9 (19.3) 21.9 (19.2) 21.7 (19.0) 21.3 (18.8) 20.5 (18.1) 19.8 (17.1) 18.9 (16.2)\n20 22.0 (19.2) 21.9 (19.3) 21.8 (19.3) 21.6 (19.0) 21.3 (18.8) 20.5 (17.9) 19.7 (17.2) 18.9 (16.2)\n50 21.2 (18.5) 21.2 (18.5) 21.1 (18.6) 21.0 (18.3) 20.5 (17.9) 19.9 (17.0) 19.0 (16.4) 18.2 (15.5)\n60 21.0 (18.3) 21.0 (18.4) 21.0 (18.4) 20.8 (18.1) 20.4 (17.7) 19.7 (17.1) 18.9 (16.3) 18.0 (15.4)\n100 20.8 (18.1) 20.6 (17.9) 20.5 (17.9) 20.4 (17.7) 20.0 (17.5) 19.4 (16.9) 17.6 (14.9) 17.6 (14.9)\n200 20.1 (17.4) 20.1 (17.6) 20.1 (17.5) 19.8 (17.2) 19.5 (16.9) 18.8 (16.2) 18.0 (15.3) 17.1 (14.5)\n400 19.6 (17.3) 19.7 (17.0) 19.6 (16.8) 19.4 (16.9) 19.4 (16.9) 18.3 (15.8) 17.5 (14.7) 16.6 (14.0)\n800 19.2 (17.1) 19.1 (16.5) 19.0 (16.4) 18.9 (16.3) 18.6 (16.0) 17.9 (15.2) 17.0 (14.3) 16.1 (13.6)\n1000 19.0 (16.6) 18.9 (16.4) 18.9 (16.3) 18.7 (16.1) 18.4 (15.8) 17.6 (14.9) 16.8 (14.2) 16.0 (13.3)\n2000 17.8 (15.9) 17.8 (14.9) 17.8 (15.3) 17.7 (15.2) 17.5 (14.8) 17.1 (14.5) 16.1 (13.5) 15.2 (12.5)\n4000 15.6 (13.0) 15.7 (12.6) 15.7 (12.9) 15.7 (13.1) 15.6 (13.0) 15.5 (12.9) 14.4 (11.9) 13.6 (11.0)\n(1) The actual data conversion period changes with thesinc3filter andglobal chop mode enabled; seeTable 19fordetails.Table 5.Noise inμVRMS(μVPP)with Sinc3Filter,\natAVDD =3.3V,AVSS =0V,PGA Enabled, Global Chop Enabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)(1)GAIN\n1 2 4 8 16 32 64 128\n2.5 0.22 (1.2) 0.11 (0.60) 0.063 (0.30) 0.031 (0.19) 0.022 (0.15) 0.017 (0.09) 0.014 (0.08) 0.013 (0.07)\n5 0.31 (1.8) 0.15 (0.70) 0.080 (0.52) 0.049 (0.26) 0.032 (0.19) 0.024 (0.15) 0.020 (0.12) 0.019 (0.11)\n10 0.41 (2.4) 0.21 (1.2) 0.12 (0.60) 0.061 (0.37) 0.042 (0.24) 0.031 (0.20) 0.029 (0.17) 0.027 (0.16)\n16.6 0.54 (3.3) 0.28 (1.5) 0.14 (0.80) 0.080 (0.48) 0.052 (0.32) 0.043 (0.26) 0.039 (0.23) 0.034 (0.20)\n20 0.60 (3.3) 0.31 (1.8) 0.16 (0.80) 0.090 (0.56) 0.059 (0.34) 0.046 (0.25) 0.043 (0.27) 0.037 (0.19)\n50 0.91 (4.8) 0.49 (2.5) 0.23 (1.3) 0.14 (0.90) 0.090 (0.45) 0.070 (0.41) 0.069 (0.36) 0.058 (0.33)\n60 1.0(5.7) 0.51 (3.1) 0.26 (1.5) 0.16 (0.90) 0.10 (0.54) 0.090 (0.45) 0.070 (0.41) 0.067 (0.40)\n100 1.2(6.9) 0.63 (3.7) 0.33 (1.7) 0.19 (1.0) 0.13 (0.70) 0.11 (0.59) 0.089 (0.52) 0.084 (0.49)\n200 1.8(10) 0.90 (4.9) 0.48 (2.8) 0.27 (1.4) 0.19 (1.1) 0.15 (0.80) 0.14 (0.80) 0.12 (0.75)\n400 2.5(14) 1.2(7.0) 0.60 (3.4) 0.39 (2.4) 0.26 (1.6) 0.20 (1.1) 0.18 (1.0) 0.16 (0.90)\n800 3.5(21) 1.8(11) 1.0(5.7) 0.55 (3.2) 0.35 (2.1) 0.29 (1.7) 0.26 (1.4) 0.23 (1.3)\n1000 3.9(23) 2.1(13) 1.1(6.0) 0.65 (3.5) 0.39 (2.3) 0.32 (1.9) 0.28 (1.6) 0.26 (1.5)\n2000 6.0(35) 2.8(16) 1.6(8.0) 0.90 (5.0) 0.59 (3.5) 0.47 (2.5) 0.39 (2.2) 0.36 (2.1)\n4000 10(63) 5.3(30) 2.8(16) 1.4(9.0) 0.90 (5.0) 0.67 (4.0) 0.58 (3.3) 0.54 (3.2)\n27ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) The actual data conversion period changes with thesinc3filter andglobal chop mode enabled; seeTable 19fordetails.Table 6.Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise)\nwith Sinc3Filter atAVDD =3.3V,AVSS =0V,PGA Enabled,\nGlobal Chop Enabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)(1)GAIN\n1 2 4 8 16 32 64 128\n2.5 24.4 (22.0) 24.5 (22.0) 24.2 (22.0) 24.3 (21.7) 23.7 (21.0) 23.1 (20.7) 22.4 (19.8) 21.5 (19.1)\n5 24.0 (21.4) 24.0 (21.7) 23.9 (21.2) 23.6 (21.2) 23.2 (20.7) 22.6 (20.0) 21.9 (19.4) 20.9 (18.5)\n10 23.5 (21.0) 23.5 (21.0) 23.3 (21.0) 23.3 (21.0) 22.8 (20.3) 22.2 (19.6) 21.4 (18.9) 20.5 (17.9)\n16.6 23.1 (20.5) 23.1 (20.7) 23.1 (20.5) 22.8 (20.5) 22.5 (19.9) 21.8 (19.2) 20.9 (18.4) 20.1 (17.6)\n20 23.0 (20.5) 22.9 (20.4) 22.9 (20.5) 22.7 (20.5) 22.3 (19.8) 21.7 (19.2) 20.8 (18.2) 20.0 (17.6)\n50 22.4 (20.0) 22.3 (19.9) 22.4 (19.8) 22.1 (19.8) 21.8 (19.4) 21.1 (18.5) 20.1 (17.7) 19.4 (16.8)\n60 22.3 (19.8) 22.2 (19.6) 22.2 (19.7) 21.9 (19.7) 21.6 (19.1) 20.8 (18.4) 20.0 (17.5) 19.2 (16.6)\n100 22.0 (19.5) 21.9 (19.4) 21.8 (19.5) 21.6 (19.5) 21.2 (18.7) 20.5 (18.0) 19.7 (17.2) 18.8 (16.3)\n200 21.4 (18.9) 21.5 (19.0) 21.3 (18.8) 21.1 (18.8) 20.7 (18.1) 20.0 (17.6) 19.1 (16.6) 18.3 (15.7)\n400 21.0 (18.5) 20.9 (18.4) 21.0 (18.5) 20.6 (18.5) 20.2 (17.6) 19.6 (17.1) 18.7 (16.1) 17.9 (15.4)\n800 20.4 (17.9) 20.4 (17.8) 20.3 (17.7) 20.1 (17.7) 19.8 (17.2) 19.0 (16.5) 18.2 (15.7) 17.4 (14.9)\n1000 20.3 (17.7) 20.2 (17.6) 20.1 (17.7) 19.9 (17.7) 19.6 (17.0) 18.9 (16.3) 18.1 (15.6) 17.2 (14.7)\n2000 19.7 (17.1) 19.8 (17.2) 19.6 (17.2) 19.4 (17.2) 19.0 (16.5) 18.3 (15.9) 17.6 (15.2) 16.7 (14.2)\n4000 19.0 (16.3) 18.9 (16.4) 18.8 (16.2) 18.7 (16.2) 18.4 (15.9) 17.8 (15.3) 17.0 (14.5) 16.1 (13.6)\nTable 7.Noise inμVRMS(μVPP)with Low-Latency Filter,\natAVDD =3.3V,AVSS =0V,PGA Enabled, Global Chop Enabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 0.34 (2.1) 0.16 (0.90) 0.09 (0.52) 0.051 (0.26) 0.034 (0.17) 0.027 (0.15) 0.024 (0.14) 0.021 (0.13)\n5 0.47 (2.7) 0.22 (1.3) 0.12 (0.60) 0.076 (0.45) 0.038 (0.22) 0.039 (0.23) 0.034 (0.20) 0.029 (0.19)\n10 0.63 (3.6) 0.33 (1.8) 0.18 (1.0) 0.10 (0.56) 0.069 (0.37) 0.051 (0.30) 0.045 (0.26) 0.041 (0.25)\n16.6 0.90 (4.5) 0.43 (2.5) 0.24 (1.4) 0.14 (0.90) 0.090 (0.50) 0.070 (0.40) 0.065 (0.38) 0.056 (0.35)\n20 0.90 (5.1) 0.42 (2.5) 0.23 (1.4) 0.14 (0.90) 0.090 (0.63) 0.070 (0.41) 0.070 (0.39) 0.059 (0.36)\n50 1.3(8.0) 0.80 (4.6) 0.39 (2.5) 0.23 (1.2) 0.14 (0.90) 0.12 (0.70) 0.11 (0.61) 0.090 (0.50)\n60 1.7(10) 0.80 (4.3) 0.42 (2.8) 0.23 (1.4) 0.18 (1.0) 0.13 (0.70) 0.12 (0.69) 0.11 (0.67)\n100 2.0(12) 1.1(6.0) 0.55 (3.2) 0.34 (1.9) 0.21 (1.3) 0.18 (1.1) 0.16 (0.90) 0.14 (0.80)\n200 3.0(17) 1.5(8.0) 0.70 (4.1) 0.48 (2.9) 0.28 (1.7) 0.26 (1.4) 0.23 (1.3) 0.19 (1.0)\n400 4.3(22) 2.3(13) 1.1(6.0) 0.64 (3.7) 0.44 (2.4) 0.33 (1.9) 0.29 (1.8) 0.28 (1.7)\n800 6.2(25) 3.1(19) 1.5(9.0) 0.90 (5.0) 0.62 (3.4) 0.49 (2.8) 0.45 (2.5) 0.40 (2.3)\n1000 6.0(38) 3.3(19) 1.8(11) 1.1(6.3) 0.66 (3.7) 0.52 (2.8) 0.45 (2.7) 0.45 (2.5)\n2000 15(51) 8.0(50) 4.0(23) 2.2(13) 1.2(7.0) 0.90 (5.2) 0.80 (5.6) 0.70 (3.9)\n4000 65(275) 35(211) 18(116) 9.0(51) 4.4(24) 2.3(15) 2.4(13) 2.2(12)\n28ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTable 8.Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise)\nwith Low-Latency Filter, atAVDD =3.3V,AVSS =0V,PGA Enabled,\nGlobal Chop Enabled, andInternal 2.5-V Reference\nDATA\nRATE\n(SPS)GAIN\n1 2 4 8 16 32 64 128\n2.5 23.8 (21.2) 23.9 (21.4) 23.7 (21.2) 23.5 (21.2) 23.1 (20.8) 22.5 (20.0) 21.7 (19.1) 20.8 (18.2)\n5 23.3 (20.8) 23.4 (20.8) 23.3 (21.0) 23.0 (20.4) 23.0 (20.4) 21.9 (19.4) 21.1 (18.6) 20.4 (17.7)\n10 22.9 (20.4) 22.9 (20.4) 22.7 (20.3) 22.6 (20.1) 22.1 (19.7) 21.6 (19.9) 20.7 (18.2) 19.9 (17.2)\n16.6 22.4 (20.1) 22.5 (19.9) 22.3 (19.8) 22.1 (19.4) 21.8 (19.2) 21.1 (18.6) 20.2 (17.6) 19.4 (16.8)\n20 22.4 (19.9) 22.5 (19.9) 22.4 (19.8) 22.1 (19.4) 21.8 (18.9) 21.0 (18.6) 20.1 (17.8) 19.3 (16.7)\n50 21.8 (19.3) 21.7 (19.0) 21.6 (19.0) 21.4 (19.0) 21.0 (18.4) 20.4 (17.8) 19.4 (17.0) 18.7 (16.3)\n60 21.5 (19.0) 21.6 (19.1) 21.5 (18.8) 21.3 (18.8) 20.8 (18.3) 20.2 (17.7) 19.3 (16.8) 18.5 (15.8)\n100 21.2 (18.6) 21.1 (18.6) 21.1 (18.6) 20.8 (18.3) 20.5 (17.9) 19.7 (17.1) 18.9 (16.4) 18.1 (15.6)\n200 20.7 (18.2) 20.7 (18.2) 20.7 (18.2) 20.3 (17.7) 20.1 (17.5) 19.2 (16.8) 18.4 (15.9) 17.6 (15.2)\n400 20.1 (17.8) 20.1 (17.6) 20.1 (17.6) 19.9 (17.4) 19.4 (17.0) 18.8 (16.4) 18.0 (15.4) 17.1 (14.5)\n800 19.6 (17.6) 19.6 (17.0) 19.7 (17.1) 19.4 (16.8) 18.9 (16.5) 18.3 (15.8) 17.4 (14.9) 16.6 (14.0)\n1000 19.6 (17.0) 19.5 (17.0) 19.4 (16.8) 19.1 (16.6) 18.9 (16.4) 18.2 (15.8) 17.4 (14.8) 16.4 (13.9)\n2000 18.4 (16.6) 18.2 (15.6) 18.2 (15.7) 18.1 (15.6) 18.0 (15.4) 17.4 (14.9) 16.6 (13.8) 15.9 (13.3)\n4000 16.2 (14.1) 16.1 (13.5) 16.1 (13.4) 16.1 (13.6) 16.1 (13.7) 16.1 (13.4) 15.0 (12.7) 14.1 (11.5)\n29ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe ADS124S06 and ADS124S08 areprecision 24-bit, delta-sigma (ΔΣ)ADCs with anintegrated analog front\nend (AFE) tosimplify precision sensor connections. The ADC provides output data rates from 2.5SPS to\n4000 SPS forflexibility inresolution anddata rates over awide range ofapplications. The low-noise andlow-drift\narchitecture make these devices suitable forprecise measurement oflow-voltage sensors, such asload cells and\ntemperature sensors.\nThe ADS124S0x incorporate several features that simplify precision sensor measurements. Key integrated\nfeatures include:\n•Low-noise, CMOS PGA with integrated signal fault detection\n•Low-drift, 2.5-V voltage reference\n•Two sets ofbuffered external reference inputs with reference voltage level detection\n•Dual, matched, sensor-excitation current sources (IDACs)\n•Internal 4.096-MHz oscillator\n•Temperature sensor\n•Four general-purpose input/output pins (GPIOs)\n•Alow-resistance switch (when connected toAVSS) can beused todisconnect bridge sensors toreduce\ncurrent consumption\nAsdescribed inthe Functional Block Diagram section, these devices provide 13(ADS124S08) or7\n(ADS124S06) analog inputs that are configurable aseither single-ended inputs, differential inputs, orany\ncombination ofthetwo. Many oftheanalog inputs have additional features asprogrammed bytheuser. The\nanalog inputs canbeprogrammed toenable thefollowing extended features:\n•Two sensor excitation current sources: allanalog input pins (and REFP1 andREFN1 ontheADS124S06)\n•Sensor biasing voltage (VBIAS): pins AIN0, AIN1, AIN2, AIN3, AIN4, AIN5, AINCOM\n•Four GPIO pins: AIN8, AIN9, AIN10, AIN11 (ADS124S08 only, theADS124S06 hasdedicated GPIOs)\n•Sensor burn-out current sources: analog input pins selected forADC input\nFollowing theinput multiplexer (MUX), theADC features ahigh input-impedance, low-noise, programmable gain\namplifier (PGA), eliminating theneed foranexternal amplifier. The PGA gain isprogrammable from 1to128 in\nbinary steps. The PGA can bebypassed toallow theinput range toextend 50mVbelow ground orabove\nsupply. The PGA hasoutput voltage monitors toverify theintegrity oftheconversion result.\nAninherently stable delta-sigma modulator measures theratio oftheinput voltage tothereference voltage to\nprovide theADC result. The ADC operates with theinternal 2.5-V reference, orwith uptotwoexternal reference\ninputs. The external reference inputs canbecontinuously monitored forlow(ormissing) voltage. The REFOUT\npinprovides thebuffered 2.5-V internal voltage reference output thatcanbeused tobias external circuitry.\nThe digital filter provides twofilter modes, sinc3and low-latency, allowing optimization ofsettling time and line-\ncycle rejection. The third-order sinc filter offers simultaneous 50-Hz and60-Hz line-cycle rejection atdata rates of\n2.5SPS, 5SPS, and10SPS, 50-Hz rejection atdata rates of16.6 SPS and50SPS, and60-Hz rejection atdata\nrates of20SPS and 60SPS. The low-latency filter provides settled data with 50-Hz and 60-Hz line-cycle\nrejection atdata rates of2.5SPS, 5SPS, 10SPS, and 20SPS, 50-Hz rejection atdata rates of16.6 SPS and\n50SPS, and60-Hz rejection atadata rate of60SPS.\nTwo programmable excitation current sources provide bias toresistive sensors [such asresistance temperature\ndetectors (RTDs) orthermistors]. The ADC integrates several system monitors forread back, such as\ntemperature sensor andsupply monitors. Four GPIO pins areavailable aseither dedicated pins (ADS124S06) or\ncombined with analog input pins (ADS124S08).\nThe ADS124S0x system clock iseither provided bytheinternal low-drift, 4.096-MHz oscillator oranexternal\nclock source ontheCLK input.\nPGAInput\nMuxSerial\nInterface\nand\nControlCS\nDOUT/DRDYSCLK\nDRDYSTART/SYNC\n4.096-MHz\nOscillatorCLKREFOUT\nReference\nDetection\nPGA Rail\nDetectionAINCOM\nAIN0\nAIN1\n/ GPIO1 Power Supplies\nTemperature\nSensorADS124S06\nADS124S08DVDD\nDGNDAIN2\nAIN3\nAIN4\nAIN5\n/ REFP1 \n/ REFN1\n/ GPIO0Excitation\nCurrent\nSources\nRESET\nDINREFP0 REFCOM\n / GPIO3/ GPIO2\nAVSSVBIASAVDD\nReference \nBuffersReference\nMux2.5-V\nReferenceREFN0\nADS124S08\nonlyBurnout\nDetectBurnout\nDetect\n24-Bit û\x08\nADCConfigurable\nDigital\nFilterAVSS-SW DVDDIOVDD\nSystem-, Self-\nCalibrationAIN9AIN6 \nAIN7 \n AIN8\n AIN11 AIN10\nCopyright © 2016, Texas Instruments Incorporated\n30ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedOverview (continued)\nThe SPI-compatible serial interface isused toread theconversion data and also toconfigure and control the\nADC. The serial interface consists offour signals: CS, SCLK, DIN, and DOUT/ DRDY. The conversion data are\nprovided with anoptional CRC code forimproved data integrity. The dual function DOUT/ DRDY output indicates\nwhen conversion data areready andalso provides thedata output. The serial interface canbeimplemented with\naslittle asthree connections bytying CSlow. Start ADC conversions with either theSTART/SYNC pinorwith\ncommands. The ADC can beprogrammed foracontinuous conversion mode ortoperform single-shot\nconversions.\nThe AVDD analog supply operates with bipolar supplies from ±1.5Vto±2.625 Vorwith aunipolar supply from\n2.7Vto5.25 V.Forunipolar-supply operation, use theVBIAS voltage tobias isolated (floating) sensors. The\ndigital supplies operate with unipolar supplies only. The DVDD digital power supply operates from 2.7Vto3.6V\nandtheIOVDD supply operates from DVDD to5.25 V.\n9.2 Functional Block Diagram\n31ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3 Feature Description\n9.3.1 Multiplexer\nThe ADS124S0x contains aflexible input multiplexer; see Figure 49.Select any ofthesix(ADS124S06) or12\n(ADS124S08) analog inputs asthepositive ornegative input forthePGA using theMUX_P[3:0] andMUX_N[3:0]\nbitsintheinput multiplexer register (02h). Inaddition, AINCOM canbeselected asthepositive ornegative PGA\ninput. AINCOM istreated asaregular analog input, asisAINx. Use AINCOM insingle-ended measurement\napplications asthecommon input fortheother analog inputs.\nThe multiplexer also routes theexcitation current sources todrive resistive sensors (bridges, RTDs, and\nthermistors) andcanprovide bias voltages forunbiased sensors (unbiased thermocouples forexample) toanalog\ninput pins.\nThe ADS124S0x also contain asetofsystem monitor functions measured through themultiplexer. The inputs\ncan beshorted together atmid-supply [(AVDD +AVSS) /2]tomeasure and calibrate theinput offset ofthe\nanalog front-end and theADC. The system monitor also includes atemperature sensor that provides a\nmeasurement ofthedevice temperature. The system monitor canalso measure theanalog and digital supplies,\nmeasuring [(AVDD –AVSS) /4]fortheanalog supply orDVDD /4forthedigital supply. Finally, thesystem\nmonitor contains asetofburn-out current sources that pulltheinputs toeither supply ifthesensor hasburned\noutandhasahigh impedance sothattheADC measures afull-scale reading.\nThe multiplexer implements abreak-before-make circuit. When changing themultiplexer channels using the\nMUX_P[3:0] and MUX_N[3:0] bits, thedevice first disconnects thePGA inputs from theanalog inputs and\nconnects them tomid-supply for2·tCLK.Inthenext step, thePGA inputs connect totheselected new analog\ninput channels. This break-before-make behavior ensures theADC always starts from aknown state andthatthe\nanalog inputs arenotmomentarily shorted together.\nElectrostatic discharge (ESD) diodes toAVDD and AVSS protect theinputs. Toprevent theESD diodes from\nturning on,theabsolute voltage onanyinput must stay within therange provided byEquation 3:\nAVSS –0.3V<V(AINx) <AVDD +0.3V (3)\nExternal Schottky clamp diodes orseries resistors may berequired tolimit theinput current tosafe values (see\ntheAbsolute Maximum Ratings table). Overdriving anunselected input onthedevice can affect conversions\ntaking place onother input pins.\nAIN0AVDD AVDD\nIDAC1 IDAC2\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDD\nAVSS AVDDAVDD AVDD\n(AVDD í\x03AVSS) \x87\x03(5 / 8)\n\'9\'\'\x03\x87\x03(4 / 12)\nAVDD\nAVSSTemperature\nDiode\nVBIASVBIASVBIASVBIASVBIASVBIAS\nPGA\nBurn-Out Current SourceBurn-Out Current Source\nTo ADCAINP\nAINNAIN1\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6\nAIN7\nAIN8\nAIN9\nAIN10\nAIN11VBIAS\nAVSS AVDDAVSS AVDD\nAINCOM\nADS124S08 Only(AVDD í\x03AVSS) \x87\x03(3 / 8)\n\'9\'\'\x03\x87\x03(1 / 12)(2)\n(3)(1)\n(AVDD + AVSS) / 2\nCopyright © 2016, Texas Instruments Incorporated\n32ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFeature Description (continued)\n(1) AIN PandAIN Nareconnected together to(AVDD +AVSS) /2foroffset measurement.\n(2) Measurement fortheanalog supply equivalent to(AVDD –AVSS) /4.\n(3) Measurement fortheanalog supply equivalent toDVDD /4.\nFigure 49.Analog Input Multiplexer\n250 \r\n+\n+250 \r\n16 pF16 pF\n320 pFA1\nA22.5 k\r\n2.5 k\r     ADCAINP\nAINNRGRF\nRF\n33ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFeature Description (continued)\n9.3.2 Low-Noise Programmable Gain Amplifier\nThe ADS124S06 and ADS124S08 feature alow-drift, low-noise, high input impedance programmable gain\namplifier (PGA). Figure 50shows asimplified diagram ofthePGA. The PGA consists oftwochopper-stabilized\namplifiers (A1andA2)andaresistor feedback network thatsets thegain ofthePGA. The PGA input isequipped\nwith anelectromagnetic interference (EMI) filter andanantialiasing filter ontheoutput.\nFigure 50.Simplified PGA Diagram\nThe PGA canbesettogains of1,2,4,8,16,32,64,or128using theGAIN[2:0] bitsinthegain setting register\n(03h). Gain ischanged inside thedevice using avariable resistor, RG.The differential full-scale input voltage\nrange (FSR) ofthePGA isdefined bythegain setting andthereference voltage used, asshown inEquation 4:\nFSR =±VREF/Gain (4)\nTable 9shows thecorresponding full-scale ranges when using theinternal 2.5-V reference.\nTable 9.PGA Full-Scale Range\nGAIN SETTING FSR\n1 ±2.5V\n2 ±1.25 V\n4 ±0.625 V\n8 ±0.313 V\n16 ±0.156 V\n32 ±0.078 V\n64 ±0.039 V\n128 ±0.020 V\nThe PGA must beenabled with thePGA_EN[1:0] bitsofthegain setting register (03h). Setting these bitsto00\npowers down andbypasses thePGA. Asetting of01enables thePGA. The 10and11settings arereserved and\nmust notbewritten tothedevice.\nWith thePGA enabled, gains 64and 128 areestablished inthedigital domain. When thedevice issetto64or\n128, thePGA issettoagain of32,and additional gain isestablished with digital scaling. The input-referred\nnoise does stillimprove compared tothegain =32setting because thePGA isbiased with ahigher supply\ncurrent toreduce noise.\nAVSSAVDD  ± 0.15 V\nAVSS + 0.15 VVOUTP = VAINP + VIN Â\x03(Gain ± 1) / 2 \nVOUTN = VAINN ± VIN Â\x03(Gain ± 1) / 2 VAINNVAINP\nVIN = VAINP ± VAINNPGA Input PGA Output\nAVDD\n34ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.2.1 PGA Input-Voltage Requirements\nAswith many amplifiers, thePGA has anabsolute input voltage range requirement that cannot beexceeded.\nThe maximum and minimum absolute input voltages arelimited bythevoltage swing capability ofthePGA\noutput. The specified minimum andmaximum absolute input voltages (VAINPandVAINN)depend onthePGA gain,\nthemaximum differential input voltage (VINMAX ),and thetolerance oftheanalog power-supply voltages (AVDD\nandAVSS). Use themaximum voltage expected intheapplication forVINMAX .The absolute positive andnegative\ninput voltages must bewithin thespecified range, asshown inEquation 5:\nAVSS +0.15 V+|VINMAX |·(Gain –1)/2<VAINP,VAINN<AVDD –0.15 V–|VINMAX |·(Gain –1)/2\nwhere\n•VAINP,VAINN=absolute input voltage\n•VINMAX =VAINP–VAINN=maximum differential input voltage (5)\nAsmentioned intheprevious section, PGA gain settings of64and 128 arescaled inthedigital domain and are\nnotimplemented with theamplifier. When using thePGA ingains of64and128, setthegain inEquation 5to32\ntocalculate theabsolute input voltage range.\nThe relationship between thePGA input tothePGA output isshown graphically inFigure 51.The PGA output\nvoltages (VOUTP,VOUTN)depend onthePGA gain and theinput voltage magnitudes. Forlinear operation, the\nPGA output voltages must notexceed AVDD –0.15 VorAVSS +0.15 V.Note that thediagram depicts a\npositive differential input voltage thatresults inapositive differential output voltage.\nFigure 51.PGA Input/Output Range\nDownload theADS1x4S0x design calculator from www.ti.com .This calculator canbeused todetermine theinput\nvoltage range ofthePGA.\n9.3.2.2 PGA Rail Flags\nThe PGA railflags (FL_P_RAILP, FL_P_RAILN, FL_N_RAILP, and FL_N_RAILN) inthestatus register (01h)\nindicate ifthepositive ornegative output ofthePGA iscloser totheanalog supply rails than 150mV. Enable the\nPGA output raildetection circuit using theFL_RAIL_EN bitintheexcitation current register 1(06h). Aflaggoing\nhigh indicates that thePGA isoperating outside thelinear operating orabsolute input voltage range. PGA rail\nflags arediscussed inmore detail inthePGA Output Voltage RailMonitors section.\n9.3.2.3 Bypassing thePGA\nAtagain of1,thedevice canbeconfigured todisable andbypass thelow-noise PGA. Disabling thePGA lowers\ntheoverall power consumption andalso removes therestrictions ofEquation 5fortheinput voltage range. Ifthe\nPGA isbypassed, theADC absolute input voltage range extends beyond theAVDD and AVSS power supplies,\nallowing input voltages atorbelow ground. The absolute input voltage range when thePGA isbypassed is\nshown inEquation 6:\nAVSS –0.05 V<VAINP,VAINN<AVDD +0.05 V (6)\nREFP0\nREFCOMREFOUT\n1 PFInternal\n2.5 V\n Reference\nADCVREFP\nVREFN(1)\n00\n01\n1000\n01\n10 REFP1\nREFN0\nREFN1REFP_BUF bit of REF register\n0 = Enabled\n1 = Disabled\nREFN_BUF bit of REF register\n0 = Enabled\n1 = DisabledREFCON[1:0] bits of REF register\n00 = Internal reference off\n01 = Internal reference on;\n        off in power-down mode\n10 = Internal reference always on\n11 = ReservedREFSEL[1:0] bits of REF register\n00 = REFP0, REFN0\n01 = REFP1, REFN1\n10 = Internal 2.5-V reference\n11 = Reserved\nReference\nDetection\n35ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedInorder tomeasure single-ended signals thatarereferenced toAVSS (AIN P=VIN,AIN N=AVSS), thePGA must\nbebypassed. The PGA isbypassed andpowered down bysetting thePGA_EN[1:0] bitsto00inthegain setting\nregister (03h).\nForsignal sources with high output impedance, external buffering may stillbenecessary. Note thatactive buffers\nintroduce noise and also introduce offset and gain errors. Consider allofthese factors inhigh-accuracy\napplications.\n9.3.3 Voltage Reference\nThe devices require areference voltage foroperation. The ADS124S0x offers anintegrated low-drift 2.5-V\nreference. For applications that require adifferent reference voltage value oraratiometric measurement\napproach, theADS124S08 offers twodifferential reference input pairs (REFP0, REFN0 and REFP1, REFN1).\nThe differential reference inputs allow freedom inthereference common-mode voltage. REFP0 and REFN0 are\ndedicated reference inputs, whereas REFP1 andREFN1 areshared with inputs AIN6 andAIN7 (respectively) on\ntheADS124S08. The specified external reference voltage range is0.5VtoAVDD. The reference voltage is\nshown inEquation 7,where V(REFPx) and V(REFNx) aretheabsolute positive and absolute negative reference\nvoltages.\nVREF=V(REFPx) –V(REFNx) (7)\nThe polarity ofthereference voltage internal totheADC must bepositive. The magnitude ofthereference\nvoltage together with thePGA gain establishes theADC full-scale differential input range asdefined by\nFSR =±VREF/Gain.\nFigure 52shows theblock diagram ofthereference multiplexer. The ADC reference multiplexer selects between\ntheinternal reference and twoexternal references (REF0 and REF1). The reference multiplexer isprogrammed\nwith theREFSEL[1:0] bitsinthereference control register (05h). Bydefault, theexternal reference pair REFP0,\nREFN0 isselected.\n(1) The internal reference requires aminimum 1-µFcapacitor connected from REFOUT toREFCOM.\nFigure 52.Reference Multiplexer Block Diagram\nThe ADC also contains anintegrated reference voltage monitor. This monitor provides continuous detection ofa\nlowormissing reference during theconversion cycle. The reference monitor flags (FL_REF_L0 andFL_REF_L1)\naresetintheSTATUS byte anddescribed intheReference Monitor section.\n36ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.3.1 Internal Reference\nThe ADC integrates aprecision, low-drift, 2.5-V reference. The internal reference isenabled bysetting\nREFCON[1:0] to10(reference isalways on)or01(reference ison,butpowers down inpower-down mode) in\nthereference control register (05h). Bydefault, theinternal voltage reference ispowered down. Toselect the\ninternal reference foruse with theADC, settheREFSEL[1:0] bitsto10.The REFOUT pinprovides abuffered\nreference output voltage when theinternal reference voltage isenabled. The negative reference output isthe\nREFCOM pin,asshown inFigure 52.Connect acapacitor intherange of1μFto47μFbetween REFOUT and\nREFCOM. Larger capacitor values help filter more noise attheexpense ofalonger reference start-up time.\nThe capacitor isnotrequired iftheinternal reference isnotused. However, theinternal reference must be\npowered onifusing theIDACs.\nThe internal reference requires astart-up time thatmust beaccounted forbefore starting aconversion, asshown\ninTable 10.\nTable 10.Internal Reference Settling Time\nREFOUT CAPACITOR SETTLING ERROR SETTLING TIME (ms)\n1µF0.01% 4.5\n0.001% 5.9\n10µF0.01% 4.9\n0.001% 6.3\n47µF0.01% 5.5\n0.001% 7.0\n9.3.3.2 External Reference\nThe ADS124S0x provides two external reference inputs selectable through thereference multiplexer. The\nreference inputs aredifferential with independent positive and negative inputs. REFP0 and REFN0 orREFP1\nandREFN1 canbeselected astheADC reference. REFP1 andREFN1 areshared inputs with analog pins AIN6\nandAIN7 intheADS124S08.\nWithout buffering, thereference input impedance isapproximately 250 kΩ.The reference input current canlead\ntopossible errors from either high reference source impedance orthrough reference input filtering. Toreduce the\ninput current, useeither internal orexternal reference buffers. Inmost applications external reference buffering is\nnotnecessary.\nConnect a100-nF bypass capacitor across theexternal reference input pins. Follow thespecified absolute and\ndifferential reference voltage requirements.\n9.3.3.3 Reference Buffers\nThe device hastwoindividually selectable reference input buffers tolower thereference input current. Use the\nREFP_BUF and REFN_BUF bits inthereference control register (05h) toenable ordisable thepositive and\nnegative reference buffers respectively. Note that these bits are active low. Writing a1toREFP_BUF or\nREFN_BUF disables thereference buffers.\nThe reference buffers are recommended tobedisabled when the internal reference isselected for\nmeasurements. When theexternal reference input isatthesupply voltage (REFPx atAVDD orREFNx atAVSS),\nthereference buffer isrecomended tobedisabled.\nSinc3\nFilterfCLK = 4.096 MHz\nfCLK / 16\nfMOD = 256 kHz\nADC\nDR[3:0] Bits of\nDATARATE RegisterADC Data \nOutputSinc1\nFilter\nLL1\nFilter4000, 2000, 1000, 800, 400, 200, \n100, 60, 50, 20, 16.6, 10, 5, 2.5 SPS\nLL2\nFilter\nSinc1\nFilter20, 10, 5, 2.5 SPS\n400, 200, 100, 60, 50, 16.6 SPS\n4000, 2000, 1000, 800 SPSSinc3 Filter\nLow-Latency Filter\nFILTER Bit of\nDATARATE Register\n0 = Sinc3 Filter\n1 = Low-Latency filter0000 = 2.5 SPS\n0001 = 5 SPS\n0010 = 10 SPS\n0011 = 16.6 SPS\n0100 = 20 SPS\n0101 = 50 SPS\n0110 = 60 SPS\n0111 = 100 SPS1000 = 200 SPS\n1001 = 400 SPS\n1010 = 800 SPS\n1011 = 1000 SPS\n1100 = 2000 SPS\n1101 = 4000 SPS\n1110 = 4000 SPS\n1111 = Reserved\n37ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.4 Clock Source\nThe ADS124S0x system clock iseither provided bytheinternal low-drift 4.096-MHz oscillator oranexternal clock\nsource onthe CLK input. Use the CLK bitwithin the data rate register (04h) toselect the internal\n4.096-MHz oscillator oranexternal clock source.\nThe device defaults tousing theinternal oscillator. Ifthedevice isreset (from either theRESET pin, orthe\nRESET command), then theclock source returns tousing theinternal oscillator even ifanexternal clock is\nselected.\n9.3.5 Delta-Sigma Modulator\nAdelta-sigma (ΔΣ)modulator isused inthedevices toconvert theanalog input voltage into apulse code\nmodulated (PCM) data stream. The modulator runs atamodulator clock frequency offMOD=fCLK/16,where fCLK\niseither provided bytheinternal 4.096-MHz oscillator ortheexternal clock source.\n9.3.6 Digital Filter\nThe devices offer digital filter options forboth filtering and decimation ofthedigital data stream coming from the\ndelta-sigma modulator. The implementation ofthedigital filter isdetermined bythedata rate and filter mode\nsetting. Figure 53shows thedigital filter implementation. Choose between athird-order sinc filter (sinc3)and a\nlow-latency filter (low-latency filter with multiple components) using theFILTER bitinthedata rate register (04h).\nNOTE: LLfilter =low-latency filter.\nFigure 53.Digital Filter Architecture\n38ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedRegardless oftheFILTER type setting, theoversampling ratio isthesame foreach given data rate, meaning that\nthedevice requires asetnumber ofmodulator clocks tooutput asingle ADC conversion data. The output data\nrate isselected using theDR[3:0] bitsinthedata rate register andisshown inTable 11.\n(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock.\n(2) The oversampling ratio isfMOD divided bythedata rate; fMOD =fCLK/16.Table 11.ADC Data Rates andDigital Filter Oversampling Ratios\nNOMINAL DATA RATE\n(SPS)(1)DATA RATE REGISTER\nDR[3:0]OVERSAMPLING\nRATIO(2)\n2.5 0000 102400\n5 0001 51200\n10 0010 25600\n16.6 0011 15360\n20 0100 12800\n50 0101 5120\n60 0110 4264\n100 0111 2560\n200 1000 1280\n400 1001 640\n800 1010 320\n1000 1011 256\n2000 1100 128\n4000 1101 64\n9.3.6.1 Low-Latency Filter\nThe low-latency filter isselected when theFILTER bitissetto0inthedata rate register (04h). The filter isa\nfinite impulse response (FIR) filter thatprovides settled data, given thattheanalog input signal hassettled tothe\nfinal value before theconversion isstarted. The low-latency filter isespecially useful when multiple channels\nmust bescanned inminimal time.\n9.3.6.1.1 Low-Latency Filter Frequency Response\nThe low-latency filter provides many data rate options forrejecting 50-Hz and 60-Hz linecycle noise. Atdata\nrates of2.5SPS, 5SPS, 10SPS, and 20SPS, thefilter rejects both 50-Hz and 60-Hz linefrequencies. Atdata\nrates of16.6 SPS and 50SPS, thefilter hasanotch at50Hz.Ata60-SPS data rate, thefilter hasanotch at\n60Hz.\nFor detailed frequency response plots showing line cycle noise rejection, download theADS1x4S0x design\ncalculator from www.ti.com .\nFrequency (Hz)Magnitude (dB)\n020406080100120140160180 200-120-100-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n40 45 50 55 60 65 70-120-100-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0102030405060708090 100-120-100-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n020406080100120140 160-60-40-200\nFrequency (Hz)Magnitude (dB)\n0102030405060 70-120-100-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0102030405060 70-120-100-80-60-40-200\n39ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFigure 54toFigure 68show thefrequency response ofthelow-latency filter fordifferent data rates. Table 12\ngives thebandwidth ofthelow-latency filter foreach data rate.\nfCLK=4.096 MHz, low-latency filter\nFigure 54.Low-Latency Filter Frequency Response,\nData Rate =2.5SPSfCLK=4.096 MHz, low-latency filter\nFigure 55.Low-Latency Filter Frequency Response,\nData Rate =5SPS\nfCLK=4.096 MHz, low-latency filter\nFigure 56.Low-Latency Filter Frequency Response,\nData Rate =10SPSfCLK=4.096 MHz, low-latency filter\nFigure 57.Low-Latency Filter Frequency Response,\nData Rate =16.6 SPS\nfCLK=4.096 MHz, low-latency filter\nFigure 58.Low-Latency Filter Frequency Response,\nData Rate =20SPSfCLK=4.096 MHz, low-latency filter\nFigure 59.Low-Latency Filter Frequency Response,\nData Rate =20SPS, Zoomed to50Hzand60Hz\nFrequency (Hz)Magnitude (dB)\n01000200030004000500060007000 8000-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0500100015002000250030003500 4000-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0 200 400 600 800 1000-60-40-200\nFrequency (Hz)Magnitude (dB)\n0 400 800 1200 1600 2000-60-40-200\nFrequency (Hz)Magnitude (dB)\n0 100 200 300 400-60-40-200\nFrequency (Hz)Magnitude (dB)\n050100150200250300350 400-60-40-200\n40ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedfCLK=4.096 MHz, low-latency filter\nFigure 60.Low-Latency Filter Frequency Response,\nData Rate =50SPSfCLK=4.096 MHz, low-latency filter\nFigure 61.Low-Latency Filter Frequency Response,\nData Rate =60SPS\nfCLK=4.096 MHz, low-latency filter\nFigure 62.Low-Latency Filter Frequency Response,\nData Rate =100SPSfCLK=4.096 MHz, low-latency filter\nFigure 63.Low-Latency Filter Frequency Response,\nData Rate =200SPS\nfCLK=4.096 MHz, low-latency filter\nFigure 64.Low-Latency Filter Frequency Response,\nData Rate =400SPSfCLK=4.096 MHz, low-latency filter\nFigure 65.Low-Latency Filter Frequency Response,\nData Rate =800SPS\nFrequency (Hz)Magnitude (dB)\n0 8000 16000 24000 32000 40000-100-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0 2000 4000 6000 8000 10000-80-60-40-200\nFrequency (Hz)Magnitude (dB)\n0 4000 8000 12000 16000 20000-100-80-60-40-200\n41ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedfCLK=4.096 MHz, low-latency filter\nFigure 66.Low-Latency Filter Frequency Response,\nData Rate =1kSPSfCLK=4.096 MHz, low-latency filter\nFigure 67.Low-Latency Filter Frequency Response,\nData Rate =2kSPS\nfCLK=4.096 MHz, low-latency filter\nFigure 68.Low-Latency Filter Frequency Response,\nData Rate =4kSPS\n(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.Table 12.Low-Latency Filter Bandwidth\nNOMINAL DATA RATE (SPS)(1)–3-dB BANDWIDTH (Hz)(1)\n2.5 1.1\n5 2.2\n10 4.7\n16.6 7.4\n20 13.2\n50 22.1\n60 26.6\n100 44.4\n200 89.9\n400 190\n800 574\n1000 718\n2000 718\n4000 718\n42ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.\n(2) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART command.\n(3) Time does notinclude theprogrammable delay setbytheDELAY[2:0] bitsinthegain setting register. The default setting isanadditional\n14·tMOD,where tMOD =tCLK·16.\n(4) Subsequent readings incontinuous conversion mode donothave theprogrammable delay time.The low-latency filter notches and output data rate scale proportionally with theclock frequency. Forexample, a\nnotch thatappears at20Hzwhen using a4.096-MHz clock appears at10Hzifa2.048-MHz clock isused. Note\nthattheinternal oscillator canvary over temperature asspecified intheElectrical Characteristics table. The data\nrate, conversion time, and filter notches consequently vary bythesame percentage. Consider using anexternal\nprecision clock source ifadigital filter notch ataspecific frequency with atighter tolerance isrequired.\n9.3.6.1.2 Data Conversion Time fortheLow-Latency Filter\nThe amount oftime required toreceive data from theADC depends onmore than justthenominal data rate of\nthedevice. The data period also depends onthemode ofoperation andother configurations ofthedevice. When\nthelow-latency filter isenabled, thedata settles inonedata period. However, asmall amount oflatency exists to\nsetupthedevice, calculate theconversion data from themodulator samples, andother overhead thatadds time\ntotheconversion. Forthisreason, thefirstconversion data takes longer than subsequent data conversions.\nTable 13shows theconversion times forthelow-latency filter foreach ADC data rate and various conversion\nmodes.\nTable 13.Data Conversion Time fortheLow-Latency Filter\nNOMINAL\nDATA RATE(1)\n(SPS)FIRST DATA\nFOR CONTINUOUS CONVERSION MODE\nORSINGLE-SHOT CONVERSION MODE(2)SECOND AND SUBSEQUENT\nCONVERSIONS FOR CONTINUOUS\nCONVERSION MODE\nms(3) NUMBER OF\ntMODPERIODS(3) ms(4) NUMBER OF\ntMODPERIODS(4)\n2.5 406.504 104065 400 102400\n5 206.504 52865 200 51200\n10 106.504 27265 100 25600\n16.6 60.254 15425 60 15360\n20 56.504 14465 50 12800\n50 20.156 5160 20 5120\n60 16.910 4329 16.66 4264\n100 10.156 2600 10 2560\n200 5.156 1320 5 1280\n400 2.656 680 2.5 640\n800 1.406 360 1.25 320\n1000 1.156 296 1 256\n2000 0.656 168 0.5 128\n4000 0.406 104 0.25 64\nFrequency (Hz)Magnitude (dB)\n0102030405060708090 100-120-100-80-60-40-200\nNormalized FrequencyMagnitude (dB)\n0123456789 10-120-100-80-60-40-200\n3\nCLK\nSinc3\nCLK16 f OSRsinfH(f) H (f)\n16 fOSR sinf§ · S \x98 \n¨ ¸ \n© ¹   \n§ · Su¨ ¸ \n© ¹ \n43ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.6.2 Sinc3Filter\nThe sinc3digital filter isselected when theFILTER bitissetto0inthedata rate register (04h). Compared tothe\nlow-latency filter, thesinc3filter hasimproved noise performance buthasathree-cycle latency inthedata output.\n9.3.6.2.1 Sinc3Filter Frequency Response\nThe low-pass nature ofthesinc3filter establishes theoverall frequency response. The frequency response is\ngiven byEquation 8:\nwhere\n•f=signal frequency\n•fCLK=ADC clock frequency\n•OSR =oversampling ratio (8)\nThe sinc3filter offers simultaneous 50-Hz and 60-Hz linecycle rejection atdata rates of2.5SPS, 5SPS, and\n10SPS. The sinc3filter offers only 50-Hz rejection atdata rates of16.6 SPS and 50SPS, and only 60-Hz\nrejection atdata rates of20SPS and 60SPS. The sinc3digital filter response scales with thedata rate and has\nnotches atmultiples ofthedata rate. Figure 69shows thesinc3digital filter frequency response normalized tothe\ndata rate. Asanexample, Figure 70shows thefrequency response when thedata rate issetto10SPS, and\nFigure 71illustrates aclose-up ofthefilter rejection of50-Hz and 60-Hz line frequencies. Formore detailed\nfrequency response plots, download theADS1x4S0x design calculator from www.ti.com .\nTable 14gives thebandwidth ofthesinc3filter foreach data rate.\nFrequency normalized todata rate, sinc3filter\nFigure 69.Sinc3Filter Frequency Response,\nNormalized toData RatefCLK=4.096 MHz, sinc3filter\nFigure 70.Sinc3Filter Frequency Response,\nData Rate =10SPS\nFrequency (Hz)Magnitude (dB)\n40 45 50 55 60 65 70-140-120-100-80-60-40-200\n44ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedfCLK=4.096 MHz, sinc3filter\nFigure 71.Sinc3Filter Frequency Response,\nData Rate =10SPS, Zoomed to50Hzand60Hz\n(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.Table 14.Sinc3Filter –3-dB Bandwidth\nNOMINAL DATA RATE (SPS)(1)–3-dB BANDWIDTH (Hz)(1)\n2.5 0.65\n5 1.3\n10 2.6\n16.6 4.4\n20 5.2\n50 13.1\n60 15.7\n100 26.2\n200 52.3\n400 105\n800 209\n1000 262\n2000 523\n4000 1046\nAsmentioned intheprevious section, filter notches and output data rate scale proportionally with theclock\nfrequency andtheinternal oscillator canchange frequency with temperature.\n45ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.\n(2) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART command.\n(3) Time does notinclude theprogrammable delay setbytheDELAY[2:0] bitsinthegain setting register. The default setting isanadditional\n14·tMOD,where tMOD =tCLK·16.\n(4) Subsequent readings incontinuous conversion mode donothave theprogrammable delay time.9.3.6.2.2 Data Conversion Time fortheSinc3Filter\nSimilar tothelow-latency filter, thesinc3filter requires different amounts oftime tocomplete aconversion. By\nnature, thesinc3filter normally takes three conversion tosettle. Inboth single-shot conversion mode and\ncontinuous conversion mode, thefirsttwoconversions aresuppressed sothatonly settled data areoutput bythe\nADC.\nTable 15shows theconversion times forthesinc3filter foreach ADC data rate andvarious conversion modes.\nTable 15.Data Conversion Time fortheSinc3Filter\nNOMINAL DATA RATE(1)\n(SPS)FIRST DATA FOR\nCONTINUOUS CONVERSION MODE OR\nSINGLE-SHOT CONVERSION MODE(2)SECOND AND SUBSEQUENT\nCONVERSIONS FOR CONTINUOUS\nCONVERSION MODE\nms(3) NUMBER OF\ntMODPERIODS(3) ms(4) NUMBER OF\ntMODPERIODS(4)\n2.5 1200.254 307265 400 102400\n5 600.254 153665 200 51200\n10 300.254 76865 100 25600\n16.6 180.254 46145 60 15360\n20 150.254 38465 50 12800\n50 60.254 15425 20 5120\n60 50.223 12857 16.66 4264\n100 30.254 7745 10 2560\n200 15.254 3905 5 1280\n400 7.754 1985 2.5 640\n800 4.004 1025 1.25 320\n1000 3.156 808 1 256\n2000 1.656 424 0.5 128\n4000 0.906 232 0.25 64\n9.3.6.3 Note onConversion Time\nEach data period consists oftime required forthemodulator tosample theanalog inputs. However, there is\nadditional time required before thesamples become anADC conversion result. First, there isaprogrammable\nconversion delay (described intheProgrammable Conversion Delay section) thatisadded before theconversion\nstarts. This delay allows foradditional settling time forinput filtering ontheanalog inputs and fortheantialiasing\nfilter after thePGA. The default programmable conversion delay is14·tMOD.Also, overhead time isneeded to\nconvert themodulator samples intoanADC conversion result. This overhead time includes anynecessary offset\norgain compensation after thedigital filter accumulates adata result.\nThe firstconversion when thedevice isincontinuous conversion mode (just asinsingle-shot conversion mode)\nincludes theprogrammable conversion delay, themodulator sampling time, and theoverhead time. The second\nandsubsequent conversions arethenormal data period (period asgiven bytheinverse ofthedata rate).\nSampling for\nfirst data\nxxData\nreadyConversion\nstart(1)Single-shot conversion mode: Low-Latency filter\nSampling for\nfirst data.\nxxData not \nsettledData not \nsettledFilter settled\nFirst data ready(2)Conversion\nstart(1)\nSampling for\nsecond data.Sampling for\nthird data.Single-shot conversion mode: Sinc3 FilterxProgrammable delay\nModulator sampling\nADC overhead\nSampling for\nfirst data.\nxxFirst\ndata ready(3)Second \ndata readyThird data \nreadyConversion\nstart(1)\nSampling for\nsecond data.\nSampling for\nthird data.Continuous conversion mode: Low-Latency or Sinc3 FilterDRDYDRDY\nDRDYDRDYLow-Latency Filter\nSinc3 FilterSampling for\nfourth data.Fourth data \nready\nContinued \nsampling.\n46ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFigure 72shows thetime sequence fortheADC inboth continuous conversion and single-shot conversion\nmodes. The sequence isthesame regardless ofthefilter setting. However, when thelow-latency filter settles for\neach data, thesinc3filter does notsettle until thethird data.\n(1) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART\ncommand.\n(2) Insinc3filter mode, thefirsttwodata outputs aresuppressed toallow forthemeasurement data tosettle.\n(3) Insinc3filter mode, there isnooverhead time forthefirsttwodata, which arenotavailable toberead.\nFigure 72.Single-Shot Conversion Mode andContinuous Conversion Mode Sequences\n47ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) fCLK=4.096 MHz.9.3.6.4 50-Hz and60-Hz Line Cycle Rejection\nIftheADC connection leads areinclose proximity toindustrial motors and conductors, coupling of50-Hz and\n60-Hz power linefrequencies can occur. The coupled noise interferes with thesignal voltage, and can lead to\ninaccurate orunstable conversions. The digital filter provides enhanced rejection ofpower-line-coupled noise for\ndata rates of60SPS andless. Program thefilter totradeoff data rate andconversion latency versus thedesired\nlevel oflinecycle rejection. Table 16and Table 17summarize theADC 50-Hz and 60-Hz line-cycle rejection\nbased on±1-Hz and ±2-Hz tolerance ofpower-line toADC clock frequency. The best possible power-line\nrejection isprovided byusing anaccurate ADC clock.\nTable 16.Low-Latency Filter, 50-Hz and60-Hz Line Cycle Rejection\nDATA RATE (SPS)(1)LOW-LATENCY DIGITAL FILTER LINE CYCLE REJECTION (dB)\n50Hz±1Hz 60Hz±1Hz 50Hz±2Hz 60Hz±2Hz\n2.5 –113.7 –95.4 –97.7 –92.4\n5 –111.9 –95.4 –87.6 –81.8\n10 –111.5 –95.4 –85.7 –81.0\n16.6 –33.8 –20.9 –27.8 –20.8\n20 –95.4 –95.4 –75.5 –80.5\n50 –33.8 –15.5 –27.6 –15.1\n60 –13.4 –35.0 –12.6 –29.0\n(1) fCLK=4.096 MHz.Table 17.Sinc3Filter, 50-Hz and60-Hz Line Cycle Rejection\nDATA RATE (SPS)(1)SINC3DIGITAL FILTER LINE CYCLE REJECTION (dB)\n50Hz±1Hz 60Hz±1Hz 50Hz±2Hz 60Hz±2Hz\n2.5 –108.7 –113.4 –107.2 –112.1\n5 –103.2 –107.8 –90.1 –95.0\n10 –101.8 –106.4 –84.6 –89.4\n16.6 –101.6 –63.0 –83.4 –62.4\n20 –53.5 –106.1 –53.5 –88.0\n50 –101.4 –46.7 –82.9 –45.3\n60 –40.3 –105.1 –37.8 –87.2\nVOFS  ADCPGA     ADCDigital\nFilter+-\nChop\nControlConversion OutputInput\nMUXChop Switch\nAINP\nAINNG_CHOP bit of DATARATE register\n0 = Global chop off\n1 = Global chop on\nAIN0\nAINCOM\n48ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.\n(2) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART command.\n(3) Time does notinclude theprogrammable delay setbytheDELAY[2:0] bitsinthegain setting register. Global chop mode requires two\nconversions, doubling theadditional time. The default setting adds anextra 28·tMOD (where tMOD =tCLK·16)tothiscolumn.9.3.6.5 Global Chop Mode\nThe device uses avery low-drift PGA and modulator inorder toprovide very lowinput voltage offset drift.\nHowever, asmall amount ofoffset voltage drift sometimes remains innormal measurement. The ADC\nincorporates aglobal chop option toreduce theoffset voltage andoffset voltage drifttovery lowlevels. When the\nglobal chop isenabled, theADC performs twointernal conversions tocancel theinput offset voltage. The first\nconversion istaken with normal input polarity. The ADC reverses theinternal input polarity forasecond\nconversion. The average ofthetwoconversions yields thefinal corrected result, removing theoffset voltage. The\nglobal chop mode isenabled using theG_CHOP bitinthedata rate register (04h). Figure 73shows ablock\ndiagram oftheglobal chop implementation. The combined PGA and ADC internal offset voltage ismodeled as\nVOFS.\nFigure 73.ADC Global Chop Block Diagram\nThe first conversion result isavailable after theADC takes twoseparate conversions with settled data. When\nusing thelow-latency filter, data settles inasingle conversion. When theglobal chop mode isenabled, thefirst\nconversion result appears after atime period ofapproximately twoconversions. When using thesinc3filter, data\nsettles inthree conversions. Iftheglobal chop mode isenabled, thefirstconversion result appears after atime\nperiod ofapproximately sixconversions.\nIncontinuous conversion mode with theglobal chop mode enabled, subsequent conversions complete inhalfthe\ntime asthefirst conversion completed. Data foralternating inputs arepipelined sothat averaging appears on\neach ADC data cycle. Conversion times using theglobal chop mode aregiven inTable 18andTable 19.\nTable 18.Data Conversion Time forGlobal Chop Mode Using theLow-Latency Filter\nNOMINAL\nDATA RATE(1)\n(SPS)FIRST DATA CONVERSION PERIOD\nFOR GLOBAL CHOP MODE(2)SECOND AND SUBSEQUENT CONVERSION\nPERIODS FOR GLOBAL CHOP MODE\nms(3) NUMBER OF\ntMODPERIODS(3) ms(3) NUMBER OF\ntMODPERIODS(3)\n2.5 813.008 208130 406.504 104065\n5 413.008 105730 206.504 52865\n10 213.008 54530 106.504 27265\n16.66 120.508 30850 60.254 15425\n20 113.008 28930 56.504 14465\n50 40.313 10320 20.156 5160\n60 33.820 8658 16.910 4329\n100 20.313 5200 10.156 2600\n200 10.313 2640 5.156 1320\n400 5.313 1360 2.656 680\n800 2.813 720 1.406 360\n1000 2.313 592 1.156 296\n2000 1.313 336 0.656 168\n4000 0.813 208 0.406 104\nSampling for\npositive input data\nxInputs\nSwapped(2)Conversion\nstart(1)Global chop enabled, continuous conversion mode: Low- Latency filter\nSampling\nxData not \nsettledInputs\nswapped(2)Conversion\nstart(1)\nSamplingSampling for\npositive input dataGlobal chop enabled, continuous conversion mode: Sinc3 FilterSampling for\nnegative input data\nxFirst\ndata ready\nSampling\nxSamplingSampling for\nnegative input dataFirst\ndata readyxProgrammable delay\nModulator sampling\nADC overhead Sampling for\npositive input data\nxxSecond\ndata ready\nAdditional\nsampling\nxxAveraged for \nfirst dataSampling for\nnegative input data\nAveraged for \nsecond data(3)Averaged for \nthird dataThird\ndata ready\nx\nAveraged for \nfirst data\nAveraged for \nsecond data(3)xxSampling for\npositive input dataSecond\ndata ready\nContinued\nsampling\nxData not \nsettledData not \nsettledData not \nsettled\n49ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Valid fortheinternal oscillator oranexternal 4.096-MHz clock. Scales proportional with fCLK.\n(2) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART command.\n(3) Time does notinclude theprogrammable delay setbytheDELAY[2:0] bitsinthegain setting register. Global chop mode requires two\nconversions, doubling theadditional time. The default setting adds anextra 28·tMOD (where tMOD =tCLK·16)tothiscolumn.Table 19.Data Conversion Time forGlobal Chop Mode Using theSinc3Filter\nNOMINAL\nDATA RATE(1)\n(SPS)FIRST DATA CONVERSION PERIOD\nFOR GLOBAL CHOP MODE(2)SECOND AND SUBSEQUENT CONVERSION\nPERIODS FOR GLOBAL CHOP MODE\nms(3) NUMBER OFtMOD\nPERIODS(3) ms(3) NUMBER OFtMOD\nPERIODS(3)\n2.5 2400.508 614530 1200.254 307265\n5 1200.508 307330 600.254 153665\n10 600.508 153730 300.254 76865\n16.66 360.508 92290 180.254 46145\n20 300.508 76930 150.254 38465\n50 120.508 30850 60.254 15425\n60 100.445 25714 50.223 12857\n100 60.508 15490 30.254 7745\n200 30.508 7810 15.254 3905\n400 15.508 3970 7.754 1985\n800 8.008 2050 4.004 1025\n1000 6.313 1616 3.156 808\n2000 3.313 848 1.656 424\n4000 1.813 464 0.906 232\nInglobal chop mode, sequences aresimilar totaking consecutive single-shot conversions and swapping the\ninput oneach conversion. Output data areaveraged using thelasttwodata read operations bytheADC with the\ninputs swapped. Figure 74shows thetime sequence fortheADC using global chop mode.\n(1) Conversions start attherising edge oftheSTART/SYNC pinorontheseventh SCLK falling edge foraSTART\ncommand.\n(2) When thefirstdata arecollected, theinputs areswapped.\n(3) Measurements areaveraged after theinputs areswapped foreach conversion.\nFigure 74.Global Chop Enabled Conversion Mode Sequences\nBecause thedigital filter must settle after reversing theinputs, theglobal chop mode data rate isless than the\nnominal data rate, depending onthedigital filter andprogrammed settling delay. However, ifthedata rate inuse\nhas50-Hz and60-Hz frequency response notches, thenullfrequencies remain unchanged.\nAIN0\nAIN1\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6 /  REFP1\nAIN7 /  REFN1\nAIN8\nAIN9I1MUX[3:0] bits of the IDACMUX register.\nIDAC routing to AIN8 ± AIN11 is available \nonly on the ADS124S08.\nI2MUX[3:0] bits of the IDACMUX register.\nIDAC routing to AIN8 ± AIN11 is available \nonly on the ADS124S08.IMAG[3:0] bits of the IDACMAG register.\n0000 = Off\n0001 = 10 µA\n0010 = 50 µA\n0011 = 100 µA\n0100 = 250 µA\n0101 = 500 µA\n0110 = 750 µA\n0111 = 1000 µA\n1000 = 1500 µA\n1001 = 2000 µAAVDD\nAVDDIDAC1\nIDAC2AIN10\nAIN11\nAINCOMIDAC1\nMUXAIN0\nAIN1\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6/REFP1\nAIN7/REFN1\nAIN8\nAIN9\nAINCOMAIN10\nAIN11\nNo Connection0000\n0001\n0010\n0011\n0100\n0101\n0110\n0111\n1000\n1001\n1010\n1011\n1100\nIDAC2\nMUXAIN0\nAIN1\nAIN2\nAIN3\nAIN4\nAIN5\nAIN6/REFP1\nAIN7/REFN1\nAIN8\nAIN9\nAINCOMAIN10\nAIN11\nNo Connection0000\n0001\n0010\n0011\n0100\n0101\n0110\n0111\n1000\n1001\n1010\n1011\n11001101-1111\n1101-1111ADS124S08\nOnly\nCopyright © 2017, Texas Instruments Incorporated\n50ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedThe global chop mode also reduces theADC noise byafactor of√2because twoconversions areaveraged. In\nsome cases, theprogrammable conversion delay must beincreased, DELAY[2:0] inthegain setting register\n(03h), toallow forsettling ofexternal components.\n9.3.7 Excitation Current Sources (IDACs)\nThe ADS124S0x incorporates two integrated, matched current sources (IDAC1, IDAC2). The current sources\nprovide excitation current toresistive temperature devices (RTDs), thermistors, diodes, and other resistive\nsensors that require constant current biasing. The current sources areprogrammable tooutput values between\n10μAto2000μAusing theIMAG[3:0] bitsintheexcitation current register 1(06h). Each current source canbe\nconnected toanyoftheanalog inputs AINx aswell astheREFP1 and REFN1 inputs fortheADS124S06. Both\ncurrent sources can also beconnected tothesame pin. The routing oftheIDACs isconfigured bythe\nI1MUX[3:0] and I2MUX[3:0] bits intheexcitation current register 2(07h). Inthree-wire RTD applications, the\nmatched current sources can beused tocancel errors caused bysensor lead resistance (see theTypical\nApplication section formore details). Figure 75details theIDAC connection through theinput multiplexer.\nFigure 75.IDAC Block Diagram\nThe internal reference must beenabled forIDAC operation. Asacurrent source, theIDAC requires voltage\nheadroom tothepositive supply tooperate. This voltage headroom isthecompliance voltage. When driving\nresistive sensors and biasing resistors, take care nottoexceed thecompliance voltage oftheIDACs, otherwise\nthespecified accuracy oftheIDAC current may notbemet. ForIDAC compliance voltage specifications, seethe\nElectrical Characteristics table.\nAINCOMINPUT\nMUX6RAVDD\nAVSS(AVDD + AVSS) / 2\n(AVDD + AVSS) / 12VB_LEVEL bit of VBIAS register\n0 = (AVDD + AVSS) / 2\n1 = (AVDD + AVSS) / 12\nAIN5AIN3\nAIN4AIN0\nAIN1\nAIN2\nVB_AINx bits of VBIAS register\n0 = VBIAS not connected to AINx\n1 = VBIAS connected to AINxR5R\n51ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.8 Bias Voltage Generation\nThe ADS124S0x provides aninternal bias voltage generator, VBIAS, that can besettotwo different levels,\n(AVDD +AVSS) /2and (AVDD +AVSS) /12byusing theVB_LEVEL bitinthesensor biasing register (08h).\nThe bias voltage isinternally buffered and canbeestablished ontheanalog inputs AIN0 toAIN5 and AINCOM\nusing theVB_AINx bitsinthesensor biasing register (08h). Atypical use case forVBIAS isbiasing unbiased\nthermocouples towithin thecommon-mode voltage range ofthePGA. Ablock diagram oftheVBIAS voltage\ngenerator andconnection diagram isshown inFigure 76.\nFigure 76.VBIAS Block Diagram\nThe start-up time oftheVBIAS voltage depends onthepinload capacitance. The total capacitance includes any\ncapacitance connected from VBIAS toAVDD, AVSS, andground. Table 20lists theVBIAS voltage settling times\nforvarious external load capacitances. Ensure theVBIAS voltage isfully settled before starting aconversion.\nTable 20.VBIAS Settling Time\nLOAD CAPACITANCE SETTLING TIME\n0.1µF 280µs\n1µF 2.8ms\n10µF 28ms\n52ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.9 System Monitor\nThe ADS124S0x provides asetofsystem monitor functions. These functions measure thedevice temperature,\nanalog power supply, digital power supply, orusecurrent sources todetect sensor malfunction. System monitor\nfunctions areenabled through theSYS_MON[2:0] bitsofthesystem control register (09h).\n9.3.9.1 Internal Temperature Sensor\nOn-chip diodes provide temperature-sensing capability. Enable the internal temperature sensor bysetting\nSYS_MON[2:0] =010inthesystem control register (09h). The temperature sensor outputs avoltage proportional\ntothedevice temperature asspecified intheElectrical Characteristics table.\nWhen measuring theinternal temperature sensor, theanalog inputs aredisconnected from theADC and the\noutput voltage ofthetemperature sensor isrouted totheADC formeasurement using theselected PGA gain,\ndata rate, and voltage reference. Ifenabled, PGA gain must belimited to4forthetemperature sensor\nmeasurement toremain within theallowed absolute input voltage range ofthePGA. Asaresult ofthelowdevice\njunction-to-PCB thermal resistance (RθJB),theinternal device temperature closely tracks theprinted circuit board\n(PCB) temperature.\n9.3.9.2 Power Supply Monitors\nThe ADS124S0x provides ameans formonitoring both theanalog and digital power supply (AVDD and DVDD).\nThe power-supply voltages aredivided byaresistor network toreduce thevoltages towithin theADC input\nrange. The reduced power-supply voltage isrouted totheADC input multiplexer. The analog (VANLMON )and\ndigital (VDIGMON )power-supply readings arescaled byEquation 9andEquation 10,respectively:\nVANLMON =(AVDD –AVSS) /4 (9)\nVDIGMON =(DVDD –DGND) /4 (10)\nEnable thesupply voltage monitors using theSYS_MON[2:0] bitsinthesystem control register (09h). Setting\nSYS_MON[2:0] to011measures VANLMON ,andsetting SYS_MON[2:0] to100measures VDIGMON .\nWhen thesupply voltage monitor isenabled, theanalog inputs aredisconnected from theADC andthePGA gain\nissetto1,regardless oftheGAIN[2:0] bitvalues inthegain setting register (03h). Supply voltage monitor\nmeasurements can bedone with either thePGA enabled orPGA disabled viathePGA_EN[1:0] register. To\nobtain valid power supply monitor readings, thereference voltage must belarger than thepower-supply\nmeasurements shown inEquation 9andEquation 10.\n9.3.9.3 Burn-Out Current Sources\nTohelp detect apossible sensor malfunction, theADS124S0x provides selectable current sources tofunction as\nburn-out current sources (BOCS) using theSYS_MON[2:0] bits inthesystem control register (09h). Current\nsources aresettovalues of0.2µA,1µA,and 10µAwith SYS_MON[2:0] settings of101, 110, and 111,\nrespectively.\nWhen enabled, one BOCS sources current totheselected positive analog input (AIN P)and theother BOCS\nsinks current from theselected negative analog input (AIN N).With anopen-circuit inaburned outsensor, these\nBOCSs pull thepositive input towards AVDD and thenegative input towards AVSS, resulting inafull-scale\nreading. Afull-scale reading can also indicate that thesensor isoverloaded orthat thereference voltage is\nabsent. Anear-zero reading can indicate ashorted sensor. Distinguishing ashorted sensor condition from a\nnormal reading can bedifficult, especially ifanRCfilter isused attheinputs. The voltage drop across the\nexternal filter resistance and theresidual resistance ofthemultiplexer can cause theoutput toread avalue\nhigher than zero.\nThe ADC readings ofafunctional sensor canbecorrupted when theburn-out current sources areenabled. The\nburn-out current sources arerecommended tobedisabled when performing theprecision measurement, and\nonly enabling them totest forsensor fault conditions. Iftheglobal chop mode isenabled, disable this mode\nbefore making ameasurement with theburn-out current sources.\nAVDD ± 0.15 VVOUTP\nVOUTN\nS Q\nR+±\n  ADCPGA ADC\nAVSS + 0.15 VSupply Rail  \nComparatorsSTATUS byte [5:2]\nConversion \nStart ResetLatch\nS Q\nR+±\nS Q\nR+±\nS Q\nR+±FL_P_RAILP FL_P_RAILN FL_N_RAILP FL_N_RAILN\n53ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.10 Status Register\nThe ADS124S0x has aone-byte status register that contains flags toindicate ifafault condition has occurred.\nThis byte canberead outfrom thestatus register (01h), orcanbeprepended toeach data read asthefirstbyte\nwhen reading data from theADC. Toprepend theSTATUS byte toeach conversion result, settheSENDSTAT\nbitto1inthesystem control register (09h).\nThe STATUS byte data field and field description arefound inFigure 94and Table 27.The following sections\ndescribe various flagged fault conditions thatareindicated intheSTATUS byte.\nFlags forthePGA output voltage railmonitors andreference monitor aresetafter each conversion. Reading the\nSTATUS byte reads theflags latched during thelastconversion cycle.\n9.3.10.1 POR Flag\nAfter thepower supplies areturned on,theADC remains inreset until DVDD, IOVDD, and theanalog power\nsupply (AVDD –AVSS) voltage exceed therespective power-on reset (POR) voltage thresholds. IfaPOR event\nhas occurred, theFL_POR flag (bit7oftheSTATUS byte) isset. This flag indicates that aPOR event has\noccurred andhasnotbeen cleared. This flagiscleared with auser register write tosetthebitto0.The power-on\nreset isdescribed further inthePower-On Reset section.\n9.3.10.2 RDY Flag\nThe RDY flagindicates that thedevice hasstarted upand isready toreceive aconfiguration change. During a\nreset orPOR event, thedevice isresetting theregister map and may notbeavailable. The RDY flagisshown\nwith bit6oftheSTATUS byte.\n9.3.10.3 PGA Output Voltage Rail Monitors\nThe PGA contains anintegrated output-voltage monitor. Ifthelevel ofthePGA output voltage exceeds\nAVDD –0.15 Vordrops below AVSS +0.15 V,aflag issettoindicate that theoutput has gone beyond the\noutput range ofthePGA. Each PGA output VOUTN and VOUTP can trigger anovervoltage orundervoltage flag,\ngiving atotal offour flags. The PGA output voltage railmonitors areenabled with theFL_REF_EN bitof\nexcitation current register 1.The PGA output voltage railmonitor block diagram isshown inFigure 77.IfthePGA\nisbypassed, then therailmonitor isstilloperational andissensing theconnection attheinput oftheADC.\nThe PGA output voltage railmonitors are:\n•FL_P_RAILP (bit5oftheSTATUS byte): VOUTP hasexceeded AVDD –0.15 V\n•FL_P_RAILN (bit4oftheSTATUS byte): VOUTP dropped below AVSS +0.15 V\n•FL_N_RAILP (bit3oftheSTATUS byte): VOUTN hasexceeded AVDD –0.15 V\n•FL_N_RAILN (bit2oftheSTATUS byte): VOUTN dropped below AVSS +0.15 V\nFigure 77.PGA Output Voltage RailMonitors\nREFPx\nREFNxS Q\nR0.3 V\nConversion \nStart ResetFL_REF_EN[1:0] bits of REF register\n00 = Reference monitor off\n01 = 0.3 V threshold enabled\n10 = 1/3 \x87\x03(AVDD - AVSS) threshold enabled\n11 = 0.3 V threshold and 10-M \r\x03pull-together enabledFL_REF_L0 bit of \nSTATUS register\n0 = no alarm\n1 = alarm\n+\n±+\n±\nS Q\nR1/3 \x87\x03(AVDD ± AVSS)\n+\n±\n10 M\rFL_REF_L1 bit of \nSTATUS register\n0 = no alarm\n1 = alarm\nConversions (DRDY)\nPGA Positive Output (V)AVDD - 0.15 V \nFL_P_RAILP bitFlag latched during\nconversion cycleAVSS + 0.15 V \nFL_P_RAILN bit\n(VOUTP)\n54ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFigure 78shows anexample ofaPGA output voltage railmonitor overrange event and therespective behavior\noftheflags. Afault islatched during aconversion cycle. The flags areupdated (setorcleared) only attheendof\naconversion cycle.\nFigure 78.PGA Output Voltage RailMonitor Timing\n9.3.10.4 Reference Monitor\nThe user canselect tocontinuously monitor theADC reference inputs forashorted ormissing reference voltage.\nThe reference detection circuit offers twothresholds, thefirstthreshold is300 mVand thesecond threshold is\n1/3·(AVDD –AVSS). The reference detection circuit measures thedifferential reference voltage andsets aflag\nlatched after each conversion intheSTATUS byte ifthevoltage isbelow thethreshold. Areference voltage less\nthan 300mVcanindicate apotential short onthereference inputs or,incase ofaratiometric RTD measurement,\nabroken wire between the RTD and the reference resistor. Areference voltage between 300 mV and\n1/3·(AVDD –AVSS) canindicate abroken sensor excitation wire ina3-wire RTD setup.\nAdditionally, aresistor of10MΩcanbeconnected between theselected REFPx andREFNx inputs. The resistor\ncanbeused todetect afloating reference input. With afloating input, theresistor pulls both reference inputs to\nthesame potential sothat thereference detection circuit can detect thiscondition. The pull-together reference\nresistor isnotrecommended tobecontinuously connected toactive reference inputs. This resistor lowers the\ninput impedance ofthereference inputs andcancontribute gain error tothemeasurement.\nThe reference detection circuits must beenabled with theFL_REF_EN[1:0] bitsofthereference control register\n(05h). The FL_REF_L0 flag(bit0oftheSTATUS byte) indicates ifthereference voltage islower than 0.3V.The\nFL_REF_L1 flag (bit 1ofthe STATUS byte) indicates ifthe reference voltage islower than\n1/3·(AVDD –AVSS). Adiagram ofthereference detection circuit isshown inFigure 79.Areference monitor\nfault islatched ateach conversion cycle and theflags inthestatus register areupdated atthefalling edge of\nDRDY.\nFigure 79.Reference Monitor Block Diagram\nAIN8CON[3:0] bits of GPIOCON register\n0 = no connect\n1 = connect\nDIR[7:4] bits of GPIODAT register\n0 = Output\n1 = InputDAT[3:0] bits of GPIODAT register\n0 = VGPIO is low\n1 = VGPIO is high\nAIN9\nAIN10\nAIN11GPIO[0]\nGPIO[1]\nGPIO[2]\nGPIO[3]GPIO \n1 of 4\nAVSSAVDD\nWrite Read\nGPIO Read Select100\nGPIO logic is powered from \nAVDD to AVSS\n55ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.11 General-Purpose Inputs andOutputs (GPIOs)\nThe ADS124S06 offers four dedicated general-purpose input andoutput (GPIO) pins, andtheADS124S08 offers\nfour pins (AIN8 toAIN11) thatserve adual purpose aseither analog inputs orGPIOs.\nTwo registers control thefunction oftheGPIO pins. Use theCON[3:0] bitsoftheGPIO configuration register\n(11h) toconfigure apinasaGPIO pin.The upper four bits(DIR[3:0]) oftheGPIO data register (10h) configure\ntheGPIO pinaseither aninput oranoutput. The lower four bits(DAT[3:0]) oftheGPIO data register contain the\ninput oroutput GPIO data. IfaGPIO pinisconfigured asaninput, therespective DAT[x] bitreads thestatus of\nthepin;ifaGPIO pinisconfigured asanoutput, write theoutput status totherespective DAT[x] bit.Formore\ninformation about theuseofGPIO pins, seetheConfiguration Registers section.\nFigure 80shows adiagram ofhow these functions arecombined onto asingle pin. Note that when thepinis\nconfigured asaGPIO, thecorresponding logic ispowered from AVDD and AVSS. When thedevices are\noperated with bipolar analog supplies, theGPIO outputs bipolar voltages. Care must betaken tonotload the\nGPIO pins when used asoutputs because large currents cancause droop ornoise ontheanalog supplies. GPIO\npins useSchmitt triggered inputs, with hysteresis tomake theinput more resistance tonoise; seetheElectrical\nCharacteristics table forGPIO thresholds.\nFigure 80.GPIO Block Diagram\nForconnections ofunused GPIO pins, seetheUnused Inputs andOutputs section.\n9.3.12 Low-Side Power Switch\nAlow-side power switch with lowon-resistance connected between REFN0 and AVSS-SW isintegrated inthe\ndevices. This power switch can beused toreduce system power consumption inresistive bridge sensor\napplications bypowering down thebridge circuit between conversions. When thePSW bitintheexcitation\ncurrent register 1(06h) issetto1,theswitch closes. The switch automatically opens when thePOWERDOWN\ncommand isissued. The switch isopened bysetting thePSW bitto0.Bydefault, theswitch isopen. Connect\nAVSS-SW toAVSS.\n+\nOFCAL[2:0] registers\n(register addresses = 0Ch, 0Bh, 0Ah)\n> 000000h: negative offset\n= 000000h: no offset\n< 000000h: positive offsetAINP\n1/400000h\nFSCAL[2:0] registers\n(register addresses = 0Fh, 0Eh, 0Dh)\n< 400000h: Gain > 1\n= 400000h: Gain = 1\n> 400000h: Gain < 1-Digital\nFilter\nADCADCOutput Data \nClipped to 24 bitsFinal \nOutput AINN\n56ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.13 Cyclic Redundancy Check (CRC)\nAcyclic redundancy check (CRC) isenabled bysetting theCRC bitto1inthesystem control register (10h).\nWhen CRC mode isenabled, the8-bit CRC isappended totheconversion result. The CRC iscalculated forthe\n24-bit conversion result andtheSTATUS byte when enabled.\nInCRC mode, thechecksum byte isthe8-bit remainder ofthebitwise exclusive-OR (XOR) ofthedata bytes bya\nCRC polynomial. Forconversion data, use three data bytes. The CRC isbased ontheCRC-8-ATM (HEC)\npolynomial: X8+X2+X+1.\nThe nine binary coefficients ofthepolynomial are: 100000111. Tocalculate theCRC, divide (XOR operation) the\ndata bytes (excluding theCRC) with thepolynomial and compare thecalculated CRC values totheADC CRC\nvalue. Ifthevalues donotmatch, adata transmission error has occurred. Intheevent ofadata transmission\nerror, read thedata again.\nThe following listshows ageneral procedure tocompute theCRC value:\n1.Left-shift theinitial 24-bit data value (32-bit data when theSTATUS byte isenabled) by8bits, with zeros\npadded totheright, creating anew 32-bit data value (the starting data value).\n2.Align theMSB oftheCRC polynomial (100000111) totheleft-most, logic-one value ofthedata.\n3.Perform anXOR operation onthedata value with thealigned CRC polynomial. The XOR operation creates a\nnew, shorter-length value. The bitsofthedata values thatarenotinalignment with theCRC polynomial drop\ndown andappend totheright ofthenew XOR result.\n4.When theXOR result isless than 100000000, theprocedure ends, yielding the8-bit CRC value. Otherwise,\ncontinue with theXOR operation shown instep 2,using thecurrent data value. The number ofloop iterations\ndepends onthevalue oftheinitial data.\n9.3.14 Calibration\nThe ADC incorporates offset and gain calibration commands, aswell asuser-offset and full-scale (gain)\ncalibration registers tocalibrate theADC. The ADC calibration registers are24bits wide. Use calibration to\ncorrect internal ADC errors oroverall system errors. Calibrate bysending calibration commands totheADC, or\nbydirect user calibration. Inuser calibration, theuser calculates and writes thecorrection values tothe\ncalibration registers. The ADC performs selforsystem-offset calibration, orasystem gain calibration. Perform\noffset calibration before system gain calibration. After power-on, wait forthepower supplies and reference\nvoltage tofully settle before calibrating.\nAsshown inFigure 81,thevalue oftheoffset calibration register issubtracted from thefilter output and then\nmultiplied bythefull-scale register value divided by400000h. The data arethen clipped toa24-bit value to\nprovide thefinal output.\nFigure 81.ADC Calibration Block Diagram\nCalibration commands cannot beused when thedevice isinstandby mode (when theSTART/SYNC pinislow,\norwhen theSTOP command isissued).\n57ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.3.14.1 Offset Calibration\nThe offset calibration word is24bits, consisting ofthree 8-bit registers, asshown inthethree registers starting\nwith offset calibration register 1.The offset value istwos complement format with amaximum positive value\nequal to7FFFFFh, and amaximum negative value equal to800000h. This value issubtracted from each output\nreading asanoffset correction. Aregister value equal to000000h hasnooffset correction. Ifglobal chop mode is\nenabled, theoffset calibration register isdisabled. Table 21shows example settings oftheoffset register.\n(1) Ideal output code with shorted input, excluding ADC noise andoffset voltage error.Table 21.Offset Calibration Register Values\nOFC REGISTER VALUE OFFSET CALIBRATED OUTPUT CODE(1)\n000001h FFFFFFh\n000000h 000000h\nFFFFFFh 000001h\nThe user canselect how many samples (1,4,8,or16)toaverage forselforsystem offset calibration using the\nCAL_SAMP[1:0] bitsinthesystem control register (09h). Fewer readings shorten thecalibration time butalso\nprovide less accuracy. Averaging more readings takes longer butyields amore accurate calibration result by\nreducing thenoise level.\nTwo commands canbeused toperform offset calibration. SFOCAL isaselfoffset calibration that internally sets\ntheinput tomid-scale using theSYS_MON[2:0] =001setting andtakes ameasurement oftheoffset. SYOCAL is\nasystem offset calibration where theuser must input anullvoltage tocalibrate thesystem offset. After either\ncommand isissued, theOFC register isupdated.\nAfter anoffset calibration isperformed, thedevice starts anew conversion and DRDY falls toindicate anew\nconversion hascompleted.\n9.3.14.2 Gain Calibration\nThe full-scale (gain) calibration word is24bitsconsisting ofthree 8-bit registers, asshown inthethree registers\nstarting with gain calibration register 1.The gain calibration value isstraight binary, normalized toaunity-gain\ncorrection factor ataregister value equal to400000h. Table 22shows register values forselected gain factors.\nDonotexceed thePGA input range limits during gain calibration.\nTable 22.Gain Calibration Register Values\nFSC REGISTER VALUE GAIN FACTOR\n433333h 1.05\n400000h 1.00\n3CCCCCh 0.95\nAllgains oftheADS124S0x arefactory trimmed tomeet thegain error specified intheElectrical Characteristics\ntable atTA=25°C.When thegain driftofthedevices over temperature isvery low, there istypically noneed for\nselfgain calibration.\nThe SYGCAL command initiates asystem gain calibration, where theuser sets theinput tofull-scale toremove\ngain error. After theSYGCAL isissued, theFSC register isupdated. Aswith theoffset calibration, the\nCAL_SAMP[1:0] bitsdetermine thenumber ofsamples used foragain calibration.\nAswith anoffset calibration, thedevice starts anew conversion after again calibration and DRDY falls to\nindicate anew conversion hascompleted.\nPower-On Reset or\nRESET pin high or \nRESET command?(1)\nStandby\nModeReset device to \ndefault settings\nSTART/SYNC\nrising edge or START\nCommand?\nConversion\nModePower-down\nMode(2)\nWAKEUP\nCommand?\nConversion\nmode selection(3)Start new\nconversion\n0 = Continuous \nconversion mode1 = Single-Shot\nconversion modeComplete current \nconversion(4)\nSTART/SYNC\npin low or STOP\nCommand?NoYesYesNo\nNo\nYes\n58ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.4 Device Functional Modes\nThe device operates inthree different modes: power-down mode, standby mode, and conversion mode.\nFigure 82shows aflow chart ofthedifferent operating modes and how thedevice transitions from one mode to\nanother.\n(1) Any reset (power-on, command, orpin), immediately resets thedevice.\n(2) APOWERDOWN command aborts anongoing conversion andimmediately puts thedevice intopower-down mode.\n(3) The conversion mode isselected with theMODE bitinthedata rate register.\n(4) The rising edge oftheSTART/SYNC pinortheSTART command starts anew conversion without completing the\ncurrent conversion.\nFigure 82.Operating Flow Chart\n9.4.1 Reset\nThe ADS124S0x isreset inoneofthree ways:\n•Power-on reset\n•RESET pin\n•RESET command\nWhen areset occurs, theconfiguration registers reset todefault values andthedevice enters standby mode. The\ndevice then waits fortherising edge oftheSTART/SYNC pinoraSTART command toenter conversion mode.\nNote thatifthedevice hadbeen using anexternal clock, thereset sets thedevice tousetheinternal oscillator as\nadefault configuration. See theTiming Characteristics section forreset timing information.\nDVDD, IOVDD\nAVDD - AVSSVPORVPOR\nStandby\nMode\nFL_POR bit of \nSTATUS register is set to 1Internal\nOscillator StartupInternal\nConfigurationAll supplies reach\nminimum operating voltage\nRDY bit of \nSTATUS register is set to 0\n2.2 ms\nIf polling for RDY during this period, SCLK \nmust be less than half maximum rate\n59ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.1.1 Power-On Reset\nThe ADS124S0x incorporates apower-on reset circuit that holds thedevice inreset until allsupplies reach\napproximately 1.65 V.The power-on reset also ensures thatthedevice starts operating inaknown state incase\nabrown-out event occurs, when thesupplies have dipped below theminimum operating voltages. When the\ndevice completes aPOR sequence, theFL_POR flaginthestatus register issethigh toindicate thataPOR has\noccurred.\nBegin communications with thedevice 2.2msafter thepower supplies reach minimum operating voltages. The\nonly exception ispolling thestatus register fortheRDY bit.Iftheuser polls theRDY bit,then useanSCLK rate\nofhalf the maximum-specified SCLK rate toget aproper reading when the device ismaking internal\nconfigurations. This 2.2-ms POR time isrequired fortheinternal oscillator tostart upand thedevice toproperly\nsetinternal configurations. After theinternal configurations areset, thedevice sets theRDY bitinthedevice\nstatus register (01h). When thisbitissetto0,user configurations canbeprogrammed intothedevice. Figure 83\nshows thepower-on reset timing sequence forthedevice.\nFigure 83.Power-On Reset Timing Sequence\n9.4.1.2 RESET Pin\nReset theADC bytaking theRESET pinlowforaminimum of4·tCLK·cycles, and then returning thepinhigh.\nAfter therising edge oftheRESET pin,adelay time oftd(RSSC) isrequired before sending thefirstserial interface\ncommand orstarting aconversion. See theTiming Characteristics section forreset timing information.\n9.4.1.3 Reset byCommand\nReset theADC byusing theRESET command (06h or07h). The command isdecoded ontheseventh SCLK\nfalling edge. After sending theRESET command, adelay time oftd(RSSC) isrequired before sending thefirstserial\ninterface command orstarting aconversion. See theTiming Characteristics section forreset timing information.\n9.4.2 Power-Down Mode\nPower-down mode isentered bysending thePOWERDOWN command. Inthis mode, allanalog and digital\ncircuitry ispowered down forlowest power consumption regardless oftheregister settings. Only theinternal\nvoltage reference can beconfigured tostay onduring power-down mode incase afaster start-up time is\nrequired. Allregister values retain thecurrent settings during power-down mode. The configuration registers can\nberead and written inpower-down mode. AWAKEUP command must beissued inorder toexitpower-down\nmode andtoenter standby mode.\nWhen thePOWERDOWN command isissued, thedevice enters power-down mode 2·tCLKafter theseventh\nSCLK falling edge ofthecommand. Forlowest power consumption (onDVDD and IOVDD), stop theexternal\nclock when inpower-down mode. The device does notgate theexternal clock when inpower-down mode.\nSelecting theinternal oscillator before sending thePOWERDOWN command isrecommended.\nSCLK\nDINDRDY\nSTART/SYNC Pin\nSTART STOPSTART \nCommand(2) (2)\nStandby Mode Standby Mode Conversion Mode(3)(1)\n60ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTorelease thedevice from POWERDOWN, issue theWAKEUP command toenter standby mode. The device\nthen waits fortherising edge oftheSTART/SYNC pinoraSTART command togointoconversion mode.\nWhen inpower-down mode, thedevice responds totheRREG, RDATA, and WAKEUP commands. The WREG\nand RESET commands can also besent, butareignored until aWAKEUP command issent and theinternal\noscillator resumes operation.\n9.4.3 Standby Mode\nThe device powers upinstandby mode and automatically enters this mode whenever there isnoongoing\nconversion. When theSTOP command issent (ortheSTART/SYNC pinistaken low) incontinuous conversion\nmode, orwhen aconversion completes insingle-shot conversion mode, thedevice enters standby mode.\nStandby mode offers several different options andfeatures tolower thepower consumption:\n•The PGA canbepowered down bysetting PGA_EN[1:0] to00inthegain setting register (03h).\n•The internal voltage reference canbepowered down bysetting REFCON[1:0] to00inthereference control\nregister (05h). This setting also turns offtheIDACs.\n•The digital filter isheld inreset state.\n•The clock tothemodulator anddigital core isgated todecrease dynamic switching losses.\nIfpowered down instandby mode, thePGA and internal reference can require extra time topower up.Extra\ndelay may berequired between power upofthePGA ortheinternal reference, and thestart ofconversions. In\nparticular, thereference power uptime isdependent onthecapacitance between REFOUT andREFCOM.\nCalibration commands arenotdecoded when thedevice isinstandby mode.\n9.4.4 Conversion Modes\nThe ADS124S0x offers two conversion modes: continuous conversion and single-shot conversion mode.\nContinuous-conversion mode converts indefinitely until stopped bytheuser. Single-shot conversion mode\nperforms oneconversion after theSTART/SYNC pinistaken high orafter theSTART command issent. Use the\nMODE bitinthe data rate register (04h) toprogram the conversion mode. Figure 84shows how the\nSTART/SYNC pinandtheSTART command areused tocontrol ADC conversions.\n(1) DRDY rises atthefirstSCLK rising edge ortherising edge oftheSTART/SYNC pin.\n(2) START andSTOP commands take effect 2·tCLKafter theseventh SCLK falling edge. The conversion starts 2·tCLK\nafter theSTART/SYNC rising edge.\n(3) Tosynchronize aconversion, theSTOP command must beissued prior totheSTART command. STOP and START\ncommands canbeissued without adelay between thecommands.\nFigure 84.Conversion Start andStop Timing\n61ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nADC conversions are controlled bytheSTART/SYNC pinorbyserial commands. For thedevice tostart\nconverting incontinuous conversion orsingle-shot conversion mode, aSTART command must besent orthe\nSTART/SYNC pinmust betaken high. Ifusing commands tocontrol conversions, keep theSTART/SYNC pinlow\ntoavoid possible contentions between theSTART/SYNC pinandcommands.\nConversions can besynchronized toperform aconversion ataparticular time. Tosynchronize theconversion\nwith theSTART/SYNC pin,take thepinlow. The rising edge oftheSTART/SYNC pinstarts anew conversion.\nSimilarly, aconversion canbesynchronized using theSTART command. Ifthedevice isinstandby mode, issue\naSTART command. Ifthedevice isinconversion mode, issue aSTOP command followed byaSTART\ncommand. The STOP and START commands can beconsecutive. Anew conversion starts ontheseventh\nSCLK falling edge oftheSTART command.\n9.4.4.1 Continuous Conversion Mode\nThe device isconfigured forcontinuous conversion mode bysetting theMODE bitto0inthedata rate register\n(04h). ASTART command must besent ortheSTART/SYNC pinmust betaken high forthedevice tostart\nconverting continuously. When controlling thedevice with commands, hold theSTART/SYNC pinlow. Taking the\nSTART/SYNC pinlow orsending theSTOP command stops thedevice from converting after thecurrently\nongoing conversion completes, indicated bythefalling edge ofDRDY. The device enters standby mode\nthereafter.\nForinformation ontheexact timing ofsingle-shot conversion mode data, seeTable 13andTable 15.\n9.4.4.2 Single-Shot Conversion Mode\nThe device isconfigured forsingle-shot conversion mode bysetting theMODE bitto1inthedata rate register\n(04h). ASTART command must besent ortheSTART/SYNC pinmust betaken high forthedevice tostart a\nsingle conversion. After theconversion completes, thedevice enters standby mode again. Tostart anew\nconversion, theSTART command must besent again ortheSTART/SYNC pinmust betaken lowandthen high\nagain.\nWhen thedevice uses thesinc3filter, ADC data requires three conversion cycles tosettle. When thesinc3filter is\nenabled, asingle-shot conversion suppresses thefirsttwoADC conversions andprovides thethird conversion as\ntheoutput data sothat theuser receives settled data. Because three conversions arerequired forsettled data,\ntheconversion time insingle-shot conversion mode isapproximately three times thenormal data period. When\nthedevice uses thelow-latency filter, theADC data settles inasingle conversion. Insingle-shot conversion\nmode with thelow-latency filter, thedata period iscloser tothenormal data period.\nForinformation ontheexact timing ofsingle-shot conversion mode data, seeTable 13andTable 15.\n9.4.4.3 Programmable Conversion Delay\nWhen anew conversion isstarted, theADC provides adelay before theactual start oftheconversion. This timed\ndelay isprovided toallow fortheintegrated analog anti-alias filter tosettle. Insome cases more delay isrequired\ntoallow forexternal settling effects. The delay time can beconfigured toautomatically delay thestart ofa\nconversion after aSTART command issent, theSTART/SYNC pinistaken high, oraWREG command issent\ntochange anyconfiguration register from address 03hto07hisissued (asdescribed intheWREG section). The\nprogrammable conversion delay isintended toaccommodate theanalog settling time ontheinputs (forexample,\nwhen changing amultiplexer channel). Use theDELAY[2:0] bitsinthegain setting register (03h) toprogram a\ndelay time ranging from 1·tMODto4096 ·tMOD(where tMOD=16·tCLK).The default programmable conversion\ndelay setting is14·tMOD.\n62ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5 Programming\n9.5.1 Serial Interface\nThe ADC hasanSPI-compatible, bidirectional serial interface thatisused toread theconversion data aswell as\ntoconfigure and control theADC. Only SPI mode 1(CPOL =0,CPHA =1)issupported. The serial interface\nconsists offivecontrol lines: CS, SCLK, DIN, DOUT/ DRDY, and DRDY butcanbeused with only four oreven\nthree control signals. IftheADS124S08 orADS124S06 istheonly device connected totheSPIbus, then theCS\ninput canbetiedlowsothatonly SCLK, DIN, andDOUT/ DRDY arerequired tocommunicate with thedevice.\n9.5.1.1 Chip Select (CS)\nThe CSpinisanactive lowinput that enables theADC serial interface forcommunication and isuseful when\nmultiple devices share thesame serial bus. CSmust belowduring theentire data transaction. When CSishigh,\ntheserial interface isreset, SCLK input activity isignored (blocking input commands), and theDOUT/ DRDY\noutput enters ahigh-impedance state. ADC conversions arenotaffected bythestate ofCS. Insituations where\nmultiple devices arepresent onthebus, thededicated DRDY pincan provide anuninterrupted monitor ofthe\nconversion status and isnotaffected byCS. Iftheserial busisnotshared with another peripheral, CScanbe\ntied toDGND topermanently enable theADC interface and DOUT/ DRDY can beused toindicate conversion\nstatus. These changes reduce theserial interface from fiveI/Os tothree I/Os.\n9.5.1.2 Serial Clock (SCLK)\nThe serial interface clock isanoise-filtered, Schmidt-triggered input used toclock data intoand outoftheADC.\nInput data totheADC arelatched onthefalling SCLK edge and output data from theADC areupdated onthe\nrising SCLK edge. Return SCLK lowafter thedata sequence iscomplete. Even though theSCLK input has\nhysteresis, keep SCLK asclean aspossible toprevent unintentional SCLK transitions. Avoid ringing andvoltage\novershoot ontheSCLK input. Place aseries termination resistor attheSCLK drive pintohelp reduce ringing.\n9.5.1.3 Serial Data Input (DIN)\nThe serial data input pin(DIN) isused with SCLK tosend data (commands andregister data) tothedevice. The\ndevice latches data onDIN ontheSCLK falling edge. The device never drives theDIN pin. During data\nreadback, when nocommand isintended, keep DIN low.\n9.5.1.4 Serial Data Output andData Ready (DOUT/ DRDY)\nThe DOUT/ DRDY pinisadual-function output. The pinfunctions asthedigital data output and theADC data-\nready indication.\nFirst, thispinisused with SCLK toread conversion and register data from thedevice. Conversion orregister\ndata areshifted outonDOUT/ DRDY ontheSCLK rising edge. DOUT/ DRDY goes toahigh-impedance state\nwhen CSishigh.\nSecond, theDOUT/ DRDY pinindicates availability ofnew conversion data. DOUT/ DRDY transitions lowatthe\nsame time that theDRDY pingoes lowtoindicate new conversion data areavailable. Both signals canbeused\ntodetect ifnew data areready. However, because DOUT/ DRDY isdisabled when CSishigh, usethededicated\nDRDY pinwhen monitoring conversions onmultiple devices ontheSPIbus.\nSCLK\nDINDRDY\nSTART/SYNC Pin\nSTARTSTART \nCommand\n(1)\nDOUT/DRDY\nConversion\nData 1Conversion\nData 2Conversion\nData 3\nSCLK\nDINDRDY\nSTART/SYNC Pin\nSTARTSTART \nCommand\n63ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedProgramming (continued)\n9.5.1.5 Data Ready (DRDY)\nThe DRDY pinisanoutput that transitions lowtoindicate when conversion data areready forretrieval. Initially,\nDRDY ishigh atpower-on. When converting, thestate ofDRDY depends onwhether theconversion data are\nretrieved ornot. Incontinuous conversion mode after DRDY goes low, DRDY isdriven high onthefirst SCLK\nrising edge. Ifdata arenotread, DRDY remains lowandthen pulses high 24·tCLKbefore thenext DRDY falling\nedge. The data must beretrieved before thenext DRDY update, otherwise thedata areoverwritten bynew data\nandanyprevious data arelost. Figure 85shows theDRDY operation without data retrieval. Figure 86shows the\nDRDY operation with data retrieval after each conversion completes.\n(1) DRDY returns high with therising edge ofthefirstSCLK after adata ready indication.\nFigure 85.DRDY Operation Without Data Retrieval\n(1) DRDY returns high with therising edge ofthefirstSCLK after adata ready indication.\nFigure 86.DRDY Operation With Data Retrieval\n9.5.1.6 Timeout\nThe ADS124S0x offers aserial interface timeout feature that isused torecover communication when aserial\ninterface transmission isinterrupted. This feature isespecially useful inapplications where CSispermanently\ntiedlowand isnotused toframe acommunication sequence. The SPIinterface resets when novalid 8bitsare\nreceived within 215·tCLK.The timeout feature isenabled bysetting theTIMEOUT bitto1inthesystem control\nregister (09h).\n7FFFFFh\nOutput Code\n/c45FS /c188 0/c188 FS\nInput Voltage VIN7FFFFEh\n000001h/c188\n000000h\n800000hFFFFFFh\n800001h/c188\n/c45FS2/c45123\n223FS2/c45123\n223\n64ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedProgramming (continued)\n9.5.2 Data Format\nThe devices provide 24bitsofdata inbinary twos complement format. The size ofone code (LSB) iscalculated\nusing Equation 11.\n1LSB =(2·VREF/Gain) /224=+FS /223(11)\nApositive full-scale input [VIN≥(+FS –1LSB) =(VREF/Gain –1LSB)] produces anoutput code of7FFFFFh\nandanegative full-scale input (VIN≤–FS=–VREF/Gain) produces anoutput code of800000h. The output clips\natthese codes forsignals thatexceed full-scale.\nTable 23summarizes theideal output codes fordifferent input signals.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 23.Ideal Output Code vsInput Signal\nINPUT SIGNAL,\nVIN=VAINP–VAINN IDEAL OUTPUT CODE(1)\n≥FS(223–1)/2237FFFFFh\nFS/223000001h\n0 000000h\n–FS/223FFFFFFh\n≤–FS 800000h\nMapping oftheanalog input signal totheoutput codes isshown inFigure 87.\nFigure 87.Code Transition Diagram\n65ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) x=don\'tcare.\n(2) rrrrr=starting register address.\n(3) nnnnn =number ofregisters toread orwrite –1.9.5.3 Commands\nCommands areused tocontrol theADC, access theconfiguration registers, and retrieve data. Many ofthe\ncommands arestand-alone (that is,single-byte). The register write and register read commands, however, are\nmultibyte, consisting oftwocommand bytes plus theregister data byte orbytes. The commands arelisted in\nTable 24.\nTable 24.Command Definitions\nCOMMAND DESCRIPTIONFIRST\nCOMMAND BYTESECOND\nCOMMAND BYTE\nControl Commands\nNOP Nooperation 0000 0000 (00h) —\nWAKEUP Wake-up from power-down mode 0000 001x (02h, 03h)(1)—\nPOWERDOWN Enter power-down mode 0000 010x (04h, 05h)(1)—\nRESET Reset thedevice 0000 011x (06h, 07h)(1)—\nSTART Start conversions 0000 100x (08h, 09h)(1)—\nSTOP Stop conversions 0000 101x (0Ah, 0Bh)(1)—\nCalibration Commands\nSYOCAL System offset calibration 0001 0110 (16h) —\nSYGCAL System gain calibration 0001 0111 (17h) —\nSFOCAL Self offset calibration 0001 1001 (19h) —\nData Read Command\nRDATA Read data bycommand 0001 001x (12h /13h)(1)—\nRegister Read andWrite Commands\nRREG Read nnnnn registers starting ataddress rrrrr 001r rrrr(2)000n nnnn(3)\nWREG Write nnnnn registers starting ataddress rrrrr 010r rrrr(2)000n nnnn(3)\nCommands can besent atany time, either during aconversion orwhen conversions arestopped. However, if\nregister read orwrite commands areinprogress when conversion data areready, theADC blocks loading of\nconversion data totheoutput shift register. The CSinput pincanbetaken high between commands; orheld low\nbetween consecutive commands. CSmust stay lowfortheentire command sequence. Complete thecommand,\norterminate thecommand before completion bytaking CShigh. Only send thecommands that arelisted in\nTable 24.\n9.5.3.1 NOP\nNOP isano-operation command. The NOP command isused toclock outdata without clocking inacommand.\n9.5.3.2 WAKEUP\nIssue theWAKEUP command toexitpower-down mode andtoplace thedevice intostandby mode.\nWhen running offtheexternal clock, theexternal clock must berunning before sending theWAKEUP command,\notherwise thecommand isnotdecoded.\n66ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.3.3 POWERDOWN\nSending thePOWERDOWN command aborts acurrently ongoing conversion and puts thedevice into power-\ndown mode. The device goes into power-down mode 2·tCLKafter theseventh SCLK falling edge ofthe\ncommand.\nForlowest power consumption onDVDD and IOVDD, stop theexternal clock when inpower-down mode. The\ndevice does notgate theexternal clock. When running offtheexternal clock, provide ataminimum two\nadditional tCLKsafter thePOWERDOWN command isissued, otherwise thedevice does notenter power-down\nmode. Because anexternal clock can begated forlower power consumption, selecting theinternal oscillator\nbefore sending thePOWERDOWN command isrecommended.\nDuring power-down mode, theonly commands thatareavailable areRREG, RDATA, andWAKEUP.\n9.5.3.4 RESET\nThe RESET command resets thedigital filter and sets allconfiguration register values todefault settings. A\nRESET command also puts thedevice intostandby mode. When instandby mode, thedevice waits forarising\nedge ontheSTART/SYNC pinoraSTART command toresume conversions. After sending theRESET\ncommand, adelay time oftd(RSSC) isrequired before sending thefirst serial interface command orstarting a\nconversion. See theTiming Characteristics section forreset timing information.\nNote thatifthedevice hadbeen using anexternal clock, thereset sets thedevice tousetheinternal oscillator as\nadefault configuration.\n9.5.3.5 START\nWhen thedevice isconfigured forcontinuous conversion mode, issue theSTART command forthedevice to\nstart converting. Every time aconversion completes, thedevice automatically starts anew conversion until the\nSTOP command issent.\nInsingle-shot conversion mode, theSTART command isused tostart asingle conversion. After theconversion\ncompletes, thedevice enters standby mode.\nTietheSTART/SYNC pinlowwhen thedevice iscontrolled through theSTART and STOP commands. The\nSTART command isnotdecoded iftheSTART/SYNC pinishigh. Ifthedevice isalready inconversion mode, the\ncommand hasnoeffect.\n9.5.3.6 STOP\nThe STOP command isused incontinuous conversion mode tostop thedevice from converting. The current\nconversion isallowed tocomplete. After DRDY transitions low, thedevice enters standby mode. The command\nhasnoeffect insingle-shot conversion mode.\nHold theSTART/SYNC pinlowwhen thedevice iscontrolled through START andSTOP commands.\n9.5.3.7 SYOCAL\nThe SYOCAL command initiates asystem offset calibration. Forasystem offset calibration, theinputs must be\nexternally shorted toavoltage within theinput range, ideally near themid-supply voltage of(AVDD +AVSS) /2.\nThe OFC registers are updated when thecommand completes. Calibration commands must beissued in\nconversion mode.\n9.5.3.8 SYGCAL\nThe SYGCAL command initiates thesystem gain calibration. Forasystem gain calibration, theinput must be\nexternally settofull-scale. The FSC registers areupdated after thisoperation. Calibration commands must be\nissued inconversion mode.\n9.5.3.9 SFOCAL\nThe SFOCAL command initiates aselfoffset calibration. The device internally shorts theinputs tomid-supply\nandperforms thecalibration. The OFC registers areupdated after thisoperation. Calibration commands must be\nissued inconversion mode.\nCS\n1\nSCLK9 17 25\nDOUT/DRDY\nDIN 0010 0101 0000 0001REG DATA 1 REG DATA 2 \'21¶7\x03&$5( \'21¶7\x03&$5( (1)\n67ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.3.10 RDATA\nThe RDATA command isused toread conversion data from thedevice atany time without concern ofdata\ncorruption when theDRDY orDOUT/ DRDY signal cannot bemonitored. The conversion result isread from a\nbuffer sothatanew data conversion does notcorrupt theconversion read.\n9.5.3.11 RREG\nUse theRREG command toread thedevice register data. Read theregister data oneregister atatime, orread\nablock ofregister data. The starting register address can beany register intheregister map. The RREG\ncommand consists oftwobytes. The firstbyte specifies thestarting register address: 001r rrrr,where rrrrristhe\nstarting register address. The second command byte isthenumber ofregisters toread (minus 1):000n nnnn,\nwhere nnnnn isthenumber ofregisters toread minus 1.\nAfter theread command issent, theADC responds with oneormore register data bytes, most significant bitfirst.\nIfthebyte count exceeds thelastregister address, theADC begins tooutput zero data. During theregister read\noperation, any conversion data that becomes available isnotloaded totheoutput shift register toavoid data\ncontention. However, theconversion data canberetrieved later bytheRDATA command. After theregister read\ncommand hasstarted, further commands areblocked until oneofthefollowing conditions aremet:\n•The read operation iscompleted\n•The read operation isterminated bytaking CShigh\n•The read operation isterminated byaserial interface timeout\n•The ADC isreset bytoggling theRESET pin\nFigure 88depicts atwo-register read operation example. Asshown, thecommands required toread data from\ntworegisters starting atregister REF (address =05h) are: command byte 1=25h and command byte 2=01h.\nKeep DIN lowafter thetwocommand bytes aresent.\n(1) CScanbesethigh orkept lowbetween commands. Ifkept low, thecommand must becompleted.\nFigure 88.Read Register Sequence\nCS\n1\nSCLK9 17 25\nDOUT/DRDY\nDIN 0100 0101 0000 0001\'21¶7\x03&$5( \'21¶7\x03&$5( (1)\n\'21¶7\x03&$5( \'21¶7\x03&$5(\nREG DATA 1 REG DATA 2\n68ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.3.12 WREG\nUse theWREG command towrite thedevice register data. The register data arewritten oneregister atatime or\nasablock ofregister data. The starting register address isanyregister intheregister map.\nThe WREG command consists oftwobytes. The firstbyte specifies thestarting register address: 010r rrrr,where\nrrrrristhestarting register address The second command byte isthenumber ofregisters towrite (minus 1):\n000n nnnn, where nnnnn isthenumber ofregisters towrite minus 1.The following byte (orbytes) istheregister\ndata, most significant bitfirst. Ifthebyte count exceeds thelastregister address, theADC ignores thedata. After\ntheregister write command hasstarted, further commands areblocked until one ofthefollowing conditions are\nmet:\n•The write operation iscompleted\n•The write operation isterminated bytaking CShigh\n•The write operation isterminated byaserial interface timeout\n•The ADC isreset bytoggling theRESET pin\nFigure 89depicts atwo-register write operation example. Asshown, therequired commands towrite data totwo\nregisters starting atregister REF (address =05h) are: command byte 1=45handcommand byte 2=01h.\n(1) CScanbesethigh orkept lowbetween commands. Ifkept low, thecommand must becompleted.\nFigure 89.Write Register Sequence\nWriting new data tocertain configuration registers resets thedigital filter and starts anew conversion ifa\nconversion isinprogress. Writing tothefollowing registers triggers anew conversion:\n•Channel configuration register (02h)\n•Gain setting register (03h)\n•Data rate register (04h)\n•Reference control register (05h), bits[5:0]\n•Excitation current register 1(06h), bits[3:0]\n•Excitation current register 2(07h)\n•System control register (09h), bits[7:5]\nWhen thedevice isconfigured with WREG, thefirst data ready indication occurs after thenew conversion\ncompletes with thenew configuration settings. The previous conversion data arecleared atrestart; therefore\nread theprevious data before theregister write operation. AWREG tothepreviously mentioned registers only\nstarts anew conversion iftheregister data arenew (differs from theprevious register data) andifaconversion is\ninprogress. Ifthedevice isinstandby mode, thedevice sets theconfiguration according totheWREG data, but\ndoes notstart aconversion until theSTART/SYNC pinistaken high oraSTART command isissued.\nSTATUS Data 1\nADC Data Bytes Optional (4)Optional (4)DINSCLKCS\nHI-ZDRDY\n(3)(1)\n(2)\nRepeat\nRepeated Data (5)DOUT/DRDY Data 2 Data 3 CRC1 9 17 25 33 41\nSENDSTAT bit of SYS register\n0 = Disabled\n1 = EnabledCRC bit of SYS register\n0 = Disabled\n1 = Enabled\n69ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.4 Reading Data\nADC data areread bytwomethods: read data direct orread data bycommand. The ADC writes new conversion\ndata totheoutput shift register and theinternal data-holding register. Data areread either from theoutput shift\nregister (indirect mode) orread from thedata-holding register (incommand mode). Reading data from thedata-\nholding register (command mode) does notrequire synchronizing thestart ofdata readback toDRDY.\n9.5.4.1 Read Data Direct\nInthismethod ofdata retrieval, ADC conversion data areshifted outdirectly from theoutput shift register. No\ncommand isnecessary. Read data direct requires that noserial activity occur from thefalling edge ofDRDY to\nthereadback, orthedata areinvalid. The serial interface isfullduplex intheread data direct mode; meaning that\ncommands aredecoded during thedata readback. Ifnocommand isintended, keep DIN lowduring readback. If\naninput command issent during readback, theADC executes thecommand, and data corruption can result.\nSynchronize thedata readback toDRDY ortoDOUT/ DRDY tomake sure thedata areread before thenext\nDRDY update, ortheolddata areoverwritten with new data.\nAsshown inFigure 90,theADC data field is3,4,or5bytes long. The data field consists ofanoptional STATUS\nbyte, three bytes ofconversion data, andanoptional CRC byte. After allbytes areread, thedata-byte sequence\n(including theSTATUS byte and CRC byte, ifselected) isrepeated when continued SCLKs aresent. The byte\nsequence repeats starting with thefirstbyte. Inorder tohelp verify error-free communication, read thesame data\nmultiple times ineach conversion interval orusetheoptional CRC byte.\n(1) DRDY returns high onthefirstSCLK falling edge.\n(2) CScanbetiedlow. IfCSislow, DOUT/ DRDY asserts lowatthesame time asDRDY.\n(3) Complete data retrieval before new data areready (28·tCLKbefore thenext falling edge ofDOUT/ DRDY andDRDY).\n(4) The STATUS andCRC bytes areoptional.\n(5) The byte sequence, including selected optional bytes, repeats bycontinuing SCLK.\nFigure 90.Read Data Direct\n\'RQ¶W\x03&DUH STATUS\nOptional(3)Optional(3)DINSCLKCS\nHI-Z(1)\nDOUT/DRDY Data 1 Data 2 Data 3 CRC1 9 17 25 33 41\nSENDSTAT bit of SYS register\n0 = Disabled\n1 = EnabledCRC bit of SYS register\n0 = Disabled\n1 = EnabledADC Data BytesRDATA\n(2)\n70ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.4.2 Read Data byRDATA Command\nWhen theRDATA command issent, thedata areretrieved from theADC data-holding register. Read data atany\ntime without theriskofdata corruption because thecommand method does notrequire synchronizing toDRDY.\nPolling ofDRDY todetermine when ADC data areready canstillbeused.\nFigure 91shows theread data bycommand sequence. The output data MSB begins onthefirst SCLK rising\nedge after thecommand. The output data field canbe3,4,or5bytes long. The data field consists ofanoptional\nSTATUS byte, three bytes ofconversion data, andanoptional CRC byte. AnRDATA command must besent for\neach read operation. The ADC does notrespond tocommands until theread operation iscomplete, or\nterminated bytaking CShigh.\nAfter allbytes areread, thedata-byte sequence (including theSTATUS byte and CRC byte, ifselected) is\nrepeated bycontinuing SCLK.\n(1) CScanbetiedlow. IfCSislow, DOUT/ DRDY asserts lowwith!~!~DRDY.\n(2) DOUT/ DRDY isdriven lowwith DRDY. Ifaread operation occurs after theDRDY falling edge, then DOUT/ DRDY can\nbehigh orlow.\n(3) The STATUS andCRC bytes areoptional.\nFigure 91.Read Data byCommand\nData 1\nADC Data BytesDINSCLKCS\nHI-ZDRDY\n(1)\nDOUT/DRDY Data 2 Data 31 9 17 25\n0100 0010 0000 0001 0011 0010 0000 1011\nWREG at 02h Two bytes AIN P = AIN3, \nAINN = AIN2PGA enabled,\nGain = 8\nRepeat Data 1\n(2)\n71ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.5.4.3 Sending Commands When Reading Data\nThe device serial interface iscapable offull-duplex operation when reading conversion data and notusing the\nRDATA command. Infull-duplex operation, commands aredecoded atthesame time that conversion data are\nread. Commands can besent onany 8-bit data boundary during adata read operation. When aRREG or\nRDATA command isrecognized, thecurrent data read operation isaborted and theconversion data are\ncorrupted, unless thecommand issent when thelastbyte oftheconversion result isretrieved. The device starts\ntooutput therequested data onDOUT/ DRDY atthefirstSCLK rising edge after thecommand byte. Toread data\nwithout interruption, keep DIN lowwhen clocking outdata.\nAWREG command can besent without corrupting anongoing read operation. Sending aWREG command\nwhen reading data minimizes thetime between reading thedata andsetting thedevice configuration forthenext\nconversion. Figure 92shows anexample forsending aWREG command towrite two configuration registers\nwhen reading conversion data byusing read data direct mode. After thecommand isclocked in,thedevice\nresets thedigital filter and starts converting with thenew register settings aslong asthedevice isincontinuous\nconversion mode. The digital filter isreset andconversions arerestarted after each data byte isreceived. Inthis\nexample, thedigital filter isreset when thefirstbyte isreceived, decoding theinput multiplexer and again when\nthePGA isset.The WREG command canbesent onanyofthe8-bit boundaries. The example inFigure 92has\ntheSTATUS andCRC bytes disabled.\n(1) CScanbetiedlow. IfCSislow, DOUT/ DRDY asserts lowatthesame time asDRDY.\n(2) The output data buffer iscyclical andtheoriginal data byte isre-issued when thefourth DIN byte isclocked in.\nFigure 92.Issuing aWREG Command When Reading Back ADC Data\n9.5.5 Interfacing with Multiple Devices\nWhen connecting multiple devices toasingle SPIbus, SCLK, DIN, and DOUT/ DRDY can besafely shared by\nusing adedicated chip-select (CS) lineforeach SPI-enabled device. When CStransitions high fortherespective\ndevice, DOUT/ DRDY enters atri-state mode. Therefore, DOUT/ DRDY cannot beused toindicate when new data\nareavailable ifCSishigh. Only thededicated DRDY pinindicates that new data areavailable because the\nDRDY pinisactively driven even when CSishigh.\nInsome cases, theDRDY pincannot beinterfaced tothemicrocontroller. This scenario can occur ifthere are\ninsufficient GPIO channels available onthemicrocontroller oriftheserial interface must begalvanically isolated\nand thus theamount ofchannels must belimited. Inorder toevaluate when anew conversion ofone ofthe\ndevices isready, themicrocontroller canperiodically drop CStotherespective device and pollthestate ofthe\nDOUT/ DRDY pin.\nWhen CSgoes low, theDOUT/ DRDY pinimmediately drives either high orlow. IftheDOUT/ DRDY linedrives\nlow, new data areavailable. IftheDOUT/ DRDY line drives high, nonew data areavailable. This procedure\nrequires that DOUT/ DRDY isforced high after reading each conversion result and before taking CShigh. To\nmake sure DOUT/ DRDY istaken high, send aRREG command toread aregister where theleast significant bit\nis1.\n72ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedRetrieving data using direct read mode requires knowledge oftheDRDY falling edge timing toavoid data\ncorruption. Use theRDATA command sothat valid data can beretrieved from thedevice atany time without\nconcern ofdata corruption byanew data ready.\n9.6 Register Map\n9.6.1 Configuration Registers\nThe ADS124S0x register map consists of18,8-bit registers. These registers areused toconfigure and control\nthedevice tothedesired mode ofoperation. Access theregisters through theserial interface byusing theRREG\nand WREG register commands. After power-on orreset, theregisters default totheinitial settings, asshown in\ntheDefault column ofTable 25.\nData can bewritten asablock tomultiple registers using asingle WREG command. Ifdata arewritten asa\nblock, thedata ofcertain registers take effect immediately when data areshifted in.Writing new data tocertain\nregisters results inarestart ofconversions that areinprogress. The registers that result inaconversion restart\narediscussed intheWREG section.\nTable 25.Configuration Register Map\nADDR REGISTER DEFAULT BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\n00h ID xxh RESERVED DEV_ID[2:0]\n01h STATUS 80h FL_POR RDY FL_P_RAILP FL_P_RAILN FL_N_RAILP FL_N_RAILN FL_REF_L1 FL_REF_L0\n02h INPMUX 01h MUXP[3:0] MUXN[3:0]\n03h PGA 00h DELAY[2:0] PGA_EN[1:0] GAIN[2:0]\n04h DATARATE 14h G_CHOP CLK MODE FILTER DR[3:0]\n05h REF 10h FL_REF_EN[1:0] REFP_BUF REFN_BUF REFSEL[1:0] REFCON[1:0]\n06h IDACMAG 00h FL_RAIL_EN PSW 0 0 IMAG[3:0]\n07h IDACMUX FFh I2MUX[3:0] I1MUX[3:0]\n08h VBIAS 00h VB_LEVEL VB_AINC VB_AIN5 VB_AIN4 VB_AIN3 VB_AIN2 VB_AIN1 VB_AIN0\n09h SYS 10h SYS_MON[2:0] CAL_SAMP[1:0] TIMEOUT CRC SENDSTAT\n0Ah OFCAL0 00h OFC[7:0]\n0Bh OFCAL1 00h OFC[15:8]\n0Ch OFCAL2 00h OFC[23:16]\n0Dh FSCAL0 00h FSC[7:0]\n0Eh FSCAL1 00h FSC[15:8]\n0Fh FSCAL2 40h FSC[23:16]\n10h GPIODAT 00h DIR[3:0] DAT[3:0]\n11h GPIOCON 00h 0 0 0 0 CON[3:0]\n73ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.1 Device IDRegister (address =00h) [reset =xxh]\nFigure 93.Device ID(ID)Register\n7 6 5 4 3 2 1 0\nRESERVED DEV_ID[2:0]\nR-xxh R-xh\nLEGEND: R=Read only; -n=value after reset; -x=variable\nTable 26.Device ID(ID)Register Field Descriptions\nBit Field Type Reset Description\n7:3 RESERVED R xxhReserved\nValues aresubject tochange without notice\n2:0 DEV_ID[2:0] R xhDevice identifier\nIdentifies themodel ofthedevice.\n000:ADS124S08 (12channels, 24bits)\n001:ADS124S06 (6channels, 24bits)\n010:Reserved\n011:Reserved\n100:Reserved\n101:Reserved\n110:Reserved\n111:Reserved\n74ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.2 Device Status Register (address =01h) [reset =80h]\nFigure 94.Device Status (STATUS) Register\n7 6 5 4 3 2 1 0\nFL_POR RDY FL_P_RAILP FL_P_RAILN FL_N_RAILP FL_N_RAILN FL_REF_L1 FL_REF_L0\nR/W-1h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n(1) The PGA railmonitors areenabled with theFL_RAIL_EN bitinexcitation current register 1(06h).\n(2) The reference monitors areenabled with theFL_REF_EN[1:0] bitsofthereference control register (05h).Table 27.Device Status (STATUS) Register Field Descriptions\nBit Field Type Reset Description\n7 FL_POR R/W 1hPOR flag\nIndicates apower-on reset (POR) event hasoccurred.\n0:Register hasbeen cleared andnoPOR event hasoccurred.\n1:POR event occurred andhasnotbeen cleared. Flag must becleared by\nuser register write (default).\n6 RDY R 0hDevice ready flag\nIndicates thedevice hasstarted upandisready forcommunication.\n0:ADC ready forcommunication (default)\n1:ADC notready\n5 FL_P_RAILP R 0hPositive PGA output atpositive railflag(1)\nIndicates thepositive PGA output iswithin 150mVofAVDD.\n0:Noerror (default)\n1:PGA positive output within 150mVofAVDD\n4 FL_P_RAILN R 0hPositive PGA output atnegative railflag(1)\nIndicates thepositive PGA output iswithin 150mVofAVSS.\n0:Noerror (default)\n1:PGA positive output within 150mVofAVSS\n3 FL_N_RAILP R 0hNegative PGA output atpositive railflag(1)\nIndicates thenegative PGA output iswithin 150mVofAVDD.\n0:Noerror (default)\n1:PGA negative output within 150mVofAVDD\n2 FL_N_RAILN R 0hNegative PGA output atnegative railflag(1)\nIndicates thenegative PGA output iswithin 150mVofAVSS.\n0:Noerror (default)\n1:PGA negative output within 150mVofAVSS\n1 FL_REF_L1 R 0hReference voltage monitor flag, level 1(2)\nIndicates theexternal reference voltage islower than 1/3oftheanalog\nsupply voltage. Can beused todetect anopen-excitation lead ina3-wire\nRTD application.\n0:Differential reference voltage≥1/3·(AVDD –AVSS) (default)\n1:Differential reference voltage <1/3·(AVDD –AVSS)\n0 FL_REF_L0 R 0hReference voltage monitor flag, level 0(2)\nIndicates theexternal reference voltage islower than 0.3V.Can beused to\nindicate amissing orfloating external reference voltage.\n0:Differential reference voltage≥0.3V(default)\n1:Differential reference voltage <0.3V\n75ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.3 Input Multiplexer Register (address =02h) [reset =01h]\nFigure 95.Input Multiplexer (INPMUX) Register\n7 6 5 4 3 2 1 0\nMUXP[3:0] MUXN[3:0]\nR/W-0h R/W-1h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 28.Input Multiplexer (INPMUX) Register Field Descriptions\nBit Field Type Reset Description\n7:4 MUXP[3:0] R/W 0hPositive ADC input selection\nSelects theADC positive input channel.\n0000 :AIN0 (default)\n0001 :AIN1\n0010 :AIN2\n0011 :AIN3\n0100 :AIN4\n0101 :AIN5\n0110 :AIN6 (ADS124S08 only)\n0111 :AIN7 (ADS124S08 only)\n1000 :AIN8 (ADS124S08 only)\n1001 :AIN9 (ADS124S08 only)\n1010 :AIN10 (ADS124S08 only)\n1011 :AIN11 (ADS124S08 only)\n1100 :AINCOM\n1101 :Reserved\n1110 :Reserved\n1111 :Reserved\n3:0 MUXN[3:0] R/W 1hNegative ADC input selection\nSelects theADC negative input channel.\n0000 :AIN0\n0001 :AIN1 (default)\n0010 :AIN2\n0011 :AIN3\n0100 :AIN4\n0101 :AIN5\n0110 :AIN6 (ADS124S08 only)\n0111 :AIN7 (ADS124S08 only)\n1000 :AIN8 (ADS124S08 only)\n1001 :AIN9 (ADS124S08 only)\n1010 :AIN10 (ADS124S08 only)\n1011 :AIN11 (ADS124S08 only)\n1100 :AINCOM\n1101 :Reserved\n1110 :Reserved\n1111 :Reserved\n76ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.4 Gain Setting Register (address =03h) [reset =00h]\nFigure 96.Gain Setting (PGA) Register\n7 6 5 4 3 2 1 0\nDELAY[2:0] PGA_EN[1:0] GAIN[2:0]\nR/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\n(1) Fordetails onwhich bitsandregisters trigger anew conversion, seetheWREG section.\n(2) When bypassing thePGA, theuser must also setGAIN[2:0] to000.Table 29.Gain Setting (PGA) Register Field Descriptions\nBit Field Type Reset Description\n7:5 DELAY[2:0] R/W 0hProgrammable conversion delay selection\nSets theprogrammable conversion delay time forthefirstconversion after a\nWREG when aconfiguration change resets ofthedigital filter andtriggers a\nnew conversion(1).\n000:14·tMOD (default)\n001:25·tMOD\n010:64·tMOD\n011:256·tMOD\n100:1024 ·tMOD\n101:2048 ·tMOD\n110:4096 ·tMOD\n111:1·tMOD\n4:3 PGA_EN[1:0] R/W 0hPGA enable\nEnables orbypasses thePGA.\n00:PGA ispowered down andbypassed. Enables single-ended\nmeasurements with unipolar supply (Set gain =1(2))(default)\n01:PGA enabled (gain =1to128)\n10:Reserved\n11:Reserved\n2:0 GAIN[2:0] R/W 0hPGA gain selection\nConfigures thePGA gain.\n000:1(default)\n001:2\n010:4\n011:8\n100:16\n101:32\n110:64\n111:128\n77ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.5 Data Rate Register (address =04h) [reset =14h]\nFigure 97.Data Rate (DATARATE) Register\n7 6 5 4 3 2 1 0\nG_CHOP CLK MODE FILTER DR[3:0]\nR/W-0h R/W-0h R/W-0h R/W-1h R/W-4h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n(1) Data rates of60Hzorless canoffer line-cycle rejection; seethe50-Hz and60-Hz Line Cycle Rejection section formore information.Table 30.Data Rate (DATARATE) Register Field Descriptions\nBit Field Type Reset Description\n7 G_CHOP R/W 0hGlobal chop enable\nEnables theglobal chop function. When enabled, thedevice automatically\nswaps theinputs and takes theaverage oftwo consecutive readings to\ncancel theoffset voltage.\n0:Disabled (default)\n1:Enabled\n6 CLK R/W 0hClock source selection\nConfigures theclock source touse either theinternal oscillator oran\nexternal clock.\n0:Internal 4.096-MHz oscillator (default)\n1:External clock\n5 MODE R/W 0hConversion mode selection\nConfigures the ADC foreither continuous conversion orsingle-shot\nconversion mode.\n0:Continuous conversion mode (default)\n1:Single-shot conversion mode\n4 FILTER R/W 1hDigital filter selection\nConfigures theADC touseeither thesinc3orthelow-latency filter.\n0:Sinc3filter\n1:Low-latency filter (default)\n3:0 DR[3:0] R/W 4hData rateselection\nConfigures theoutput data rate(1).\n0000 :2.5SPS\n0001 :5SPS\n0010 :10SPS\n0011 :16.6 SPS\n0100 :20SPS (default)\n0101 :50SPS\n0110 :60SPS\n0111 :100SPS\n1000 :200SPS\n1001 :400SPS\n1010 :800SPS\n1011 :1000 SPS\n1100 :2000 SPS\n1101 :4000 SPS\n1110 :4000 SPS\n1111 :Reserved\n78ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.6 Reference Control Register (address =05h) [reset =10h]\nFigure 98.Reference Control (REF) Register\n7 6 5 4 3 2 1 0\nFL_REF_EN[1:0] REFP_BUF REFN_BUF REFSEL[1:0] REFCON[1:0]\nR/W-0h R/W-0h R/W-1h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\n(1) Disable thereference buffers when theinternal reference isselected formeasurements.\n(2) The internal voltage reference must beturned ontousetheIDACs.Table 31.Reference Control (REF) Register Field Descriptions\nBit Field Type Reset Description\n7:6 FL_REF_EN[1:0] R/W 0hReference monitor configuration\nEnables andconfigures thereference monitor.\n00:Disabled (default)\n01:FL_REF_L0 monitor enabled, threshold 0.3V\n10:FL_REF_L0 andFL_REF_L1 monitors enabled, thresholds 0.3Vand\n1/3·(AVDD –AVSS)\n11:FL_REF_L0 monitor and10-MΩpull-together enabled, threshold 0.3V\n5 REFP_BUF R/W 0hPositive reference buffer bypass\nDisables thepositive reference buffer. Recommended when V(REFPx) is\nclose toAVDD.\n0:Enabled (default)\n1:Disabled\n4 REFN_BUF R/W 1hNegative reference buffer bypass\nDisables thenegative reference buffer. Recommended when V(REFNx) is\nclose toAVSS.\n0:Enabled\n1:Disabled (default)\n3:2 REFSEL[1:0] R/W 0hReference input selection\nSelects thereference input source fortheADC.\n00:REFP0, REFN0 (default)\n01:REFP1, REFN1\n10:Internal 2.5-V reference(1)\n11:Reserved\n1:0 REFCON[1:0] R/W 0hInternal voltage reference configuration(2)\nConfigures thebehavior oftheinternal voltage reference.\n00:Internal reference off(default)\n01:Internal reference on,butpowers down inpower-down mode\n10:Internal reference isalways on,even inpower-down mode\n11:Reserved\n79ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.7 Excitation Current Register 1(address =06h) [reset =00h]\nFigure 99.Excitation Current Register 1(IDACMAG)\n7 6 5 4 3 2 1 0\nFL_RAIL_EN PSW 0 0 IMAG[3:0]\nR/W-0h R/W-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 32.Excitation Current Register 1(IDACMAG) Register Field Descriptions\nBit Field Type Reset Description\n7 FL_RAIL_EN R/W 0hPGA output railflagenable\nEnables thePGA output voltage railmonitor circuit.\n0:Disabled (default)\n1:Enabled\n6 PSW R/W 0hLow-side power switch\nControls the low-side power switch. The low-side power switch opens\nautomatically inpower-down mode.\n0:Open (default)\n1:Closed\n5:4 RESERVED R 0hReserved\nAlways write 0h\n3:0 IMAG[3:0] R/W 0hIDAC magnitude selection\nSelects thevalue oftheexcitation current sources. Sets IDAC1 and IDAC2\ntothesame value.\n0000 :Off(default)\n0001 :10µA\n0010 :50µA\n0011 :100µA\n0100 :250µA\n0101 :500µA\n0110 :750µA\n0111 :1000 µA\n1000 :1500 µA\n1001 :2000 µA\n1010 -1111 :Off\n80ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.8 Excitation Current Register 2(address =07h) [reset =FFh]\nFigure 100. Excitation Current Register 2(IDACMUX)\n7 6 5 4 3 2 1 0\nI2MUX[3:0] I1MUX[3:0]\nR/W-Fh R/W-Fh\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 33.Excitation Current Register 2(IDACMUX) Register Field Descriptions\nBit Field Type Reset Description\n7:4 I2MUX[3:0] R/W FhIDAC2 output channel selection\nSelects theoutput channel forIDAC2.\n0000 :AIN0\n0001 :AIN1\n0010 :AIN2\n0011 :AIN3\n0100 :AIN4\n0101 :AIN5\n0110 :AIN6 (ADS124S08), REFP1 (ADS124S06)\n0111 :AIN7 (ADS124S08), REFN1 (ADS124S06)\n1000 :AIN8 (ADS124S08 only)\n1001 :AIN9 (ADS124S08 only)\n1010 :AIN10 (ADS124S08 only)\n1011 :AIN11 (ADS124S08 only)\n1100 :AINCOM\n1101 -1111 :Disconnected (default)\n3:0 I1MUX[3:0] R/W FhIDAC1 output channel selection\nSelects theoutput channel forIDAC1.\n0000 :AIN0\n0001 :AIN1\n0010 :AIN2\n0011 :AIN3\n0100 :AIN4\n0101 :AIN5\n0110 :AIN6 (ADS124S08 only), REFP1 (ADS124S06)\n0111 :AIN7 (ADS124S08 only), REFN1 (ADS124S06)\n1000 :AIN8 (ADS124S08 only)\n1001 :AIN9 (ADS124S08 only)\n1010 :AIN10 (ADS124S08 only)\n1011 :AIN11 (ADS124S08 only)\n1100 :AINCOM\n1101 -1111 :Disconnected (default)\n81ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.9 Sensor Biasing Register (address =08h) [reset =00h]\nFigure 101. Sensor Biasing (VBIAS) Register\n7 6 5 4 3 2 1 0\nVB_LEVEL VB_AINC VB_AIN5 VB_AIN4 VB_AIN3 VB_AIN2 VB_AIN1 VB_AIN0\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\n(1) The bias voltage canbeselected formultiple analog inputs atthesame time.Table 34.Sensor Biasing (VBIAS) Register Field Descriptions\nBit Field Type Reset Description\n7 VB_LEVEL R/W 0hVBIAS level selection\nSets theVBIAS output voltage level. VBIAS isdisabled when notconnected\ntoanyinput.\n0:(AVDD +AVSS) /2(default)\n1:(AVDD +AVSS) /12\n6 VB_AINC R/W 0hAINCOM VBIAS selection(1)\nEnables VBIAS ontheAINCOM pin.\n0:VBIAS disconnected from AINCOM (default)\n1:VBIAS connected toAINCOM\n5 VB_AIN5 R/W 0hAIN5 VBIAS selection(1)\nEnables VBIAS ontheAIN5 pin.\n0:VBIAS disconnected from AIN5 (default)\n1:VBIAS connected toAIN5\n4 VB_AIN4 R/W 0hAIN4 VBIAS selection(1)\nEnables VBIAS ontheAIN4 pin.\n0:VBIAS disconnected from AIN4 (default)\n1:VBIAS connected toAIN4\n3 VB_AIN3 R/W 0hAIN3 VBIAS selection(1)\nEnables VBIAS ontheAIN3 pin.\n0:VBIAS disconnected from AIN3 (default)\n1:VBIAS connected toAIN3\n2 VB_AIN2 R/W 0hAIN2 VBIAS selection(1)\nEnables VBIAS ontheAIN2 pin.\n0:VBIAS disconnected from AIN2 (default)\n1:VBIAS connected toAIN2\n1 VB_AIN1 R/W 0hAIN1 VBIAS selection(1)\nEnables VBIAS ontheAIN1 pin.\n0:VBIAS disconnected from AIN1 (default)\n1:VBIAS connected toAIN1\n0 VB_AIN0 R/W 0hAIN0 VBIAS selection(1)\nEnables VBIAS ontheAIN0 pin.\n0:VBIAS disconnected from AIN0 (default)\n1:VBIAS connected toAIN0\n82ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.10 System Control Register (address =09h) [reset =10h]\nFigure 102. System Control (SYS) Register\n7 6 5 4 3 2 1 0\nSYS_MON[2:0] CAL_SAMP[1:0] TIMEOUT CRC SENDSTAT\nR/W-0h R/W-2h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\n(1) With system monitor functions enabled, theAINx multiplexer switches areopen forthe(AVDD +AVSS) /2measurement, the\ntemperature sensor, andthesupply monitors.\n(2) When using theinternal temperature sensor, gain must be4orless tokeep themeasurement within thePGA input voltage range.\n(3) The PGA gain isautomatically setto1when thesupply monitors areenabled, regardless ofthesetting inGAIN[2:0].Table 35.System Control (SYS) Register Field Descriptions\nBit Field Type Reset Description\n7:5 SYS_MON[2:0] R/W 0hSystem monitor configuration(1)\nEnables asetofsystem monitor measurements using theADC.\n000:Disabled (default)\n001:PGA inputs shorted to(AVDD +AVSS) /2anddisconnected from\nAINx andthemultiplexer; gain setbyuser\n010:Internal temperature sensor measurement; PGA must beenabled\n(PGA_EN[1:0] =01); gain setbyuser(2)\n011:(AVDD –AVSS) /4measurement; gain setto1(3)\n100:DVDD /4measurement; gain setto1(3)\n101:Burn-out current sources enabled, 0.2-µAsetting\n110:Burn-out current sources enabled, 1-µAsetting\n111:Burn-out current sources enabled, 10-µAsetting\n4:3 CAL_SAMP[1:0] R/W 2hCalibration sample size selection\nConfigures thenumber ofsamples averaged forselfand system offset and\nsystem gain calibration.\n00:1sample\n01:4samples\n10:8samples (default)\n11:16samples\n2 TIMEOUT R/W 0hSPItimeout enable\nEnables theSPItimeout function.\n0:Disabled (default)\n1:Enabled\n1 CRC R/W 0hCRC enable\nEnables theCRC byte appended totheconversion result. When enabled,\nCRC iscalculated across the24-bit conversion result (plus theSTATUS\nbyte ifenabled).\n0:Disabled (default)\n1:Enabled\n0 SENDSTAT R/W 0hSTATUS byte enable\nEnables theSTATUS byte prepended totheconversion result.\n0:Disabled (default)\n1:Enabled\n83ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.11 Offset Calibration Register 1(address =0Ah) [reset =00h]\nFigure 103. Offset Calibration Register 1(OFCAL0)\n7 6 5 4 3 2 1 0\nOFC[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 36.Offset Calibration Register 1(OFCAL0) Register Field Descriptions\nBit Field Type Reset Description\n7:0 OFC[7:0] R/W 00h Bits[7:0] oftheoffset calibration value.\n9.6.1.12 Offset Calibration Register 2(address =0Bh) [reset =00h]\nFigure 104. Offset Calibration Register 2(OFCAL 1)\n7 6 5 4 3 2 1 0\nOFC [15:8]\nR/W-00h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 37.Offset Calibration Register 2(OFCAL 1)Register Field Descriptions\nBit Field Type Reset Description\n7:0 OFC [15:8] R/W 00h Bits[15:8] oftheoffset calibration value.\n9.6.1.13 Offset Calibration Register 3(address =0Ch) [reset =00h]\nFigure 105. Offset Calibration Register 3(OFCAL 2)\n7 6 5 4 3 2 1 0\nOFC [23:16]\nR/W-00h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 38.Offset Calibration Register 3(OFCAL 2)Register Field Descriptions\nBit Field Type Reset Description\n7:0 OFC [23:16] R/W 00h Bits[23:16] oftheoffset calibration value.\n84ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.14 Gain Calibration Register 1(address =0Dh) [reset =00h]\nFigure 106. Gain Calibration Register 1(FSCAL0)\n7 6 5 4 3 2 1 0\nFSC[7:0]\nR/W-00h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 39.Gain Calibration Register 1(FSCAL0) Register Field Descriptions\nBit Field Type Reset Description\n7:0 FSC[7:0] R/W 00h Bits[7:0] ofthegain calibration value.\n9.6.1.15 Gain Calibration Register 2(address =0Eh) [reset =00h]\nFigure 107. Gain Calibration Register 2(FSCAL 1)\n7 6 5 4 3 2 1 0\nFSC[15:8]\nR/W-00h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 40.Gain Calibration Register 2(FSCAL 1)Field Descriptions\nBit Field Type Reset Description\n7:0 FSC[15:8] R/W 00h Bits[15:8] ofthegain calibration value.\n9.6.1.16 Gain Calibration Register 3(address =0Fh) [reset =40h]\nFigure 108. Gain Calibration Register 3(FSCAL 2)\n7 6 5 4 3 2 1 0\nFSC[23:16]\nR/W-40h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 41.Gain Calibration Register 3(FSCAL 2)Field Descriptions\nBit Field Type Reset Description\n7:0 FSC[23:16] R/W 40h Bits[23:16] ofthegain calibration value.\n85ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9.6.1.17 GPIO Data Register (address =10h) [reset =00h]\nFigure 109. GPIO Data (GPIODAT) Register\n7 6 5 4 3 2 1 0\nDIR[3:0] DAT[3:0]\nR/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 42.GPIO Data (GPIODAT) Register Field Descriptions\nBit Field Type Reset Description\n7:4 DIR[3:0] R/W 0hGPIO direction\nConfigures theselected GPIO asaninput oroutput.\n0:GPIO[x] configured asoutput (default)\n1:GPIO[x] configured asinput\n3:0 DAT[3:0] R/W 0hGPIO data\nContains thedata oftheGPIO inputs oroutputs.\n0:GPIO[x] islow(default)\n1:GPIO[x] ishigh\n9.6.1.18 GPIO Configuration Register (address =11h) [reset =00h]\nFigure 110. GPIO Configuration Register\n7 6 5 4 3 2 1 0\n0 0 0 0 CON[3:0]\nR-0h R-0h R-0h R-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n(1) OntheADS124S06, theGPIO pins default asdisabled. SettheCON[3:0] bitstoenable therespective GPIO pins.Table 43.GPIO Configuration (GPIOCON) Register Field Descriptions\nBit Field Type Reset Description\n7:4 RESERVED R 0hReserved\nAlways write 0h\n3:0 CON[3:0] R/W 0hGPIO pinconfiguration\nConfigures the GPIO[x] pin asananalog input orGPIO. CON[x]\ncorresponds totheGPIO[x] pin.\n0:GPIO[x] configured asanalog input (default)(1)\n1:GPIO[x] configured asGPIO\n32313029282726252423222120191817\n910111213141516\n12345678AINCOM\nAIN5AIN4AIN3AIN2AIN1AIN0\n   START/SYNC   CSDINSCLKDOUT/DRDYDRDYDGNDIOVDDDVDDCLKRESETGPIO3/AIN11GPIO2/AIN10GPIO1/AIN9GPIO0/AIN8REFOUTREFCOM\nNC\nAVDD\nAVSS\nAVSS-SW\nREFN0\nREFP0\nREFN1/AIN7\nREFP1/AIN647 \r\n47 \r\n47 \r\n47 \r\n47 \r\n47 \r47 \rGPIO\nGPIOMISOGPIO/IRQ\nGPIOMOSIMicrocontroller\nwith SPI\nDVDD\nDVSS\n0.1 PF3.3 VSCLK330 nF5 V3.3 V\n0.1 PF1 PF\n86ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe ADS124S06 and ADS124S08 areprecision, 24-bit,ΔΣADCs that offer many integrated features tosimplify\nthemeasurement ofthemost common sensor types (including various types oftemperature, flow, and bridge\nsensors). Primary considerations when designing anapplication with theADS124S0x include analog input\nfiltering, establishing anappropriate reference, and setting theabsolute input voltage fortheinternal PGA.\nConnecting and configuring theserial interface appropriately isanother concern. These considerations are\ndiscussed inthefollowing sections.\n10.1.1 Serial Interface Connections\nThe principle serial interface connections fortheADS124S0x areshown inFigure 111.\nFigure 111. Serial Interface Connections\nMost microcontroller SPIperipherals can interface with theADS124S0x. The interface operates inSPImode 1\nwhere CPOL =0and CPHA =1.InSPI mode 1,SCLK idles lowand data arelaunched orchanged only on\nSCLK rising edges; data arelatched orread bythemaster and slave onSCLK falling edges. Details oftheSPI\ncommunication protocol employed bythedevices arefound intheSerial Interface section.\nPlace 47-Ωresistors inseries with alldigital input and output pins (CS, SCLK, DIN, DOUT/ DRDY, and DRDY).\nThis resistance smooths sharp transitions, suppresses overshoot, and offers some overvoltage protection. Care\nmust betaken tomeet allSPI timing requirements because theadditional resistors interact with thebus\ncapacitances present onthedigital signal lines.\nMagnitude\nfMOD/2 fMOD Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nfMOD/2 fMOD Output\nData RateFrequencyDigital FilterMagnitude\nfMOD/2 fMOD Output\nData RateFrequencySensor\nSignal\nUnwanted \nSignalsUnwanted \nSignals\nAliasing of \nUnwanted Signals\n87ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedApplication Information (continued)\n10.1.2 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process and\nsecond, toreduce external noise from being apart ofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper antialias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than half thesampling frequency ofthe\nADC (also known astheNyquist frequency). These frequency components arefolded back and show upinthe\nactual frequency band ofinterest below halfthesampling frequency. Note thatinside aΔΣADC, theinput signal\nisoversampled atthemodulator frequency, fMODandnotattheoutput data rate. The filter response ofthedigital\nfilter repeats atmultiples offMOD,asshown inFigure 112.Signals ornoise uptoafrequency where thefilter\nresponse repeats areattenuated toacertain amount bythedigital filter depending onthefilter architecture. Any\nfrequency components present intheinput signal around themodulator frequency ormultiples thereof arenot\nattenuated andalias back intotheband ofinterest, unless attenuated byanexternal analog filter.\nFigure 112. Effect ofAliasing\n88ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedApplication Information (continued)\nMany sensor signals areinherently band limited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase, thesensor signal does notalias back intothepass band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias into thepass band.\nPower line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted circuit board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither eliminate aliasing, ortoreduce the\neffect ofaliasing toalevel below thenoise floor ofthesensor. Ideally, anysignal beyond fMOD/2isattenuated to\nalevel below thenoise floor oftheADC. The digital filter oftheADS124S0x attenuates signals toacertain\ndegree, asillustrated inthefilter response plots intheDigital Filter section. Inaddition, noise components are\nusually smaller inmagnitude than theactual sensor signal. Therefore, using afirst-order RCfilter with acutoff\nfrequency setattheoutput data rate or10times higher isgenerally agood starting point forasystem design.\nInternal tothedevice, prior tothePGA inputs, isanEMI filter; seeFigure 50.The cutoff frequency ofthisfilter is\napproximately 40MHz andhelps reject high-frequency interference.\n10.1.3 External Reference andRatiometric Measurements\nThe full-scale range ofthe ADS124S0x isdefined bythe reference voltage and the PGA gain\n(FSR =±VREF/Gain). Anexternal reference canbeused instead oftheintegrated 2.5-V reference toadapt the\nFSR tothespecific system needs. Anexternal reference must beused ifVIN>2.5V.Forexample, anexternal\n5-V reference and anAVDD =5Varerequired inorder tomeasure asingle-ended signal that can swing\nbetween 0Vand5V.\nThe reference inputs ofthedevice also allow theimplementation ofratiometric measurements. Inaratiometric\nmeasurement, thesame excitation source thatisused toexcite thesensor isalso used toestablish thereference\nfortheADC. Asanexample, asimple form ofaratiometric measurement uses thesame current source toexcite\nboth theresistive sensor element (such asanRTD) andanother resistive reference element thatisinseries with\ntheelement being measured. The voltage that develops across thereference element isused asthereference\nsource fortheADC. Because current noise and drift arecommon toboth thesensor measurement and the\nreference, these components cancel outintheADC transfer function. The output code isonly aratio ofthe\nsensor element andthevalue ofthereference resistor. The value oftheexcitation current source itself isnotpart\noftheADC transfer function.\nThe example intheTypical Application section describes asystem that uses aratiometric measurement. One\nexcitation current source isused todrive areference resistor andanRTD. The ADC measurement represents a\nratiometric measurement between theRTD value andaknown reference resistor value.\n10.1.4 Establishing aProper Input Voltage\nThe ADS124S0x can beused tomeasure various types ofinput signal configurations: single-ended, pseudo-\ndifferential, andfully-differential signals (which canbeeither unipolar orbipolar). However, configuring thedevice\nproperly fortherespective signal type isimportant.\nSignals where thenegative analog input isfixed and referenced toanalog ground (VAINN =0V)arecommonly\ncalled single-ended signals .The input voltage ofasingle-ended signal consequently varies between 0VandVIN.\nIfthePGA isdisabled andbypassed, theinput voltage oftheADS124S08 canbeaslowas50mVbelow AVSS\nand aslarge as50mVabove AVDD. Therefore, setthePGA_EN bitsto10inthegain setting register (03h) to\nmeasure single-ended signals when aunipolar analog supply isused (AVSS =0V).Only again of1ispossible\ninthis configuration. Measuring a0-mA to20-mA or4-mA to20-mA signal across aload resistor of100Ω\nreferenced toGND isatypical example. The ADS124S0x can directly measure thesignal across theload\nresistor using aunipolar supply, theinternal 2.5-V reference, andgain =1when thePGA isbypassed.\nIfgain isneeded tomeasure asingle-ended signal, thePGA must beenabled. Inthiscase, abipolar supply is\nrequired fortheADS124S0x tomeet theinput voltage requirement ofthePGA. Signals where thenegative\nanalog input (AIN N)isfixed atavoltage other the0Varereferred toaspseudo-differential signals .The input\nvoltage ofapseudo-differential signal varies between VAINNandVAINN+VIN.\n89ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedApplication Information (continued)\nFully-differential signals incontrast aredefined assignals having aconstant common-mode voltage where the\npositive andnegative analog inputs swing 180°out-of-phase buthave thesame amplitude.\nThe ADS124S0x can measure pseudo-differential and fully-differential signals both with thePGA enabled or\nbypassed. However, thePGA must beenabled inorder tomeasure any input with again greater than 1.The\ninput voltage must meet theinput and output voltage restrictions ofthePGA, asexplained inthePGA Input-\nVoltage Requirements section when thePGA isenabled. Setting theinput voltage atornear (AVSS +AVDD) /2\ninmost cases satisfies thePGA input voltage requirements.\nSignals where both thepositive and negative inputs arealways≥0Varecalled unipolar signals .These signals\ncaningeneral bemeasured with theADS124S0x using aunipolar analog supply (AVSS =0V).Asmentioned\npreviously, thePGA must bebypassed inorder tomeasure single-ended, unipolar signals when using aunipolar\nsupply.\nAsignal iscalled bipolar when either thepositive ornegative input canswing below 0V.Abipolar analog supply\n(such asAVDD =2.5V,AVSS =–2.5V)isrequired inorder tomeasure bipolar signals with theADS124S0x. A\ntypical application task ismeasuring asingle-ended, bipolar, ±10-V signal where AIN Nisfixed at0Vand AIN P\nswings between –10Vand 10V.The ADS124S0x cannot directly measure thissignal because the10-V signal\nexceeds theanalog power-supply limits. However, onepossible solution istouseabipolar analog supply (AVDD\n=2.5V,AVSS =–2.5V),gain =1,and aresistor divider infront oftheADS124S0x. The resistor divider must\ndivide thevoltage down to≤±2.5Vtobeable tomeasure thevoltage using theinternal 2.5-V reference.\n10.1.5 Unused Inputs andOutputs\nTominimize leakage currents ontheanalog inputs, leave unused analog and reference inputs floating, or\nconnect theinputs tomid-supply ortoAVDD. Connecting unused analog orreference inputs toAVSS ispossible\naswell, butcanyield higher leakage currents than thepreviously mentioned options. REFN0 isanexception; this\npincanbeaccidently shorted toAVSS through theinternal low-side switch. Leave theREFN0 pinfloating when\nnotinuseortiethepintoAVSS.\nGPIO pins operate onlevels based ontheanalog supply. Donotfloat GPIO pins that areconfigured asdigital\ninputs. Tieunused GPIO pins that areconfigured asdigital inputs totheappropriate levels, AVDD orAVSS,\nincluding when inpower-down mode. Tieunused GPIO output pins toAVSS through apulldown resistor andset\ntheoutput to0intheGPIO data register. Forunused GPIO pins ontheADS124S06, leave theGPIOCON\nregister settothedefault register values and connect these GPIO pins inthesame manner asforanunused\nanalog input.\nDonotfloat unused digital inputs; excessive power-supply leakage current can result. Tieallunused digital\ninputs totheappropriate levels, IOVDD orDGND, even when inpower-down mode. Connections forunused\ndigital inputs arelisted below.\n•TietheCSpintoDGND ifCSisnotused\n•TietheCLK pintoDGND iftheinternal oscillator isused\n•TietheSTART/SYNC pintoDGND tocontrol conversions bycommands\n•TietheRESET pintoIOVDD iftheRESET pinisnotused\n•IftheDRDY output isnotused, leave theDRDY pinunconnected ortietheDRDY pintoIOVDD using aweak\npullup resistor\n90ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedApplication Information (continued)\n10.1.6 Pseudo Code Example\nThe following listshows apseudo code sequence with therequired steps tosetupthedevice and the\nmicrocontroller that interfaces totheADC inorder totake subsequent readings from theADS124S0x in\ncontinuous conversion mode. The dedicated DRDY pinisused toindicate availability ofnew conversion data.\nPower-up sothat all supplies reach minimum operating levels;\nDelay for aminimum of2.2 mstoallow power supplies tosettle and power-up reset tocomplete;\nConfigure the SPI interface ofthe microcontroller toSPI mode 1(CPOL =0,CPHA =1);\nIfthe CSpin isnot tied low permanently, configure the microcontroller GPIO connected toCSasan\noutput;\nConfigure the microcontroller GPIO connected tothe DRDY pin asafalling edge triggered interrupt\ninput;\nSet CStothe device low;\nDelay for aminimum oftd(CSSC) ;\nSend the RESET command (06h) tomake sure the device isproperly reset after power-up; //Optional\nDelay for aminimum of4096 ·tCLK;\nRead the status register using the RREG command tocheck that the RDY bit is0;//Optional\nClear the FL_POR flag bywriting 00h tothe status register; //Optional\nWrite the respective register configuration with the WREG command;\nFor verification, read back all configuration registers with the RREG command;\nSend the START command (08h) tostart converting incontinuous conversion mode;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh (resets the serial interface);\nLoop\n{\nWait for DRDY totransition low;\nTake CSlow;\nDelay for aminimum oftd(CSSC) ;\nSend the RDATA command;\nSend 24SCLK rising edges toread out conversion data onDOUT/ DRDY;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh;\n}\nTake CSlow;\nDelay for aminimum oftd(CSSC) ;\nSend the STOP command (0Ah) tostop conversions and put the device instandby mode;\nDelay for aminimum oftd(SCCS) ;\nClear CStohigh;\nDOUT/DRDYRESET\nDINAIN1\nAIN2\nAIN3CDIF1\nCCM1CCM2RF2\nRF1 RLEAD2RLEAD1\nRRTD\n(IDAC2)(REFP1)\nIIDAC1 + IIDAC24.096-MHz\nOscillatorCLKCDIF2\nCCM3CCM4RF4\nRF3AIN6\nAIN7AIN55 V\n330 nF\nADS124S08\n24-Bit\nû\x08\x03ADCPGA\nRLEAD3500 \x1dAIDAC23-Wire RTD\nIIDAC2IIDAC1\nRREF\nRBIAS500 \x1dAIDAC1\n(REFN1)(IDAC1)\n(AINP)\n(AINN)\nAVDDAVDDAVDD DVDD\nAVSS DGND2.5-V \nReference\nDigital\nFilterSerial\nInterface\nand\nControlCS\nSCLK\nDRDYSTART/SYNCReference\n Detection\nPGA Rail \nDetectionReference\nMuxREFOUT\nInput\nMuxReference \nBuffersREFCOMIOVDD3.3 V\n0.1 PF\nAVSS-SW1 PF\nCopyright © 2017, Texas Instruments Incorporated\n91ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated10.2 Typical Application\nFigure 113 shows afault-protected, filtered, 3-wire RTD application circuit with hardware-based, lead-wire\ncompensation. Two IDAC current sources provide thelead-wire compensation. One IDAC current source\n(IDAC1) provides excitation totheRTD element. The ADC reference voltage (pins AIN6 and AIN7) isderived\nfrom thevoltage across resistor RREFsourcing thesame IDAC1 current, providing ratiometric cancellation of\ncurrent-source drift. The other current source (IDAC2) has thesame current setting, providing cancellation of\nlead-wire resistance bygenerating avoltage drop across lead-wire resistance RLEAD2 equal tothevoltage drop of\nRLEAD1 .Because theRRTDvoltage ismeasured differentially atADC pins AIN1 andAIN2, thevoltages across the\nlead wire resistance cancel. Resistor RBIASlevel-shifts theRTD signal towithin theADC specified input range.\nThe current sources areprovided bytwo additional pins (AIN5 and AIN3) that connect totheRTD through\nblocking diodes. The additional pins are used toroute theRTD excitation currents around theinput filter\nresistors, avoiding thevoltage drop otherwise caused bythefilter resistors RF1and RF4.The diodes protect the\nADC inputs intheevent ofamiswired connection. The input filter resistors limit theinput fault currents flowing\nintotheADC.\nFigure 113. 3-Wire RTD Application\n10.2.1 Design Requirements\nTable 44shows thedesign requirements ofthe3-wire RTD application.\n(1) TA=25°C.After offset andfull-scale calibration.Table 44.Design Requirements\nDESIGN PARAMETER VALUE\nADC supply voltage 4.75 V(minimum)\nRTD sensor type 3-wire Pt100\nRTD resistance range 20Ωto400Ω\nRTD lead resistance range 0Ωto10Ω\nRTD selfheating 1mW\nAccuracy(1)±0.05Ω\n92ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) VREFMIN istheminimum reference voltage required bythedesign.\n(2) VREFisthedesign target reference voltage allowing for10% overrange.\n(3) VAINNLIM istheabsolute minimum input voltage required bytheADC.\n(4) VAINPLIM istheabsolute maximum input voltage required bytheADC.\n(5) VRTDN isthedesign target negative input voltage.\n(6) VRTDP isthedesign target positive input voltage.\n(7) VIDAC1 isthedesign target IDAC1 loop voltage.10.2.2 Detailed Design Procedure\nThe keyconsiderations inthedesign ofa3-wire RTD circuit aretheaccuracy, thelead wire compensation, and\nthesensor self-heating. Asthedesign values ofTable 45show, several values ofexcitation currents are\navailable. The resolution isexpressed inunits ofnoise-free resolution (NFR). Noise-free resolution isresolution\nwith nocode flicker. The selection ofexcitation currents trades offresolution against sensor self-heating. In\ngeneral, measurement resolution improves with increasing excitation current. Increasing theexcitation current\nbeyond 1000 µAresults innofurther improvement inresolution forthisexample circuit. The design procedure is\nbased ona500-µAexcitation current, because this level ofcurrent results invery low sensor self-heating\n(0.4 mW).\nTable 45.RTD Circuit Design Parameters\nIIDAC\n(µA)NFR\n(bits)PRTD\n(mW)VRTD\n(V)Gain\n(V/V)VREFMIN(1)\n(V)VREF(2)\n(V)RREF\n(kΩ)VAINNLIM(3)\n(V)VAINPLIM(4)\n(V)RBIAS\n(kΩ)VRTDN(5)\n(V)VRTDP(6)\n(V)VIDAC1(7)\n(V)\n50 16.8 0.001 0.02 32 0.64 0.70 18 0.6 4.1 7.10 0.7 0.7 1.9\n100 17.8 0.004 0.04 32 1.28 1.41 14.1 0.9 3.8 5.10 1.0 1.1 2.8\n250 18.8 0.025 0.10 16 1.60 1.76 7.04 1.1 3.7 2.30 1.2 1.3 3.3\n500 19.1 0.100 0.20 8 1.60 1.76 3.52 1.0 3.8 1.10 1.1 1.3 3.4\n750 18.9 0.225 0.30 4 1.20 1.32 1.76 0.8 4.0 0.57 0.9 1.2 2.8\n1000 19.3 0.400 0.40 4 1.60 1.76 1.76 0.9 3.9 0.50 1.0 1.4 3.5\n1500 19.1 0.900 0.60 2 1.20 1.32 0.88 0.6 4.2 0.23 0.7 1.3 3.0\n2000 18.3 1.600 0.80 1 0.80 0.90 0.45 0.3 4.5 0.10 0.4 1.2 2.4\nInitially, RLEAD1 and RLEAD2 areconsidered tobe0Ω.Route theIDAC1 current through theexternal reference\nresistor, RREF.IDAC1 generates theADC reference voltage, VREF,across thereference resistor. This voltage is\ndefined byEquation 12:\nVREF=IIDAC1 ·RREF (12)\nRoute thesecond current (IDAC2) tothesecond RTD lead.\nProgram theIDAC value byusing theIDACMAG register; however, only theIDAC1 current flows through the\nreference resistor and RTD. The IDAC1 current excites theRTD toproduce avoltage proportional totheRTD\nresistance. The RTD voltage isdefined byEquation 13:\nVRTD=RRTD·IIDAC1 (13)\nThe ADC amplifies theRTD signal voltage (VRTD)and measures theresulting voltage against thereference\nvoltage toproduce aproportional digital output code, asshown inEquation 14through Equation 16.\nCode∝VRTD·Gain /VREF (14)\nCode∝(RRTD·IIDAC1)·Gain /(IIDAC1 ·RREF) (15)\nCode∝(RRTD·Gain) /RREF (16)\nAsshown inEquation 16,theRTD measurement depends onthevalue oftheRTD, thePGA gain, and the\nreference resistor RREF,butnotontheIDAC1 value. Therefore, theabsolute accuracy and temperature drift of\ntheexcitation current does notmatter.\nThe second excitation current (IDAC2) provides asecond voltage drop across thesecond RTD lead resistance,\nRLEAD2 .The second voltage drop compensates thevoltage drop caused byIDAC1 and RLEAD1 .The leads ofa3-\nwire RTD typically have thesame length; therefore, thelead resistance istypically identical. Taking thelead\nresistance intoaccount (RLEADx≠0),thedifferential voltage (VIN)across ADC inputs AIN8 and AIN9 isshown in\nEquation 17:\nVIN=IIDAC1 ·(RRTD+RLEAD1 )–IIDAC2 ·RLEAD2 (17)\nIfRLEAD1 =RLEAD2 andIIDAC1 =IIDAC2 ,theexpression forVINreduces toEquation 18:\nVIN=IIDAC1 ·RRTD (18)\n93ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedInother words, themeasurement error resulting from thevoltage drop across theRTD lead resistance is\ncompensated aslong asthelead resistance values andtheIDAC values arematched.\nUsing Equation 13,thevalue ofRTD resistance (400Ω,maximum) andtheexcitation current (500 µA)yields an\nRTD voltage ofVRTD=500 µA·400Ω=0.2V.Use themaximum gain of8inorder tolimit thecorresponding\nloop voltage ofIDAC1. Gain =8requires aminimum reference voltage VREFMIN =0.2V·8=1.6V.Toprovide\nmargin fortheADC operating range, increase thetarget reference voltage by10% (VREF=1.6V·1.1=1.76 V).\nCalculate thevalue ofthereference resistor, asshown inEquation 19:\nRREF=VREF/IIDAC1 =1.76 V/500µA=3.52 kΩ (19)\nForthisexample application, 3.5kΩischosen forRREF.Forbest results, useaprecision reference resistor RREF\nwith alowtemperature drift(<10ppm/ °C).Any change inRREFisreflected inthemeasurement asagain error.\nThe next step inthedesign isdetermining thevalue oftheRBIASresistor, inorder tolevel shift theRTD voltage to\nmeet theADC absolute input-voltage specification. The required level-shift voltage isdetermined bycalculating\ntheminimum absolute voltage (VAINNLIM )asshown inEquation 20:\nAVSS +0.15 +VRTDMAX ·(Gain –1)/2≤VAINNLIM\nwhere\n•VRTDMAX =maximum differential RTD voltage =0.2V\n•Gain =8\n•AVSS =0V (20)\nThe result oftheequation requires aminimum absolute input voltage (VRTDN)>0.85 V.Therefore, theRTD\nvoltage must belevel shifted byaminimum of0.85 V.Tomeet thisrequirement, atarget level-shift value of1V\nischosen toprovide extra margin. Calculate thevalue ofRBIASasshown inEquation 21:\nRBIAS=VAINN/(IIDAC1+IIDAC2)=1V/(2·500µA)=1kΩ (21)\nAfter thelevel-shift voltage isdetermined, verify that thepositive RTD voltage (VRTDP)isless than themaximum\nabsolute input voltage (VAINPLIM ),asshown inEquation 22:\nVAINPLIM≤AVDD –0.15 –VRTDMAX ·(Gain –1)/2\nwhere\n•VRTDMAX =maximum differential RTD voltage =0.2V\n•Gain =8\n•AVDD =4.75 V(minimum) (22)\nSolving Equation 22results inarequired VRTDP ofless than 3.9V.Calculate theVRTDP input voltage by\nEquation 23:\nVAINP=VRTDN +IIDAC1 ·(RRTD+RLEAD1 )=1V+500µA·(400Ω+10Ω)=1.2V (23)\nBecause 1.2Visless than the3.9-V maximum input voltage limit, theabsolute positive and negative RTD\nvoltages arewithin theADC specified input range.\nThe next step inthedesign istoverify that theIDACs have enough voltage headroom (compliance voltage) to\noperate. The loop voltage oftheexcitation current must beless than thesupply voltage minus thespecified IDAC\ncompliance voltage. Calculate thevoltage drop developed across each IDAC current path toAVSS. Inthiscircuit,\nIDAC1 has thelargest voltage drop developed across itscurrent path. The IDAC1 calculation issufficient to\nsatisfy IDAC2 because theIDAC2 voltage drop isalways less than IDAC1 voltage drop. The sum ofvoltages in\ntheIDAC1 loop isshown inEquation 24:\nVIDAC1 =[(IIDAC1 +IIDAC2)·(RLEAD3 +RBIAS)]+[IIDAC1 ·(RRTD+RLEAD1 +RREF)]+VD\nwhere\n•VD=external blocking diode voltage (24)\nThe equation results inaloop voltage ofVIDAC1 =3.0V.The worst-case current source compliance voltage is:\n(AVDD –0.4V)=(4.75 V–0.4V)=4.35 V.The VIDAC1 loop voltage isless than thespecified current source\ncompliance voltage (3.0 V<4.35 V).\n94ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Atwo-point offset andgain calibration removes errors from theRREFtolerance. The results areused fortheOFC andFSC registers.Many applications benefit from using ananalog filter attheinputs toremove noise and interference from the\nsignal. Filter components areplaced ontheADC inputs (RF1,RF2,CDIF1,CCM1,and CCM2),aswell asonthe\nreference inputs (RF3,RF4,CDIF2,CCM3,andCCM4).The filters remove both differential andcommon-mode noise.\nThe application shows adifferential input noise filter formed byRF1,RF2and CDIF1,with additional differential\nmode capacitance provided bythecommon-mode filter capacitors, CCM1and CCM2.Calculate thedifferential\n–3-dB cutoff frequency asshown inEquation 25:\nfDIF=1/[2π·(RF1+RF2)·(CDIF1+CCM1||CCM2)] (25)\nThe common-mode noise filter isformed bycomponents RF1,RF2,CCM1,andCCM2.Calculate thecommon-mode\nsignal –3-dB cutoff frequency, asshown inEquation 26:\nfCM=1/(2π·RF1·CCM1)=1/(2π·RF2·CCM2) (26)\nMismatches inthecommon-mode filter components convert common-mode noise into differential noise. To\nreduce theeffect ofmismatch, useadifferential mode filter with acorner frequency thatisatleast 10times lower\nthan thecommon-mode filter corner frequency. The low-frequency differential filter removes thecommon-mode\nconverted noise. The filter resistors (RFx)also serve ascurrent-limiting resistors. These resistors limit thecurrent\nintotheanalog inputs (AINx) ofthedevice tosafe levels when anovervoltage occurs ontheinputs.\nFilter resistors lead toanoffset voltage error due tothedcinput current leakage flowing into and outofthe\ndevice. Remove this voltage error bysystem offset calibration. Resistor values that aretoolarge generate\nexcess thermal noise and degrade theoverall noise performance. The recommended range ofthefilter resistor\nvalues is100Ωto10kΩ.The properties ofthecapacitors areimportant because thecapacitors areconnected to\nthesignal; usehigh-quality C0G ceramics orfilm-type capacitors.\nForconsistent noise performance across thefullrange ofRTD measurements, match thecorner frequencies of\ntheinput and reference filter. See theRTD Ratiometric Measurements and Filtering Using theADS1148 and\nADS1248 Application Report (SBAA201) fordetailed information onmatching theinput andreference filter.\n10.2.2.1 Register Settings\nThe register settings forthisdesign areshown inTable 46.\nTable 46.Register Settings\nREGISTER NAME SETTING DESCRIPTION\n02h INPMUX 12h Select AIN P=AIN1 andAIN N=AIN2\n03h PGA 0Bh PGA enabled, PGA Gain =8\n04h DATARATE 14h Continuous conversion mode, low-latency filter, 20-SPS data rate\n05h REF 06hPositive andnegative reference buffers enabled, REFP1 and\nREFN1 reference inputs selected, internal reference always on\n06h IDACMAG 05h IDAC magnitude setto500µA\n07h IDACMUX 35h IDAC2 settoAIN3, IDAC1 settoAIN5\n08h VBIAS 00h\n09h SYS 10h\n0Ah OFCAL0(1)xxh\n0Bh OFCAL1 xxh\n0Ch OFCAL2 xxh\n0Dh FSCAL0(1)xxh\n0Eh FSCAL1 xxh\n0Fh FSCAL2 xxh\n10h GPIODAT 00h\n11h GPIOCON 00h\nResistance ( :)Temperature Error ( qC)\n050100150200250300350400 450-0.025-0.02-0.015-0.01-0.00500.005\nResistance ( :)ADC Output (Code)\n050100150200250300350400 45002000000400000060000008000000\nResistance ( :)Resistance Error ( :)\n050100150200250300350400 450-0.01-0.008-0.006-0.004-0.00200.002\n95ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated10.2.3 Application Curves\nTotesttheaccuracy oftheacquisition circuit, aseries ofcalibrated high-precision discrete resistors areused as\naninput tothesystem. Measurements aretaken atTA=25°C.Figure 114displays theresistance measurement\nover aninput span from 20Ωto400Ω.Any offset error isgenerally attributed totheoffset oftheADC, and the\ngain error canbeattributed totheaccuracy oftheRREFresistor and theADC. The RREFvalue isalso calibrated\ntoreduce thegain error contribution.\nPrecision temperature measurement applications aretypically calibrated toremove theeffects ofgain and offset\nerrors that generally dominate thetotal system error. The simplest calibration method isalinear, ortwo-point\ncalibration that applies anequal and opposite gain and offset term tocancel themeasured system gain and\noffset error. Inthisparticular tested application, thegain and offset error was very small, and didnotrequire\nadditional calibration other than theself offset and gain calibration provided bythedevice. The resulting\nmeasured resistance error isshown inFigure 115.\nThe results inFigure 115areconverted totemperature accuracy bydividing theresults bytheRTD sensitivity (α)\natthe measured resistance. Over the fullresistance input range, the maximum total measured error is\n±0.00929 Ω.Equation 27uses themeasured resistance error and theRTD sensitivity at0°Ctocalculate the\nmeasured temperature accuracy.\nError (°C)=Error (Ω)/α@0°C=±0.00929 Ω/0.39083 Ω/°C=±0.024 °C (27)\nFigure 116 displays thecalculated temperature accuracy ofthecircuit assuming alinear RTD resistance to\ntemperature response. This figure does notinclude anylinearity compensation oftheRTD.\nFigure 114. ADC Output Code vsEquivalent RTD\nResistanceFigure 115. Measured Resistance Error vsEquivalent RTD\nResistance\nFigure 116. Equivalent Temperature Error vsEquivalent RTD Resistance\n96ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated10.3 Do\'sandDon\'ts\n•Dopartition theanalog, digital, andpower-supply circuitry intoseparate sections onthePCB.\n•Douseasingle ground plane foranalog anddigital grounds.\n•Doplace theanalog components close totheADC pins using short, direct connections.\n•Dokeep theSCLK pinfree ofglitches andnoise.\n•Doverify that theanalog input voltages arewithin thespecified PGA input voltage range under allinput\nconditions.\n•Dofloat unused analog input pins tominimize input leakage current onallother analog inputs. Connecting\nunused pins toAVDD isthenext best option.\n•Doprovide current limiting totheanalog inputs incase overvoltage faults occur.\n•Douse alow-dropout linear regulator (LDO) toreduce ripple voltage generated byswitch-mode power\nsupplies. Reducing ripple isespecially important forAVDD where the supply noise can affect the\nperformance.\n•Don\'t cross analog anddigital signals.\n•Don\'t allow theanalog and digital power supply voltages toexceed 5.5Vunder any condition, including\nduring power-up andpower-down.\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice5 V\nAVDD\n0 V0 VCORRECT INCORRECT\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice5 V\nAVDD\n0 V0 V\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice5 V\nAVDD\n0 V2.5 VCORRECT\nAINP\nAINN24-bit\nû\x08\x03ADCPGA\nAVSSDevice2.5 V\nAVDD\n-2.5 V0 VPGA enabledCORRECTSingle-ended input, PGA enabled Single-ended input, PGA bypassed\nSingle-ended input, PGA enabled Single-ended input, PGA enabled\nINCORRECT\nInductive supply or ground connections \nCORRECT\nLow impedance AGND/DGND connectionCORRECT\nLow impedance AGND/DGND connectionINCORRECT\nAGND/DGND isolation \n24-bit\nû\x08\x03ADCPGADeviceDVDD5 V\nAVDD3.3 V\nAVSS DGND24-bit\nû\x08\x03ADCPGADeviceDVDD5 V\nAVDD3.3 V\nAVSS DGND24-bit\nû\x08\x03ADCPGADeviceDVDD5 V\nAVDD3.3 V\nAVSS DGND\n24-bit\nû\x08\x03ADCPGADeviceDVDD2.5 V\nAVDD3.3 V\nAVSS DGND\n-2.5 V\n97ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedDo\'sandDon\'ts(continued)\nFigure 117shows thedo\'s anddon\'ts oftheADC circuit connections.\nFigure 117. Do\'sandDon\'tsCircuit Connections\n32313029282726252423222120191817\n910111213141516\n12345678AINCOM\nAIN5AIN4AIN3AIN2AIN1AIN0\nSTART/SYNCDGNDIOVDDDVDD\nCLKRESETGPIO3/AIN11GPIO2/AIN10GPIO1/AIN9GPIO0/AIN8REFOUTREFCOM\nNC\nAVDD\nAVSS\nAVSS-SW\nREFN0\nREFP0\nREFN1/AIN7\nREFP1/AIN6330 nF5 V\n0.1 PF3.3 V1 PF\nCSDINSCLKDOUT/DRDYDRDY\n32313029282726252423222120191817\n910111213141516\n12345678AINCOM\nAIN5AIN4AIN3AIN2AIN1AIN0\nSTART/SYNCCSDINSCLKDOUT/DRDYDRDYDGNDIOVDDDVDD NC\nAVDD\nAVSS\nAVSS-SW\nREFN0\nREFP0\nREFN1/AIN7\nREFP1/AIN6+2.5 V1 PF\n330 nF\n±2.5 V\nCLKRESETGPIO3/AIN11GPIO2/AIN10GPIO1/AIN9GPIO0/AIN8REFOUTREFCOM\n0.1 PF3.3 V±2.5 V\n98ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated11Power Supply Recommendations\n11.1 Power Supplies\nThe ADS124S0x requires three power supplies: analog (AVDD, AVSS), digital core (DVDD, DGND), and digital\nI/O(IOVDD, DGND). The analog power supply canbebipolar (forexample, AVDD =2.5V,AVSS =–2.5V)or\nunipolar (forexample, AVDD =3.3V,AVSS =0V)and isindependent ofthedigital power supplies. DVDD is\nused topower thedigital circuits ofthedevices. IOVDD sets thedigital I/Olevels (with theexception oftheGPIO\nlevels thataresetbytheanalog supply ofAVDD andAVSS). IOVDD must beequal toorlarger than DVDD.\n11.2 Power-Supply Sequencing\nAVDD andDVDD may bepowered upinanyorder. However, IOVDD isrecommended tobepowered upbefore\noratthesame time asDVDD. IfDVDD comes upbefore IOVDD, areset ofthedevice using theRESET pinor\ntheRESET command may berequired.\n11.3 Power-On Reset\nAninternal POR isreleased after allthree supplies exceed approximately 1.65 V.Each supply hasanindividual\nPOR circuit. Abrownout condition onanyofthethree supplies triggers areset ofthecomplete device.\n11.4 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve best performance. AVDD must bedecoupled with atleast\na330-nF capacitor toAVSS. DVDD andIOVDD (when notconnected toDVDD) must bedecoupled with atleast\na0.1-μFcapacitor toDGND. Figure 118 and Figure 119 show typical power-supply decoupling examples for\nunipolar andbipolar analog supplies, respectively. Place thebypass capacitors asclose tothepower-supply pins\nofthedevice aspossible using low-impedance connections. Use multi-layer ceramic chip capacitors (MLCCs)\nthat offer low equivalent series resistance (ESR) and inductance (ESL) characteristics forpower-supply\ndecoupling purposes. Toreduce inductance onthesupply pins, avoid theuse ofvias forconnecting the\ncapacitors tothesupply pins. The useofmultiple vias inparallel lowers theoverall inductance and isbeneficial\nforconnections toground planes. Connect analog and digital grounds together asclose tothedevice as\npossible.\nFigure 118. Unipolar Analog Power Supply Figure 119. Bipolar Analog Power Supply\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n99ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nEmploying best design practices isrecommended when laying outaprinted-circuit board (PCB) forboth analog\nand digital components. This recommendation generally means that thelayout separates analog components\n[such asADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital\ncomponents [such asmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate\narrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching\nregulators]. Anexample ofgood component placement isshown inFigure 120.Although Figure 120 provides a\ngood example ofcomponent placement, thebest placement foreach application isunique tothegeometries,\ncomponents, andPCB fabrication capabilities employed. That is,there isnosingle layout thatisperfect forevery\ndesign andcareful consideration must always beused when designing with anyanalog component.\nFigure 120. System Component Placement\nThe following basic recommendations forlayout oftheADS124S0x help achieve thebest possible performance\noftheADC. Agood design canberuined with abadcircuit layout.\n•Separate analog and digital signals. Tostart, partition theboard into analog and digital sections where the\nlayout permits. Route digital lines away from analog lines. This prevents digital noise from coupling back into\nanalog signals.\n•The ground plane can besplit intoananalog plane (AGND) and digital plane (DGND), butthis(splitting) is\nnotnecessary. Place digital signals over thedigital plane, and analog signals over theanalog plane. Asa\nfinal step inthelayout, thesplit between theanalog anddigital grounds must beconnected totogether atthe\nADC.\n•Fillvoid areas onsignal layers with ground fill.\n•Provide good ground return paths. Signal return currents willflow onthepath ofleast impedance. Ifthe\nground plane iscutorhas other traces that block thecurrent from flowing right next tothesignal trace,\nanother path must befound toreturn tothesource and complete thecircuit. Ifforced intoalarger path, the\nchance thatthesignal radiates increases. Sensitive signals aremore susceptible toEMI interference.\n•Use bypass capacitors onsupplies toreduce high-frequency noise. Donotplace vias between bypass\ncapacitors and theactive device. Placing thebypass capacitors onthesame layer asclose totheactive\ndevice yields thebest results.\n•Consider theresistance andinductance oftherouting. Often, traces fortheinputs have resistances thatreact\nwith theinput bias current andcause anadded error voltage. Reducing theloop area enclosed bythesource\nsignal and thereturn current reduces theinductance inthepath. Reducing theinductance reduces theEMI\npickup andreduces thehigh-frequency impedance attheinput ofthedevice.\n•Watch forparasitic thermocouples inthelayout. Dissimilar metals going from each analog input tothesensor\ncan create aparasitic themocouple that can add anoffset tothemeasurement. Differential inputs must be\nmatched forboth theinputs going tothemeasurement source.\n•Analog inputs with differential connections must have acapacitor placed differentially across theinputs. Best\ninput combinations fordifferential measurements use adjacent analog input lines (such asAIN0, AIN1 and\nAIN2, AIN3). The differential capacitors must beofhigh quality. The best ceramic chip capacitors areC0G\n(NPO) thathave stable properties andlownoise characteristics.\nAIN11AIN10AIN9AIN8\n1: AINCOM\n2: AIN5\n3: AIN4\n4: AIN3\n5: AIN2\n6: AIN1\n7: AIN0\n8: START\n9: CS10: DIN11: SCLK\n12: DOUT/DRDY\n13: DRDY14: DGND15: IOVDD16: DVDD\n25: NC26: AVDD27: AVSS28: AVSS/SW29: REFN030: REFP031: REFN1/AIN732: REFP1/AIN6\n17: CLK18: RESET19: GPIO3/\nAIN1120: GPIO2/\nAIN1021: GPIO1/\nAIN922: GPIO0/\nAIN823: REFOUT24: REFCOM\nAIN0AIN1AIN2AIN3\nCSSTART\nDIN\nSCLK\nDOUT/DRDY\nDRDYAIN4AIN5\nCLK\nRESETREFN0REFP0AIN6\nAIN7\nAVSS/SWInternal plane connected to GND \n(DGND = AVSS)\nDifferential\ninputDifferential\ninput or\nReference \ninputReference \ninput\nVia connection to power plane\nDifferential\ninputDifferential\ninput\nDifferential\ninput\nDifferential\ninput\nDigital \nconnections\n100ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated12.2 Layout Example\nFigure 121. ADS124S0x Layout Example\n101ADS124S06 ,ADS124S08\nwww.ti.com SBAS660C –AUGUST 2016 –REVISED JUNE 2017\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Development Support\nADS1x4S0x Design Calculator\n13.2 Documentation Support\n13.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference\n•RTD Ratiometric Measurements andFiltering Using theADS1148 andADS1248 Application Report\n•3-Wire RTD Measurement System Reference Design, -200°Cto850°C\n13.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 47.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nADS124S06 Click here Click here Click here Click here Click here\nADS124S08 Click here Click here Click here Click here Click here\n13.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.6 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.7 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n102ADS124S06 ,ADS124S08\nSBAS660C –AUGUST 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: ADS124S06 ADS124S08Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated13.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS124S06IPBS ACTIVE TQFP PBS 32250RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 124S06\nADS124S06IPBSR ACTIVE TQFP PBS 321000RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 124S06\nADS124S06IRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 ADS\n124S06\nADS124S06IRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 ADS\n124S06\nADS124S08IPBS ACTIVE TQFP PBS 32250RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 124S08\nADS124S08IPBSR ACTIVE TQFP PBS 321000RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 124S08\nADS124S08IRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 ADS\n124S08\nADS124S08IRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-3-260C-168 HR -50 to 125 ADS\n124S08\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS124S06IPBSR TQFP PBS321000 330.0 16.4 7.27.21.512.016.0 Q2\nADS124S06IRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nADS124S06IRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nADS124S08IPBSR TQFP PBS321000 330.0 16.4 7.27.21.512.016.0 Q2\nADS124S08IRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nADS124S08IRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS124S06IPBSR TQFP PBS 321000 350.0 350.0 43.0\nADS124S06IRHBR VQFN RHB 323000 346.0 346.0 33.0\nADS124S06IRHBT VQFN RHB 32250 210.0 185.0 35.0\nADS124S08IPBSR TQFP PBS 321000 350.0 350.0 43.0\nADS124S08IRHBR VQFN RHB 323000 346.0 346.0 33.0\nADS124S08IRHBT VQFN RHB 32250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nADS124S06IPBS PBS TQFP 3225010 X 25 150 315135.9762012.211.111.25\nADS124S08IPBS PBS TQFP 3225010 X 25 150 315135.9762012.211.111.25\nPack Materials-Page 3\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHB 32\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.5 mm pitch\n4224745/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4223725 /A   08/2017\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRHB0032M\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMM5.1\n4.9\n5.1\n4.9\n1 MAX\n0.05\n0.00SEATING PLANECPIN 1 INDEX AREA\nPIN 1 ID\n(OPTIONAL)12X 3.5\n2X\n3.528X 0.5\n89 16\n2417\n32 2532X 0.3\n0.2\n32X 0.5\n0.3\x03\x03\x03\x15\x11\x14\x93\x13\x11\x14(0.2) TYP\n33\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4223725 /A   08/2017\nwww.ti.comVQFN  - 1 mm max height RHB0032M\nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15X\n0.07 MAX\nALL AROUND\nMETAL\nSOLDER MASK\nOPENING\nSOLDER MASK DETAILS0.07 MIN\nALL AROUND\nSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED(4.8)(4.8)\n(    2.1)\n1\n8\n9 1624\n1732 25\n32X (0.25)\n28X (0.5)32X (0.6)\n33\n\x0b\x91\x13\x11\x15\x0c\nVIA TYP\n(R0.05) TYP2X\n(0.8)\n2X (0.8)\nEXPOSED\n METAL EXPOSED\n METAL\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4223725 /A   08/2017\nwww.ti.comVQFN  - 1 mm max height RHB0032M\nPLASTIC QUAD FLATPACK-NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n80% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM(4.8)(4.8)\n4X (    0.94)\n1\n8\n9 1624\n1732 25\n32X (0.25)\n28X (0.5)32X (0.6)\n(R0.05) TYP33\nMETAL\nTYP2X\n(0.57)\n2X (0.57)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS124S08IPBSR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.7 V to 5.25 V (unipolar) or ±2.5 V (bipolar)
  - Digital Supply Voltage (DVDD): 2.7 V to 3.6 V
  - Reference Voltage: Internal 2.5 V

- **Current Ratings:**
  - Low Power Consumption: As low as 280 µA
  - Programmable Gain Amplifier (PGA) Gain: 1 to 128

- **Power Consumption:**
  - Conversion mode (PGA enabled, gain = 1): 1.75 mW
  - Conversion mode (PGA enabled, gain = 128): 250 µA

- **Operating Temperature Range:**
  - -50°C to +125°C

- **Package Type:**
  - TQFP-32 or VQFN-32

- **Special Features:**
  - 24-bit delta-sigma ADC with integrated PGA and voltage reference
  - Programmable data rates: 2.5 SPS to 4 kSPS
  - Internal temperature sensor and dual matched programmable current sources for sensor excitation
  - SPI-compatible interface with optional CRC for data integrity
  - Self-offset and system calibration capabilities
  - Analog multiplexer with 12 independently selectable inputs

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

**Description:**
The ADS124S08 is a precision, low-power, low-noise, highly integrated 24-bit delta-sigma analog-to-digital converter (ADC) designed for applications requiring high accuracy and low power consumption. It features a programmable gain amplifier (PGA) that can amplify low-level signals, making it suitable for measuring small-signal sensors such as temperature, pressure, and strain gauges. The device includes an internal 2.5 V reference, a temperature sensor, and programmable current sources for sensor excitation, which simplifies the design of sensor interfaces.

**Typical Applications:**
- Sensor transducers and transmitters (e.g., temperature, pressure, strain, flow)
- PLC (Programmable Logic Controller) and DCS (Distributed Control System) analog input modules
- Temperature controllers
- Climate chambers and industrial ovens

The ADS124S08 is particularly useful in industrial applications where precision measurements are critical, and it can effectively reject noise from power lines (50 Hz and 60 Hz) due to its advanced digital filtering capabilities.