// Seed: 3280469827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout tri1 id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output uwire id_4;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_6,
      id_1
  );
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = (-1);
  assign id_8 = 1'b0;
endmodule
