<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_dac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__dac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">   42</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a15fc8d35f045f329b80c544bef35ff64">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;         </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_d_a_c___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;       </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a7db54472b19e03560ca45096e24b964b">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a7db54472b19e03560ca45096e24b964b">CH0CTRL</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a7989f277b4ea20486338e6b3119b2a97">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a7989f277b4ea20486338e6b3119b2a97">CH1CTRL</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">IEN</a>;          </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a845b107a946fce4c9b03439572ea04d4">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="struct_d_a_c___type_def.html#a845b107a946fce4c9b03439572ea04d4">IF</a>;           </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a03ef35796daa090d53e00c760a77f465">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a03ef35796daa090d53e00c760a77f465">IFS</a>;          </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">IFC</a>;          </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#af6eb509aa4344a3fbe75d3bf8ee33468">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#af6eb509aa4344a3fbe75d3bf8ee33468">CH0DATA</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2f247e3c25b048293fd395ca82146f86">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a2f247e3c25b048293fd395ca82146f86">CH1DATA</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a8a3b611a5916a540907dcc318c6479b1">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a8a3b611a5916a540907dcc318c6479b1">COMBDATA</a>;     </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aec50bad6f853995d55c660ce65aca717">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aec50bad6f853995d55c660ce65aca717">CAL</a>;          </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aacf4b9640f0e6fb7d8ebc328c0dedad3">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aacf4b9640f0e6fb7d8ebc328c0dedad3">BIASPROG</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9d4fec652de15d2b4ea87fa1b80ec82c">   57</a></span>&#160;  uint32_t      RESERVED0[8]; </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9b183f1faab5450ea907764c0b2af595">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a9b183f1faab5450ea907764c0b2af595">OPACTRL</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4befd3ce626f27759c608b808715dddf">   59</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a4befd3ce626f27759c608b808715dddf">OPAOFFSET</a>;    </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aba2f5f19a9a682e64d7b2b9fb8b7daa0">   60</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aba2f5f19a9a682e64d7b2b9fb8b7daa0">OPA0MUX</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a164906a1861887686a729f441b998200">   61</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a164906a1861887686a729f441b998200">OPA1MUX</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a46f0eec63000fa84e4c24766826446a7">   62</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a46f0eec63000fa84e4c24766826446a7">OPA2MUX</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;                </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Bit fields for DAC CTRL */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa3417f5dac12fd9827e73d8067107e47">   71</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_RESETVALUE                  0x00000010UL                         </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad95c3c01c478233656f06091aa4b61b8">   72</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_MASK                        0x003703FFUL                         </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9b3b234c2a047e5e5094ab78268868dd">   73</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_DIFF                         (0x1UL &lt;&lt; 0)                         </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1dce46411eb0f7bedc82e7f169600a89">   74</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_DIFF_SHIFT                  0                                    </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad92f77f8cabc94f1974e88208e2e0c1e">   75</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_DIFF_MASK                   0x1UL                                </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9a7caf2c377d8386f5f4683dc52eb97d">   76</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_DIFF_DEFAULT                0x00000000UL                         </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaab4c0c8e4d7a203b27b6dd167ae7b732">   77</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_DIFF_DEFAULT                 (_DAC_CTRL_DIFF_DEFAULT &lt;&lt; 0)        </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad78f337e3bc766f8ad039a5711a2ad39">   78</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_SINEMODE                     (0x1UL &lt;&lt; 1)                         </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga70ddfb1b217763fc44b1a142fdde12f4">   79</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_SINEMODE_SHIFT              1                                    </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad7474f812e29ce61dfe534a166ed059a">   80</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_SINEMODE_MASK               0x2UL                                </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaea7ab1cf5f40ff41e4d499f138ec4a07">   81</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_SINEMODE_DEFAULT            0x00000000UL                         </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1712c4fe62eb6c5ccd0adaf7a62f792e">   82</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_SINEMODE_DEFAULT             (_DAC_CTRL_SINEMODE_DEFAULT &lt;&lt; 1)    </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1b43d828919c0bbdee837d2cb0c0eb9e">   83</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_SHIFT              2                                    </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafe3ee04b1af82ab0052ce568c0dabed2">   84</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_MASK               0xCUL                                </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8e4f6a056caa96e17fe20112ec4e1e68">   85</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_DEFAULT            0x00000000UL                         </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae33d027211914133ffb4b1b47fcfdcf6">   86</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_CONTINUOUS         0x00000000UL                         </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga30031545610f87e3eefb03b538dc7684">   87</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_SAMPLEHOLD         0x00000001UL                         </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabe3031fc92e105bc1d19af239a7ef98d">   88</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CONVMODE_SAMPLEOFF          0x00000002UL                         </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga610581ae28dccd5babe0825584868b73">   89</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CONVMODE_DEFAULT             (_DAC_CTRL_CONVMODE_DEFAULT &lt;&lt; 2)    </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9b90b4296a5bfda182ff150d298fc72c">   90</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CONVMODE_CONTINUOUS          (_DAC_CTRL_CONVMODE_CONTINUOUS &lt;&lt; 2) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga44ea4a389bf30c31bf81e8802a415da6">   91</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CONVMODE_SAMPLEHOLD          (_DAC_CTRL_CONVMODE_SAMPLEHOLD &lt;&lt; 2) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga53c7c4e9f9c26377190f87b688b2f3bf">   92</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CONVMODE_SAMPLEOFF           (_DAC_CTRL_CONVMODE_SAMPLEOFF &lt;&lt; 2)  </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga227779b1965c659bf4593d2a64648903">   93</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_SHIFT               4                                    </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1184ce6863369150ddeeda642ba45e6b">   94</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_MASK                0x30UL                               </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5a57cb606110b758c1b3d199f47facfa">   95</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_DISABLE             0x00000000UL                         </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9678aac434ff4f78186d5ef9cbf32537">   96</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_DEFAULT             0x00000001UL                         </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8473439829080c752648c03e9b384af2">   97</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_PIN                 0x00000001UL                         </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafe59f3a6961dda47b94e09127b22c5e7">   98</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_ADC                 0x00000002UL                         </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeb79b0ee217d572d546ce70c0696a58d">   99</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTMODE_PINADC              0x00000003UL                         </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga17defd297072b4a92d4d9d2b3bfe4ab0">  100</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTMODE_DISABLE              (_DAC_CTRL_OUTMODE_DISABLE &lt;&lt; 4)     </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8c71f3646059b3d551633f1921d95314">  101</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTMODE_DEFAULT              (_DAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)     </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad515d7115ba67576301982a7444f5fde">  102</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTMODE_PIN                  (_DAC_CTRL_OUTMODE_PIN &lt;&lt; 4)         </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabed366015bab04c06fdd0413b42dec5f">  103</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTMODE_ADC                  (_DAC_CTRL_OUTMODE_ADC &lt;&lt; 4)         </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6e5023b8ac83d29303c8d56d645badba">  104</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTMODE_PINADC               (_DAC_CTRL_OUTMODE_PINADC &lt;&lt; 4)      </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab9adb168e1ce87d978f1eeac91dfe74b">  105</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTENPRS                     (0x1UL &lt;&lt; 6)                         </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gace5aad24a3719bfea0b7e148b3f40257">  106</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTENPRS_SHIFT              6                                    </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga75376a8976e928adb7d5cdf3088d447a">  107</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTENPRS_MASK               0x40UL                               </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga855094f2f2c68298e9e8389e5556424e">  108</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_OUTENPRS_DEFAULT            0x00000000UL                         </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaf43d90250ff0b5968f41e74a1b3f3b4">  109</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_OUTENPRS_DEFAULT             (_DAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 6)    </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf8ca1fda41f0c30f580a8009eb116163">  110</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CH0PRESCRST                  (0x1UL &lt;&lt; 7)                         </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf9e2230a45b596f0c0b3345701e41ecb">  111</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CH0PRESCRST_SHIFT           7                                    </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga37ddb55549eb6329be49f7583d6ea079">  112</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CH0PRESCRST_MASK            0x80UL                               </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadc95f32556ea3aa9a4b80770409a1023">  113</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_CH0PRESCRST_DEFAULT         0x00000000UL                         </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga50a7876bd6b0da701ee006b99909041d">  114</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_CH0PRESCRST_DEFAULT          (_DAC_CTRL_CH0PRESCRST_DEFAULT &lt;&lt; 7) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga29c08584aabb10b7fc05029797e2e57d">  115</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_SHIFT                8                                    </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga65c1ced7e1c587847f895df66c613c45">  116</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_MASK                 0x300UL                              </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa28d5f4d37324dc3f36e0f7c725dc5f6">  117</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_DEFAULT              0x00000000UL                         </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9a09e9ba568d0e6375bcafb6e19c5c39">  118</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_1V25                 0x00000000UL                         </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaedaf73feff56465cb4205734eb7cf302">  119</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_2V5                  0x00000001UL                         </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga182b2fca1a27ac9d761d459895206433">  120</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFSEL_VDD                  0x00000002UL                         </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae59517192cdbeef65221051d5facde23">  121</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFSEL_DEFAULT               (_DAC_CTRL_REFSEL_DEFAULT &lt;&lt; 8)      </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gade13fb451b5c376613164ff33bcff0d9">  122</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFSEL_1V25                  (_DAC_CTRL_REFSEL_1V25 &lt;&lt; 8)         </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadbd173f6eba206c741af20421bbff464">  123</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFSEL_2V5                   (_DAC_CTRL_REFSEL_2V5 &lt;&lt; 8)          </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0ff8f39e88de9efeddb3337be513c8f7">  124</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFSEL_VDD                   (_DAC_CTRL_REFSEL_VDD &lt;&lt; 8)          </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9a9d345f9a90b5a5c309fa321e05617c">  125</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_PRESC_SHIFT                 16                                   </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf572ba607ae25de46b97314b0404b652">  126</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_PRESC_MASK                  0x70000UL                            </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga89e9851a883f71d7ea172115c5b1f265">  127</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_PRESC_DEFAULT               0x00000000UL                         </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3d476efac3aae06f0f4d2a782fdf9662">  128</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_PRESC_NODIVISION            0x00000000UL                         </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3a3f832b656383bfc039345074605969">  129</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_PRESC_DEFAULT                (_DAC_CTRL_PRESC_DEFAULT &lt;&lt; 16)      </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa284e3bd2d2aa329ff02bb857c5f7535">  130</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_PRESC_NODIVISION             (_DAC_CTRL_PRESC_NODIVISION &lt;&lt; 16)   </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga85a83529f463302bc32e8dd7ff3d400e">  131</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_SHIFT               20                                   </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga290d2beabaaf89150943b988e5c88be6">  132</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_MASK                0x300000UL                           </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1a395ce06d911f402195d1a1470f1129">  133</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga83fdfbe82ca05387dbb9f33ec575319a">  134</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_8CYCLES             0x00000000UL                         </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabc0f7e3b33e60c35d6a6294661941364">  135</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_16CYCLES            0x00000001UL                         </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga19b10b7d88e5c57bd6470dce1b891162">  136</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_32CYCLES            0x00000002UL                         </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9411bb7ded3e7f2c7dad8f30798dae3c">  137</a></span>&#160;<span class="preprocessor">#define _DAC_CTRL_REFRSEL_64CYCLES            0x00000003UL                         </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac863563c10cc2cd6709c9edb900e394c">  138</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFRSEL_DEFAULT              (_DAC_CTRL_REFRSEL_DEFAULT &lt;&lt; 20)    </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga987c12d01248532ec78722669258983c">  139</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFRSEL_8CYCLES              (_DAC_CTRL_REFRSEL_8CYCLES &lt;&lt; 20)    </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9aa197b2bc0bceec79b4d86fefab4642">  140</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFRSEL_16CYCLES             (_DAC_CTRL_REFRSEL_16CYCLES &lt;&lt; 20)   </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga68d9d927c9196eeeb958a2e483cd3dde">  141</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFRSEL_32CYCLES             (_DAC_CTRL_REFRSEL_32CYCLES &lt;&lt; 20)   </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2cacac2c50d8e48333da4a17e35b8073">  142</a></span>&#160;<span class="preprocessor">#define DAC_CTRL_REFRSEL_64CYCLES             (_DAC_CTRL_REFRSEL_64CYCLES &lt;&lt; 20)   </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7162985646c142fca924ef6195bbd871">  145</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_RESETVALUE                0x00000000UL                     </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabf0ad907064a9db4a7d770fc4bf6e801">  146</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_MASK                      0x00000003UL                     </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaadbcad5c7677fb46a621aa30d5614657">  147</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_CH0DV                      (0x1UL &lt;&lt; 0)                     </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga962caa4041b3647cea14aa6aa91c9651">  148</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH0DV_SHIFT               0                                </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga74e98165331a603c042f7732860a3b2c">  149</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH0DV_MASK                0x1UL                            </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacaadf31bd8e8a0ec9eb4169a94fdc516">  150</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH0DV_DEFAULT             0x00000000UL                     </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5b2bfe6c79021cb0ef470f060e0e3440">  151</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_CH0DV_DEFAULT              (_DAC_STATUS_CH0DV_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga66f7e6d4f1742ba91a206adf1c6ed6b6">  152</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_CH1DV                      (0x1UL &lt;&lt; 1)                     </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3b669cf99f2d4d8c4b6174f404c75c63">  153</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH1DV_SHIFT               1                                </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae87733a4f7869fb67caeb2ba4373802c">  154</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH1DV_MASK                0x2UL                            </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacc6eff52e9361cd4190992655df72eb6">  155</a></span>&#160;<span class="preprocessor">#define _DAC_STATUS_CH1DV_DEFAULT             0x00000000UL                     </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacdb8841efcc6a04ae3ca545123f23163">  156</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_CH1DV_DEFAULT              (_DAC_STATUS_CH1DV_DEFAULT &lt;&lt; 1) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC CH0CTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8d26d5a58fcb26dbcf50405efff64ca4">  159</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_RESETVALUE               0x00000000UL                       </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9765878ca9de4b182c0495fe45a4f9a7">  160</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_MASK                     0x000000F7UL                       </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaa30d6e270cff1f5fc5fc72f83346172">  161</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_EN                        (0x1UL &lt;&lt; 0)                       </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad798fe6afbe25f58840bc2fa3eacb08f">  162</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_EN_SHIFT                 0                                  </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf3ec13d974e90148efee518e23f4af82">  163</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_EN_MASK                  0x1UL                              </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga89e6c6350afbb40a83d0e29978e837a1">  164</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_EN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5eff4674f43b53a70ad4273e84d66a2a">  165</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_EN_DEFAULT                (_DAC_CH0CTRL_EN_DEFAULT &lt;&lt; 0)     </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga89ae3c7a5bc86cda7ec4eb4f25beac67">  166</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_REFREN                    (0x1UL &lt;&lt; 1)                       </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7581102e068decd85ff0bfc129937fea">  167</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_REFREN_SHIFT             1                                  </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeec0cf807e45591e37f4c35a5e63ccd2">  168</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_REFREN_MASK              0x2UL                              </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2ceb8ceda6d48d05ed005fc3336a9df8">  169</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_REFREN_DEFAULT           0x00000000UL                       </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga45d815f04ad85dd87967fab144c9827f">  170</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_REFREN_DEFAULT            (_DAC_CH0CTRL_REFREN_DEFAULT &lt;&lt; 1) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga422f953f916896b0af3e83a385be309c">  171</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSEN                     (0x1UL &lt;&lt; 2)                       </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3ecdeaa524169618edd9bf29897d920e">  172</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSEN_SHIFT              2                                  </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga55fcd8843d35ffdbfea30e04070c04fc">  173</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSEN_MASK               0x4UL                              </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad4f72fc7d30e7b080ea74f39d617116a">  174</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSEN_DEFAULT            0x00000000UL                       </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga428fe3afd25966d92b8208ae305309d3">  175</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSEN_DEFAULT             (_DAC_CH0CTRL_PRSEN_DEFAULT &lt;&lt; 2)  </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2713b48eb62fa4108308625b6a1eb5c6">  176</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_SHIFT             4                                  </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacdeb10876b42d65cd53b869fdc6e88eb">  177</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_MASK              0xF0UL                             </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5a92a19eed9e7abb974c9b30ec8da07b">  178</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_DEFAULT           0x00000000UL                       </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac0766cfa6df13ff860a410d5408e1023">  179</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH0            0x00000000UL                       </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaad6efdb3f41768864a86a666dbb9a0ba">  180</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH1            0x00000001UL                       </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7853950f462566499739477913e6d848">  181</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH2            0x00000002UL                       </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga42f29d51c52f12fd6e97cf59d314f53c">  182</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH3            0x00000003UL                       </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga99c1f6bd2a0278da27622cd93d159eb0">  183</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH4            0x00000004UL                       </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga67d8409da1ba1270ac1c2031cae9e90c">  184</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH5            0x00000005UL                       </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad1406429eaa3acd833e9e03d945fce50">  185</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH6            0x00000006UL                       </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga537973077d0ea2b11e25fe1320374d6d">  186</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH7            0x00000007UL                       </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf023847e53a8b3054336f614e883e02e">  187</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH8            0x00000008UL                       </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga59c71e9833bf8b5c52e148ff51da9744">  188</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH9            0x00000009UL                       </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2fefde34e53d0b45b7cba76c72e73262">  189</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH10           0x0000000AUL                       </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga958322bc14b8c87f135e7b178ef77dbc">  190</a></span>&#160;<span class="preprocessor">#define _DAC_CH0CTRL_PRSSEL_PRSCH11           0x0000000BUL                       </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7cde4f5c2f9a8235d984e50c1c4d1976">  191</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_DEFAULT            (_DAC_CH0CTRL_PRSSEL_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5ed9c84c6f57fc984f4c39a8260f5adf">  192</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH0             (_DAC_CH0CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)  </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed51e893e5cc980b6d567d7731d08fe4">  193</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH1             (_DAC_CH0CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)  </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga775b1a73e78be6173ec13736eaa328dd">  194</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH2             (_DAC_CH0CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)  </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1e1da6c2345deb8c7e9825c23c2c075e">  195</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH3             (_DAC_CH0CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)  </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga42818b13eb759809944c288df113867b">  196</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH4             (_DAC_CH0CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)  </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14db30569d4a07a8048f71fe1a77f587">  197</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH5             (_DAC_CH0CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)  </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae2226d0b24a34297b5e3ff33e3ac170a">  198</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH6             (_DAC_CH0CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)  </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga22005d5c1eaa58d6770dd1d6cb13dd7c">  199</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH7             (_DAC_CH0CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)  </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadfd46cc67f935d7e0492754267ce4325">  200</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH8             (_DAC_CH0CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)  </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf51121e6869a1385677080946efed640">  201</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH9             (_DAC_CH0CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)  </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1cda21b723d808947eb6714bbfcf86d6">  202</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH10            (_DAC_CH0CTRL_PRSSEL_PRSCH10 &lt;&lt; 4) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacd55ba7fd5693931da4c0cc26f74e510">  203</a></span>&#160;<span class="preprocessor">#define DAC_CH0CTRL_PRSSEL_PRSCH11            (_DAC_CH0CTRL_PRSSEL_PRSCH11 &lt;&lt; 4) </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC CH1CTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaca67da8c37ab81b867a5a9686c416511">  206</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_RESETVALUE               0x00000000UL                       </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5054bb7c7dcb1dc110396db2675f6d89">  207</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_MASK                     0x000000F7UL                       </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac4ee2828c68776c3b96629a0ad5ca045">  208</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_EN                        (0x1UL &lt;&lt; 0)                       </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2d16f71ababc7abc8699dba1ef06fa68">  209</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_EN_SHIFT                 0                                  </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae55e3e8a2ce25c3b0dc6349d94773ce3">  210</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_EN_MASK                  0x1UL                              </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga774c4ba8f58297ee6f82a0636ac43456">  211</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_EN_DEFAULT               0x00000000UL                       </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab047452abe1d6e141a36fb63b68a45bc">  212</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_EN_DEFAULT                (_DAC_CH1CTRL_EN_DEFAULT &lt;&lt; 0)     </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4c95d9c0dc777e009cfe402b495a1a6a">  213</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_REFREN                    (0x1UL &lt;&lt; 1)                       </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga27baaee6f9735c0a80aeaf29069ed495">  214</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_REFREN_SHIFT             1                                  </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab509c90f7ae2d2b862901d5fc8b3befc">  215</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_REFREN_MASK              0x2UL                              </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf10439f1318524c7771894c19ad29737">  216</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_REFREN_DEFAULT           0x00000000UL                       </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga840059532fa57090272437388681a202">  217</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_REFREN_DEFAULT            (_DAC_CH1CTRL_REFREN_DEFAULT &lt;&lt; 1) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac208dd5b0b516fa5547367862f2c1a88">  218</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSEN                     (0x1UL &lt;&lt; 2)                       </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac00830d29216475f1ba32b86ba00e55d">  219</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSEN_SHIFT              2                                  </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadbff80afe126c76cf6ee2c94a4445609">  220</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSEN_MASK               0x4UL                              </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf63a195c064cfb96eb3f3900ce05868c">  221</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSEN_DEFAULT            0x00000000UL                       </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6ccc9eaf19f5e876e5dc744d49e8687e">  222</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSEN_DEFAULT             (_DAC_CH1CTRL_PRSEN_DEFAULT &lt;&lt; 2)  </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8a60c490ee8bb6fb9076b3af64e568b4">  223</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_SHIFT             4                                  </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4e4abe50f2a2410ef247f65d3ecde5c4">  224</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_MASK              0xF0UL                             </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac2be94d64477d1aa802ce38857228edc">  225</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_DEFAULT           0x00000000UL                       </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga645ece5e45a76f6992acf0a664479e04">  226</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH0            0x00000000UL                       </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf9e879f2b93abb8320d41298db18df90">  227</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH1            0x00000001UL                       </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafe43e7601b734c7ad7a2b59714a5b78b">  228</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH2            0x00000002UL                       </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga52b725e3d52add02ae86c06290107d8e">  229</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH3            0x00000003UL                       </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga67901881f36185c1c6e2bed1659ffbfa">  230</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH4            0x00000004UL                       </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4c1c4f70cf3f8aa35056ec88a5c18c60">  231</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH5            0x00000005UL                       </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga08e6f72d1ac808fc538f653389c0bbc6">  232</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH6            0x00000006UL                       </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa059b5497def62fcafb8c69f457b6d30">  233</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH7            0x00000007UL                       </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga03b733c4db1f71a701e490597eb8b47d">  234</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH8            0x00000008UL                       </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0e8c5e20f26e18f60f76622bf661ae5b">  235</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH9            0x00000009UL                       </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac68694adebee661a5a3ae62b05c82ef6">  236</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH10           0x0000000AUL                       </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga438e5a9c81a3c56267a9c008906f8f6b">  237</a></span>&#160;<span class="preprocessor">#define _DAC_CH1CTRL_PRSSEL_PRSCH11           0x0000000BUL                       </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf70ca64522c9203817d86413d5beb744">  238</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_DEFAULT            (_DAC_CH1CTRL_PRSSEL_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3365b5d5e73c044903d6ff879053a377">  239</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH0             (_DAC_CH1CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)  </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf96a4775afee839a92df572f04b22746">  240</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH1             (_DAC_CH1CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)  </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad27806b5f8de85490d638f95620c4cef">  241</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH2             (_DAC_CH1CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)  </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3e1520ee0f1c7fbfb2609cbbdd13f478">  242</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH3             (_DAC_CH1CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)  </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4011785bc0c57caeab72ed0b57d1a2ae">  243</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH4             (_DAC_CH1CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)  </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab06cc1e45c551683eda59901ad528a60">  244</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH5             (_DAC_CH1CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)  </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga01ebe37e075eb7ba5fc969cb02d7fa52">  245</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH6             (_DAC_CH1CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)  </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad6a41666dea79cd4a6f575515b8d16ee">  246</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH7             (_DAC_CH1CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)  </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaf8026f25ba84bbf04686966ac8811f6">  247</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH8             (_DAC_CH1CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)  </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga80ffc7b41b673e685460f7d9c43993bb">  248</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH9             (_DAC_CH1CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)  </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa5a44d23dc2a71795d70c107ead065fa">  249</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH10            (_DAC_CH1CTRL_PRSSEL_PRSCH10 &lt;&lt; 4) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga39a92dcb88d07564f02532a473e42d72">  250</a></span>&#160;<span class="preprocessor">#define DAC_CH1CTRL_PRSSEL_PRSCH11            (_DAC_CH1CTRL_PRSSEL_PRSCH11 &lt;&lt; 4) </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC IEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6235ac4aa72cb98ea06f9708fe59637f">  253</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_RESETVALUE                   0x00000000UL                  </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4a923747fc5bd872698aecf71776d5f4">  254</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_MASK                         0x00000033UL                  </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf106c352cc9f15b19490d8528158feaa">  255</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH0                           (0x1UL &lt;&lt; 0)                  </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5584b2bf8e9fd412d123c29a1a96e127">  256</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0_SHIFT                    0                             </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaca902d4f0eb792932b60d31b292c1c0a">  257</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0_MASK                     0x1UL                         </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga81fbe143549f2230052886809fb9ba33">  258</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4d2079fad0174775947621b1454c5ad2">  259</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH0_DEFAULT                   (_DAC_IEN_CH0_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2df353b320508dd01d0bd75a22dc7cdd">  260</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH1                           (0x1UL &lt;&lt; 1)                  </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac773fc91f317e81a370410de12835898">  261</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1_SHIFT                    1                             </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadc7451db222ede550c07fe050c5e2641">  262</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1_MASK                     0x2UL                         </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaba43f4209d872b85e4688be4891f60e6">  263</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac53c0c736d02ae7e8cb7068df4d28d79">  264</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH1_DEFAULT                   (_DAC_IEN_CH1_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3eb0a40488bdada2e07d6f32c9f376a1">  265</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH0UF                         (0x1UL &lt;&lt; 4)                  </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9bad63606c8cc8c85f9a28b710e76540">  266</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0UF_SHIFT                  4                             </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8b6af59e1f2e72406793e7a06a2276af">  267</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0UF_MASK                   0x10UL                        </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6520cf9f378c75a95d8bbe89ba33cef2">  268</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH0UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga95b47000828bec3d06e01c73d14e100a">  269</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH0UF_DEFAULT                 (_DAC_IEN_CH0UF_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadd3ea1a8806ef234797867df1cd94602">  270</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH1UF                         (0x1UL &lt;&lt; 5)                  </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac06d9bc36b1d6eff81e68b93136fde11">  271</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1UF_SHIFT                  5                             </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4ae8655791917151fdb57a65b6ba7b30">  272</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1UF_MASK                   0x20UL                        </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3cf1e9d9d7eaae7cfc6d2cbfba8dbb76">  273</a></span>&#160;<span class="preprocessor">#define _DAC_IEN_CH1UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabc6ed658e9f3a4d8f43cbc62ec78b5be">  274</a></span>&#160;<span class="preprocessor">#define DAC_IEN_CH1UF_DEFAULT                 (_DAC_IEN_CH1UF_DEFAULT &lt;&lt; 5) </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC IF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5dfe8485a0e659df1303c61988c803df">  277</a></span>&#160;<span class="preprocessor">#define _DAC_IF_RESETVALUE                    0x00000000UL                 </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2c3c2837d17d1330b7b7869a9e5593de">  278</a></span>&#160;<span class="preprocessor">#define _DAC_IF_MASK                          0x00000033UL                 </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae06c62c22a10bea1d7d53f447f95b9b7">  279</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH0                            (0x1UL &lt;&lt; 0)                 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga08d47363133ebfb29d53eb3b559f6825">  280</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0_SHIFT                     0                            </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga07a2bdb1c6b8e112eb27f7dea0fb859f">  281</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0_MASK                      0x1UL                        </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaabf64f619f51872076eafbacb4c6c1f8">  282</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0_DEFAULT                   0x00000000UL                 </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed13323a991cd06692cd73cad4cdc730">  283</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH0_DEFAULT                    (_DAC_IF_CH0_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga93b64a1fceffa9e4a97e9c51a9dd060d">  284</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH1                            (0x1UL &lt;&lt; 1)                 </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga98fba4227b2557bc0d5ab566171ff2c9">  285</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1_SHIFT                     1                            </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaacb0b2fcb6fac0fae58da984eecf6368">  286</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1_MASK                      0x2UL                        </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae4e3b87767902235d44e46a1359ea332">  287</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1_DEFAULT                   0x00000000UL                 </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac37053a39b5865368b4c23405f23f886">  288</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH1_DEFAULT                    (_DAC_IF_CH1_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac6518edd1f967b7f774be73dacd7614c">  289</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH0UF                          (0x1UL &lt;&lt; 4)                 </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8142b074c48568aaa91c54b1d65708bd">  290</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0UF_SHIFT                   4                            </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf32ce7bf09228258ff0512420c5818c7">  291</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0UF_MASK                    0x10UL                       </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad2b823f678ddf29d6454fb2c1295e8c7">  292</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH0UF_DEFAULT                 0x00000000UL                 </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1ca4283483e59d05707b982bf7b1c7ff">  293</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH0UF_DEFAULT                  (_DAC_IF_CH0UF_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7d1c5657d9fa4f1873a8f4ee28cf3b1f">  294</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH1UF                          (0x1UL &lt;&lt; 5)                 </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf04f7c958bb2e358a3ad72803a25541c">  295</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1UF_SHIFT                   5                            </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga91b7632fa703d161096564cd6dc6c2e5">  296</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1UF_MASK                    0x20UL                       </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4496f95016f96cbaa62d41196d97f6cf">  297</a></span>&#160;<span class="preprocessor">#define _DAC_IF_CH1UF_DEFAULT                 0x00000000UL                 </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5d351fae50c98e32562fbd821fb6a17b">  298</a></span>&#160;<span class="preprocessor">#define DAC_IF_CH1UF_DEFAULT                  (_DAC_IF_CH1UF_DEFAULT &lt;&lt; 5) </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC IFS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga82f9edd169e078afe278cbd7759f1487">  301</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_RESETVALUE                   0x00000000UL                  </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabf822a06f3479be319ec03be5c02ea68">  302</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_MASK                         0x00000033UL                  </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga33e99a8d7bf9a768de8ee68bd96c5d9a">  303</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH0                           (0x1UL &lt;&lt; 0)                  </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga75c3fe09541f17de45984320e33a99f5">  304</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0_SHIFT                    0                             </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9bf7f3b365bb95b69f9fbb7f1957ada3">  305</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0_MASK                     0x1UL                         </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafd83a8b8b00bd2ec97d2a6013e6258ff">  306</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga62076d1bdb1e614ec858a7bd8eb34242">  307</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH0_DEFAULT                   (_DAC_IFS_CH0_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga81ff1b55f02ebfe7c4bee2484fc27b69">  308</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH1                           (0x1UL &lt;&lt; 1)                  </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga07990f79464eb9158372d1e07be45923">  309</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1_SHIFT                    1                             </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8e9a1be16edeb9dda8abdba43b4b514e">  310</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1_MASK                     0x2UL                         </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0f365e2478fadc1a882fdebced33d2d5">  311</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga37276f58cd3f1f058176e31cbde0017b">  312</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH1_DEFAULT                   (_DAC_IFS_CH1_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9aa337507796adf737ab644e5aac6238">  313</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH0UF                         (0x1UL &lt;&lt; 4)                  </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga98ba86ff1e1954b6140a9ef4d013eb01">  314</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0UF_SHIFT                  4                             </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5be559ac6f30ce1d84bc39c26b1f9ff6">  315</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0UF_MASK                   0x10UL                        </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae69986e20a2f62597edbf437293e8b1b">  316</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH0UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3c80af50f2dfd7630ab15c909d47a0e2">  317</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH0UF_DEFAULT                 (_DAC_IFS_CH0UF_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeb38648f627595011fa3f28827144c48">  318</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH1UF                         (0x1UL &lt;&lt; 5)                  </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga57b04eb75b1b2a7dbb733c0c6de566cc">  319</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1UF_SHIFT                  5                             </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab9021d2fb63b5139edee7c48beaa71e7">  320</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1UF_MASK                   0x20UL                        </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0ac6e8eb96407cde8ac965b522a02962">  321</a></span>&#160;<span class="preprocessor">#define _DAC_IFS_CH1UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3d91c38cb1401f3bd6c764324e3ce7f0">  322</a></span>&#160;<span class="preprocessor">#define DAC_IFS_CH1UF_DEFAULT                 (_DAC_IFS_CH1UF_DEFAULT &lt;&lt; 5) </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC IFC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1c0a97cca2a0ab5d82afe906068cb99d">  325</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_RESETVALUE                   0x00000000UL                  </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga446a16e56066562ef0868fc892321d8e">  326</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_MASK                         0x00000033UL                  </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1d96cd1265a39f6d4613b81293c7ecb8">  327</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH0                           (0x1UL &lt;&lt; 0)                  </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed7a8fe0515dda95fab94084c0929560">  328</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0_SHIFT                    0                             </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa34e894e52fa2d019acb1b80e22f05fb">  329</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0_MASK                     0x1UL                         </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga94902bad0de7fc7b241abc6f9a5ca30e">  330</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga36af3c8785cd1bcc59baa2e25cbb1660">  331</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH0_DEFAULT                   (_DAC_IFC_CH0_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0e7eae5e2beff3b248a7173ec89eac74">  332</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH1                           (0x1UL &lt;&lt; 1)                  </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeaef4ba7d13dde2bcc91b2a7fa352e89">  333</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1_SHIFT                    1                             </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1bec46ea6521d44f5b7bf3f2108600ea">  334</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1_MASK                     0x2UL                         </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6d92f562df65b4771c0ae332e107a92d">  335</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1_DEFAULT                  0x00000000UL                  </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga31612edf5ff52d69627e4e3937f5ae00">  336</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH1_DEFAULT                   (_DAC_IFC_CH1_DEFAULT &lt;&lt; 1)   </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8dff96200d59f333e5509bf2031dd122">  337</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH0UF                         (0x1UL &lt;&lt; 4)                  </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf396e884eef260ccf5d4c9d93d05723a">  338</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0UF_SHIFT                  4                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa0142b2eb9bfafd1ca501906ce244d39">  339</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0UF_MASK                   0x10UL                        </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9c84f3ebe6c0299a6bcc3d6b5685cbe7">  340</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH0UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab877045773f52a790345909afb1f5d0a">  341</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH0UF_DEFAULT                 (_DAC_IFC_CH0UF_DEFAULT &lt;&lt; 4) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga87d54e0217cdf178b00c9b5cab0aa8d6">  342</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH1UF                         (0x1UL &lt;&lt; 5)                  </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga13f8c72c0cd54871cd077fa5b588904c">  343</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1UF_SHIFT                  5                             </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad3a2a9843b077ff625abc660d58ff206">  344</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1UF_MASK                   0x20UL                        </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga75908f9e565de2f7820d40c5f981d9ff">  345</a></span>&#160;<span class="preprocessor">#define _DAC_IFC_CH1UF_DEFAULT                0x00000000UL                  </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac6daca5773e7ff3540ab6285f76e75ec">  346</a></span>&#160;<span class="preprocessor">#define DAC_IFC_CH1UF_DEFAULT                 (_DAC_IFC_CH1UF_DEFAULT &lt;&lt; 5) </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC CH0DATA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3fe6a432eb051bf88a377a09dfe6f472">  349</a></span>&#160;<span class="preprocessor">#define _DAC_CH0DATA_RESETVALUE               0x00000000UL                     </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga826bede14371d4b76b435a39d7ad9754">  350</a></span>&#160;<span class="preprocessor">#define _DAC_CH0DATA_MASK                     0x00000FFFUL                     </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0b9033ce1b0d10863941622728b8ab67">  351</a></span>&#160;<span class="preprocessor">#define _DAC_CH0DATA_DATA_SHIFT               0                                </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9d026d0e68eddc65797cd4d9c47e8cad">  352</a></span>&#160;<span class="preprocessor">#define _DAC_CH0DATA_DATA_MASK                0xFFFUL                          </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9b1921a0d20e7e21e432cfb6828a8eac">  353</a></span>&#160;<span class="preprocessor">#define _DAC_CH0DATA_DATA_DEFAULT             0x00000000UL                     </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaecd2add7e918230185d51d15713cb6f0">  354</a></span>&#160;<span class="preprocessor">#define DAC_CH0DATA_DATA_DEFAULT              (_DAC_CH0DATA_DATA_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC CH1DATA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1ccd9227a11196503fc365b50dadb28f">  357</a></span>&#160;<span class="preprocessor">#define _DAC_CH1DATA_RESETVALUE               0x00000000UL                     </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga82922ea3a5b3ca92d3c417250253556d">  358</a></span>&#160;<span class="preprocessor">#define _DAC_CH1DATA_MASK                     0x00000FFFUL                     </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga31619b7cce1f2eb942974ffff5ae51aa">  359</a></span>&#160;<span class="preprocessor">#define _DAC_CH1DATA_DATA_SHIFT               0                                </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga21e7fe5c6471daa120f8543e3ff7b17e">  360</a></span>&#160;<span class="preprocessor">#define _DAC_CH1DATA_DATA_MASK                0xFFFUL                          </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga860884a77663782732a6b16f99d8e2cf">  361</a></span>&#160;<span class="preprocessor">#define _DAC_CH1DATA_DATA_DEFAULT             0x00000000UL                     </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga10c4c5b573af3e1deb677118039b251d">  362</a></span>&#160;<span class="preprocessor">#define DAC_CH1DATA_DATA_DEFAULT              (_DAC_CH1DATA_DATA_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC COMBDATA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga498cf59f40665886bfe708262ff09970">  365</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_RESETVALUE              0x00000000UL                          </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga53464e5b0903b6d9a93f93db67203b04">  366</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_MASK                    0x0FFF0FFFUL                          </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga36d7c4d3c026929055367518429a6752">  367</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH0DATA_SHIFT           0                                     </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab0ad83753b6a3f13691042107d28e70f">  368</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH0DATA_MASK            0xFFFUL                               </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7782ad3778f0b7c49e3ff62b7cb0ea16">  369</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH0DATA_DEFAULT         0x00000000UL                          </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa1eeba603982059d3715793479ddbf78">  370</a></span>&#160;<span class="preprocessor">#define DAC_COMBDATA_CH0DATA_DEFAULT          (_DAC_COMBDATA_CH0DATA_DEFAULT &lt;&lt; 0)  </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga291385aab77b4c7448a8c4121cd8e4f2">  371</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH1DATA_SHIFT           16                                    </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6b56aa1226e782d769d9626836bb3733">  372</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH1DATA_MASK            0xFFF0000UL                           </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7385c817cba432def5231d084d6ad3f8">  373</a></span>&#160;<span class="preprocessor">#define _DAC_COMBDATA_CH1DATA_DEFAULT         0x00000000UL                          </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6359c112374a6baab79896e37e2c5d4b">  374</a></span>&#160;<span class="preprocessor">#define DAC_COMBDATA_CH1DATA_DEFAULT          (_DAC_COMBDATA_CH1DATA_DEFAULT &lt;&lt; 16) </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC CAL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga67e94baa2a85f66ca4ae88caba584691">  377</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_RESETVALUE                   0x00400000UL                      </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0d7151c41bce1fcd70a308e11e3cb02f">  378</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_MASK                         0x007F3F3FUL                      </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6fe9121323f3793dc3ca296216ac623e">  379</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH0OFFSET_SHIFT              0                                 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga029a8700bec34862fc8627b632bb6775">  380</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH0OFFSET_MASK               0x3FUL                            </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6f8860a9764950535ae93d5181528715">  381</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH0OFFSET_DEFAULT            0x00000000UL                      </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1b3a82c3add07672a4e477e339d9c33f">  382</a></span>&#160;<span class="preprocessor">#define DAC_CAL_CH0OFFSET_DEFAULT             (_DAC_CAL_CH0OFFSET_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga07f558e5e042a5cbc0dab4543997f956">  383</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH1OFFSET_SHIFT              8                                 </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed21a05964a94ff9f98b445fd9a31b03">  384</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH1OFFSET_MASK               0x3F00UL                          </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9922eab942ba1c06a338ddf4ead12490">  385</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_CH1OFFSET_DEFAULT            0x00000000UL                      </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5069a2f715036a3c8dced70fb89f32e4">  386</a></span>&#160;<span class="preprocessor">#define DAC_CAL_CH1OFFSET_DEFAULT             (_DAC_CAL_CH1OFFSET_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5428bcae060c2aa85be6d0123c503d7e">  387</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_GAIN_SHIFT                   16                                </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad6c2a6eca95b35795675db33117589c2">  388</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_GAIN_MASK                    0x7F0000UL                        </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga34d83bb3ec790e69ddad8c24e0fff68e">  389</a></span>&#160;<span class="preprocessor">#define _DAC_CAL_GAIN_DEFAULT                 0x00000040UL                      </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga41b8eea097d0a9b1ad60231a4aa2037a">  390</a></span>&#160;<span class="preprocessor">#define DAC_CAL_GAIN_DEFAULT                  (_DAC_CAL_GAIN_DEFAULT &lt;&lt; 16)     </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC BIASPROG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac9dc1b17c4d47904bdd7c434421caac1">  393</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_RESETVALUE              0x00004747UL                               </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3b03ea654b751c6e77cb13737b5cf670">  394</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_MASK                    0x00004F4FUL                               </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf820287eac77f35d9d08acc5cbf69779">  395</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_BIASPROG_SHIFT          0                                          </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga461144fd1e2e8d45fab77a919e1017cd">  396</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_BIASPROG_MASK           0xFUL                                      </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad715fb0e36293a145560a6260e6085d9">  397</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_BIASPROG_DEFAULT        0x00000007UL                               </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga66f41c0037b74eb1f51a7028cdb22a98">  398</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_BIASPROG_DEFAULT         (_DAC_BIASPROG_BIASPROG_DEFAULT &lt;&lt; 0)      </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga35533444a5d6900493098c54b6324687">  399</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_HALFBIAS                 (0x1UL &lt;&lt; 6)                               </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga48a7be486c49a9f7ccbcfb61a388182c">  400</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_HALFBIAS_SHIFT          6                                          </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga54279e4f245e1f21b3c795033a61e5fe">  401</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_HALFBIAS_MASK           0x40UL                                     </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga907932d3683948ce4079d3b2e8a74702">  402</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_HALFBIAS_DEFAULT        0x00000001UL                               </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga93fa13f7ada4702ae8e130ef6291e087">  403</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_HALFBIAS_DEFAULT         (_DAC_BIASPROG_HALFBIAS_DEFAULT &lt;&lt; 6)      </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3c72add4d24da20b564448f34ca94a9a">  404</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2BIASPROG_SHIFT      8                                          </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf88455b9fc6b380360e5e2af408761a7">  405</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2BIASPROG_MASK       0xF00UL                                    </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae1b2cb4bcf6e517137873216b6cd22d5">  406</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2BIASPROG_DEFAULT    0x00000007UL                               </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7e206a5db21b8809febfafde5e2373f4">  407</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_OPA2BIASPROG_DEFAULT     (_DAC_BIASPROG_OPA2BIASPROG_DEFAULT &lt;&lt; 8)  </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3984178326532f7e5da6930a5ecbae34">  408</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_OPA2HALFBIAS             (0x1UL &lt;&lt; 14)                              </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5bff0e5e00ded5324e6a22ff68f41162">  409</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2HALFBIAS_SHIFT      14                                         </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga673a9804f749b1fa47b6b1108d3cf4be">  410</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2HALFBIAS_MASK       0x4000UL                                   </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga844f92429846d65fe7210ac7712c6f80">  411</a></span>&#160;<span class="preprocessor">#define _DAC_BIASPROG_OPA2HALFBIAS_DEFAULT    0x00000001UL                               </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa7523a73d48130eedc9f2fbd0339df64">  412</a></span>&#160;<span class="preprocessor">#define DAC_BIASPROG_OPA2HALFBIAS_DEFAULT     (_DAC_BIASPROG_OPA2HALFBIAS_DEFAULT &lt;&lt; 14) </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC OPACTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga433b63afbd24738cfec7534b19b5b01e">  415</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_RESETVALUE               0x00000000UL                            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac3ed68c02aeecedee352c09ebcbced5a">  416</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_MASK                     0x01C3F1C7UL                            </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga492db6cc4d0a55c4c097448de3195528">  417</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0EN                    (0x1UL &lt;&lt; 0)                            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga39c351c452ecc5b247b31a3a7e33685d">  418</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0EN_SHIFT             0                                       </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga17edcb2fb1f62d08020af916ed06afda">  419</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0EN_MASK              0x1UL                                   </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga661fa07f78c26993948080c560bbe717">  420</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0EN_DEFAULT           0x00000000UL                            </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac00ad15a1324a08aed014b80a2b5fa3a">  421</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0EN_DEFAULT            (_DAC_OPACTRL_OPA0EN_DEFAULT &lt;&lt; 0)      </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga906b52950bc5f6b4d9c5fc51db5741f3">  422</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1EN                    (0x1UL &lt;&lt; 1)                            </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga117f8e1c0eb4a03cf1e2c9944304c965">  423</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1EN_SHIFT             1                                       </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac8caf9356ac52a25b8d0594c9190074a">  424</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1EN_MASK              0x2UL                                   </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga956773ac0dd293980d83e6f10b39a27b">  425</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1EN_DEFAULT           0x00000000UL                            </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga62fa15045b230f0dfc12332fb4f52a7b">  426</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1EN_DEFAULT            (_DAC_OPACTRL_OPA1EN_DEFAULT &lt;&lt; 1)      </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga76ec883643a183a933efd462e95ec2af">  427</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2EN                    (0x1UL &lt;&lt; 2)                            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9be9910d6d72a6116e5331b4716b31b8">  428</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2EN_SHIFT             2                                       </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5bd7dfd6794b784c209fa782f384fc50">  429</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2EN_MASK              0x4UL                                   </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6ea7ac7e9dd92cb92a527785472ed3d6">  430</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2EN_DEFAULT           0x00000000UL                            </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga155d804f40bb0ba92cc8c4da4ab4eea1">  431</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2EN_DEFAULT            (_DAC_OPACTRL_OPA2EN_DEFAULT &lt;&lt; 2)      </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf2d59339488001cf1bf5c2f4a51f9fae">  432</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0HCMDIS                (0x1UL &lt;&lt; 6)                            </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga76d50b840195e0cb27c1876570b8fae7">  433</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0HCMDIS_SHIFT         6                                       </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga00c7f822d097f87e21218dbb93072563">  434</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0HCMDIS_MASK          0x40UL                                  </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaa9df838976eb8db51ff599fab764bdc">  435</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0HCMDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4f9521992a294d9f2e5c0121f9df8283">  436</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0HCMDIS_DEFAULT        (_DAC_OPACTRL_OPA0HCMDIS_DEFAULT &lt;&lt; 6)  </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab8acd032f9789c658c6f5ba1610a5b6a">  437</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1HCMDIS                (0x1UL &lt;&lt; 7)                            </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga772d27a5c436e9d61dddd0a7e0d47846">  438</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1HCMDIS_SHIFT         7                                       </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae24035da305afa17f9e0cb4734bd80bb">  439</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1HCMDIS_MASK          0x80UL                                  </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab9366a2094580c85663200f5057f14e0">  440</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1HCMDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga93420a3c8ad2ae5298708aec930ddd1a">  441</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1HCMDIS_DEFAULT        (_DAC_OPACTRL_OPA1HCMDIS_DEFAULT &lt;&lt; 7)  </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4ae725d03ddfe8815b8fc11f071e2f67">  442</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2HCMDIS                (0x1UL &lt;&lt; 8)                            </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaade2d2cf0ffa385a0bdd8cf196989615">  443</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2HCMDIS_SHIFT         8                                       </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9f70f27f84765fb677e96bf70c97aede">  444</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2HCMDIS_MASK          0x100UL                                 </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga91d49f69b9e4b9000317fd8347f26888">  445</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2HCMDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacdb7f55e6cf1396dde8e472e27620899">  446</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2HCMDIS_DEFAULT        (_DAC_OPACTRL_OPA2HCMDIS_DEFAULT &lt;&lt; 8)  </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga27358e1041d8038c2be23b7afbe86c45">  447</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0LPFDIS_SHIFT         12                                      </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa2db8800835269646b1d98209d77c87b">  448</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0LPFDIS_MASK          0x3000UL                                </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga225d434d07757a6b580142382fe1d62b">  449</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0LPFDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8bf5463e01086e1f0551dbba21b5e781">  450</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0LPFDIS_PLPFDIS       0x00000001UL                            </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8aefa5cf4ca300d64ae2e01fe492c0b3">  451</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0LPFDIS_NLPFDIS       0x00000002UL                            </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga025263324ffd9c7616a5a6559f58f3e9">  452</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0LPFDIS_DEFAULT        (_DAC_OPACTRL_OPA0LPFDIS_DEFAULT &lt;&lt; 12) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6831384529622b76f7c9a180ddc6a237">  453</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0LPFDIS_PLPFDIS        (_DAC_OPACTRL_OPA0LPFDIS_PLPFDIS &lt;&lt; 12) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2e3fa0557a6e5d09078565280701d147">  454</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0LPFDIS_NLPFDIS        (_DAC_OPACTRL_OPA0LPFDIS_NLPFDIS &lt;&lt; 12) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga130041ecc593af4750e0d182cf0480b4">  455</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1LPFDIS_SHIFT         14                                      </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae4a6fecfcb971975c02dc8a06ec04a92">  456</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1LPFDIS_MASK          0xC000UL                                </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac72b15126e98b80fe8ebd2d2a96d4ec1">  457</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1LPFDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae617435a2692279bb721e4c358590883">  458</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1LPFDIS_PLPFDIS       0x00000001UL                            </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabe36a82fe5e6b3fe8ddecafb22672918">  459</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1LPFDIS_NLPFDIS       0x00000002UL                            </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7dafb0c3731828f78bf72916e491fad6">  460</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1LPFDIS_DEFAULT        (_DAC_OPACTRL_OPA1LPFDIS_DEFAULT &lt;&lt; 14) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeee530c3efbe1ea8531953b213960ef3">  461</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1LPFDIS_PLPFDIS        (_DAC_OPACTRL_OPA1LPFDIS_PLPFDIS &lt;&lt; 14) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2c090d14d73316f0b105cd26f5055ede">  462</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1LPFDIS_NLPFDIS        (_DAC_OPACTRL_OPA1LPFDIS_NLPFDIS &lt;&lt; 14) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2fbc491002278b2bcaedae255e1b7fc9">  463</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2LPFDIS_SHIFT         16                                      </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9d3c503591877caeac3d3732eeda4b57">  464</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2LPFDIS_MASK          0x30000UL                               </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaae14da0ba9486f076f1496a33e2e7a3a">  465</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2LPFDIS_DEFAULT       0x00000000UL                            </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga85760869817b4ab67095aa8c54a964c9">  466</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2LPFDIS_PLPFDIS       0x00000001UL                            </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga90e0157502d9c0078045590d9f69a1b0">  467</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2LPFDIS_NLPFDIS       0x00000002UL                            </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaeadaa1527baede320c857392a5510751">  468</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2LPFDIS_DEFAULT        (_DAC_OPACTRL_OPA2LPFDIS_DEFAULT &lt;&lt; 16) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14391f25be34e417140b33c014dfb249">  469</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2LPFDIS_PLPFDIS        (_DAC_OPACTRL_OPA2LPFDIS_PLPFDIS &lt;&lt; 16) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafcb4bf8efea950cb77cad4dbd288e17c">  470</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2LPFDIS_NLPFDIS        (_DAC_OPACTRL_OPA2LPFDIS_NLPFDIS &lt;&lt; 16) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadbce0ebfcb3074003cd88ceef2fb52f0">  471</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0SHORT                 (0x1UL &lt;&lt; 22)                           </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaac4eacb9d58bfc6575cdf538303f6fca">  472</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0SHORT_SHIFT          22                                      </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac4744b408791bca9b61dd232cac745a0">  473</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0SHORT_MASK           0x400000UL                              </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga55c3e134058aea78b182e0b35262bc45">  474</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA0SHORT_DEFAULT        0x00000000UL                            </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6b224b48473442204e68d2c0ceade426">  475</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA0SHORT_DEFAULT         (_DAC_OPACTRL_OPA0SHORT_DEFAULT &lt;&lt; 22)  </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf13aa471f8186595a571cbb3dd188260">  476</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1SHORT                 (0x1UL &lt;&lt; 23)                           </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4893ac879799db441f6380dde5197338">  477</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1SHORT_SHIFT          23                                      </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae252d34ac47df0a6274d66a092d9e5a8">  478</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1SHORT_MASK           0x800000UL                              </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga09ee100f5d228287c8880dcb77841233">  479</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA1SHORT_DEFAULT        0x00000000UL                            </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga151534a1c8fe7489107dc9d6eaf9afe1">  480</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA1SHORT_DEFAULT         (_DAC_OPACTRL_OPA1SHORT_DEFAULT &lt;&lt; 23)  </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga384a7462206b696ea8bf47155a7658dc">  481</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2SHORT                 (0x1UL &lt;&lt; 24)                           </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad8d7f24b94722e1e827cf19f317d2fee">  482</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2SHORT_SHIFT          24                                      </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa8180adeacab33908d0613472f1479d1">  483</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2SHORT_MASK           0x1000000UL                             </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf51909f2b49ca95f1f09565f96760809">  484</a></span>&#160;<span class="preprocessor">#define _DAC_OPACTRL_OPA2SHORT_DEFAULT        0x00000000UL                            </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3dc98db4f0e68092c609e6da02453c6e">  485</a></span>&#160;<span class="preprocessor">#define DAC_OPACTRL_OPA2SHORT_DEFAULT         (_DAC_OPACTRL_OPA2SHORT_DEFAULT &lt;&lt; 24)  </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC OPAOFFSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0cfb6c96abfb85ac250f48f5e1c243b8">  488</a></span>&#160;<span class="preprocessor">#define _DAC_OPAOFFSET_RESETVALUE             0x00000020UL                             </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1e8efeefc53888872caa64cecde09826">  489</a></span>&#160;<span class="preprocessor">#define _DAC_OPAOFFSET_MASK                   0x0000003FUL                             </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9354ebc7fb2abd3c7ecc6c4dc03d4fe1">  490</a></span>&#160;<span class="preprocessor">#define _DAC_OPAOFFSET_OPA2OFFSET_SHIFT       0                                        </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga54065e8af329d37f7a8c798617b8aa6c">  491</a></span>&#160;<span class="preprocessor">#define _DAC_OPAOFFSET_OPA2OFFSET_MASK        0x3FUL                                   </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga47b85be0887774633aacf635f9073fc8">  492</a></span>&#160;<span class="preprocessor">#define _DAC_OPAOFFSET_OPA2OFFSET_DEFAULT     0x00000020UL                             </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga348ed96c29a5e9da2da98e995ce022c6">  493</a></span>&#160;<span class="preprocessor">#define DAC_OPAOFFSET_OPA2OFFSET_DEFAULT      (_DAC_OPAOFFSET_OPA2OFFSET_DEFAULT &lt;&lt; 0) </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC OPA0MUX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa70f190e86ae72ff7c397412fd9a6d1f">  496</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESETVALUE               0x00400000UL                         </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae18578f4550a6761465df2403e9d2911">  497</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_MASK                     0x74C7F737UL                         </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga235e93fe4b943b57dd8e2c4a1dcb5a09">  498</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_SHIFT             0                                    </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf9d37f9e7024c34bb7e925fd10dbc1d4">  499</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_MASK              0x7UL                                </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5d3554e905c405619c8ca7c53aed6d26">  500</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga209710b9dd93a689caf5ce663dab3e34">  501</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaf36cca5225cf21b5bc3e9bbdc19a63c">  502</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_DAC               0x00000001UL                         </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaac8b1c35ff66424e94f134ce3ee94125">  503</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_POSPAD            0x00000002UL                         </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafd228050531b23cb2b4430ff1c34e45a">  504</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_OPA0INP           0x00000003UL                         </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf4a35f3b06ec1b1c9d33d843c2a6735c">  505</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_POSSEL_OPATAP            0x00000004UL                         </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga514ff85622a4f09bafb8f501a203b3cd">  506</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_DEFAULT            (_DAC_OPA0MUX_POSSEL_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga11a527c7230af65d00ee8c5e7e618206">  507</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_DISABLE            (_DAC_OPA0MUX_POSSEL_DISABLE &lt;&lt; 0)   </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga153d4930081324d678a043700a50c15e">  508</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_DAC                (_DAC_OPA0MUX_POSSEL_DAC &lt;&lt; 0)       </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae2f324b194d37e234ebccd6efda2d43e">  509</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_POSPAD             (_DAC_OPA0MUX_POSSEL_POSPAD &lt;&lt; 0)    </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga61bbcf229f55c81eb0b740e1e6239b1f">  510</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_OPA0INP            (_DAC_OPA0MUX_POSSEL_OPA0INP &lt;&lt; 0)   </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga038e6875f938ed8885762bbf90e8f4cb">  511</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_POSSEL_OPATAP             (_DAC_OPA0MUX_POSSEL_OPATAP &lt;&lt; 0)    </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae7da4ba4d8e5240c2a4f41498a362b72">  512</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_SHIFT             4                                    </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2e649b459c2b1f0152ab6c5a8cddb9d3">  513</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_MASK              0x30UL                               </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae8bf8731da7caf53bd536d401c45be6a">  514</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0c647e1e2024b443f0251eed4ef18079">  515</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga80b92b51ca86ae8b559dfe44f0a2519c">  516</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_UG                0x00000001UL                         </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4c1734ddd76f8f68e3a64f382d26fd00">  517</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_OPATAP            0x00000002UL                         </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1239df79c757537b1f4a6b6f7b1d0775">  518</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEGSEL_NEGPAD            0x00000003UL                         </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab02e90e8f00891f5c154496734563fea">  519</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEGSEL_DEFAULT            (_DAC_OPA0MUX_NEGSEL_DEFAULT &lt;&lt; 4)   </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga76b30557c2f541437ea9f6cfb879d040">  520</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEGSEL_DISABLE            (_DAC_OPA0MUX_NEGSEL_DISABLE &lt;&lt; 4)   </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga71deaf414ea4f4bde910d9c331881d4c">  521</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEGSEL_UG                 (_DAC_OPA0MUX_NEGSEL_UG &lt;&lt; 4)        </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga74ac4fb0a3db10b7b20687dea5fbfcd3">  522</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEGSEL_OPATAP             (_DAC_OPA0MUX_NEGSEL_OPATAP &lt;&lt; 4)    </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga575ed89249ba6b718934cab3d850680c">  523</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEGSEL_NEGPAD             (_DAC_OPA0MUX_NEGSEL_NEGPAD &lt;&lt; 4)    </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabb27f982c5f126227b1db07dfeb22bda">  524</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_SHIFT           8                                    </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4b51918275a6bdbfcd34474be720ee6d">  525</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_MASK            0x700UL                              </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac2f9afb24788e5e3a56ec97d20a39501">  526</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_DEFAULT         0x00000000UL                         </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga437ad4ea3160b8415df4745748ba5dd9">  527</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_DISABLE         0x00000000UL                         </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga49c3e421d6bbfe8b4684df36b4f543af">  528</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_OPA0INP         0x00000001UL                         </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf7f5dbb9340b0d7101ec1376c8fe762e">  529</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_NEGPAD          0x00000002UL                         </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae685ae1d1210999f2bc936d96a7b73be">  530</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_POSPAD          0x00000003UL                         </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4bda7c0984ba5066098aaac4d0cbf245">  531</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESINMUX_VSS             0x00000004UL                         </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga97dfb707026e788d7b249e666440bc77">  532</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_DEFAULT          (_DAC_OPA0MUX_RESINMUX_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab7a94366ee0d4717e32fbd29ab456090">  533</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_DISABLE          (_DAC_OPA0MUX_RESINMUX_DISABLE &lt;&lt; 8) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga368414a762dead983f5b8daf794fcb17">  534</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_OPA0INP          (_DAC_OPA0MUX_RESINMUX_OPA0INP &lt;&lt; 8) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5e7632eb0b21000ed5ee8605bb3ed7ed">  535</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_NEGPAD           (_DAC_OPA0MUX_RESINMUX_NEGPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9afc1720ee8a24aa9e814140e5d00ae7">  536</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_POSPAD           (_DAC_OPA0MUX_RESINMUX_POSPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga11eba5e9395329f8c898cca35523c499">  537</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESINMUX_VSS              (_DAC_OPA0MUX_RESINMUX_VSS &lt;&lt; 8)     </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga57a5e061e0c4769e4d63e9e995233b08">  538</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_PPEN                      (0x1UL &lt;&lt; 12)                        </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab9c647d72e8c67382b46f5b31b091565">  539</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_PPEN_SHIFT               12                                   </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9acd8507d82acb187602876dd5da928d">  540</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_PPEN_MASK                0x1000UL                             </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga040ce70f65f7810737d7980046c20292">  541</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_PPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga46574b2d77c481bce231af39e12e8880">  542</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_PPEN_DEFAULT              (_DAC_OPA0MUX_PPEN_DEFAULT &lt;&lt; 12)    </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadc97940c1733751fcc8d0d8f472f569d">  543</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NPEN                      (0x1UL &lt;&lt; 13)                        </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga18f95b37f3988666dbf94177d6fe39c4">  544</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NPEN_SHIFT               13                                   </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga52f4a23828c14a9f0566b1f3a77fdf80">  545</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NPEN_MASK                0x2000UL                             </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga73e16333e6d9282c9c8baafa51c0161b">  546</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6410fc7ad39e8cf5948c3afce822900f">  547</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NPEN_DEFAULT              (_DAC_OPA0MUX_NPEN_DEFAULT &lt;&lt; 13)    </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9fa0e8f9a5c56e1c8714482cc49a68b3">  548</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_SHIFT             14                                   </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga01170b1bbf5afe9589e90eed24048a6d">  549</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_MASK              0x7C000UL                            </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gada3340658e85fbf513b22fb603f1909c">  550</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5b7189f786bb3aabaea9157a7b8095bb">  551</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_OUT0              0x00000001UL                         </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga873ea100c38b6e0aa15ef2ff0ed2fcdd">  552</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_OUT1              0x00000002UL                         </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab7e8afbc829a2599df648f49d5800c52">  553</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_OUT2              0x00000004UL                         </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga582c39683440c6668b9b2aa39b0ec2af">  554</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_OUT3              0x00000008UL                         </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7d0e6fc0150b5464cebe5922ec6cfa9b">  555</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTPEN_OUT4              0x00000010UL                         </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6bfce2e7b136bf85b0f60aed5d3209ef">  556</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_DEFAULT            (_DAC_OPA0MUX_OUTPEN_DEFAULT &lt;&lt; 14)  </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaae4367b57b68ad5c7bf97c4964318f9c">  557</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_OUT0               (_DAC_OPA0MUX_OUTPEN_OUT0 &lt;&lt; 14)     </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8125eb08634d3a1b39bdb931b648eb14">  558</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_OUT1               (_DAC_OPA0MUX_OUTPEN_OUT1 &lt;&lt; 14)     </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad8b48c3eb6a169380c0c66d5f5aa4b65">  559</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_OUT2               (_DAC_OPA0MUX_OUTPEN_OUT2 &lt;&lt; 14)     </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabdfa453c0f0e86de98aa048cc7bd9903">  560</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_OUT3               (_DAC_OPA0MUX_OUTPEN_OUT3 &lt;&lt; 14)     </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa4c8d06876649ff91b4c8a41bf3edd90">  561</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTPEN_OUT4               (_DAC_OPA0MUX_OUTPEN_OUT4 &lt;&lt; 14)     </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5f5abc3fe0cbba9763b7e6b092181549">  562</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_SHIFT            22                                   </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabfce381de18f608331bed856c314f669">  563</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_MASK             0xC00000UL                           </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7f215486f9ff65847757fcb0b1baa6a5">  564</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_DISABLE          0x00000000UL                         </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga74c532c7aadfe32129e0278602be166e">  565</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_DEFAULT          0x00000001UL                         </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga04105092955fa443a78ea3dd6a4b607f">  566</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_MAIN             0x00000001UL                         </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4316e0644bc9088a1153fb269f8eedd0">  567</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_ALT              0x00000002UL                         </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6f66eca72610d0f428890ab0ad8d3705">  568</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_OUTMODE_ALL              0x00000003UL                         </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4df6dd29e8d13252be8a96845a744448">  569</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTMODE_DISABLE           (_DAC_OPA0MUX_OUTMODE_DISABLE &lt;&lt; 22) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabad282b900461c3fd0d4c1a4cd56fa78">  570</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTMODE_DEFAULT           (_DAC_OPA0MUX_OUTMODE_DEFAULT &lt;&lt; 22) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga05fd2c07cea7ef3422c5874e9c4268a8">  571</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTMODE_MAIN              (_DAC_OPA0MUX_OUTMODE_MAIN &lt;&lt; 22)    </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga30bc9c3e0baa8c071111d8f0da11666a">  572</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTMODE_ALT               (_DAC_OPA0MUX_OUTMODE_ALT &lt;&lt; 22)     </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1016d5220e8cbf332e44ebfc7f3a6460">  573</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_OUTMODE_ALL               (_DAC_OPA0MUX_OUTMODE_ALL &lt;&lt; 22)     </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7a58136daa569283de46f8276f213a87">  574</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEXTOUT                   (0x1UL &lt;&lt; 26)                        </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8a3aeb68d935936213dc864ee070e7e7">  575</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEXTOUT_SHIFT            26                                   </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gade59dcda5c9a2de6778c1d0894c9947c">  576</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEXTOUT_MASK             0x4000000UL                          </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6e8c078d3af83b3c7c65b3ee0d40e9dc">  577</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_NEXTOUT_DEFAULT          0x00000000UL                         </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga44b2a892bee9bd538bd393b994d9530a">  578</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_NEXTOUT_DEFAULT           (_DAC_OPA0MUX_NEXTOUT_DEFAULT &lt;&lt; 26) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga57185ebbe383721ae2ab2f4b7a54ec61">  579</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_SHIFT             28                                   </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga788c7836cc16ce4ea747fb7e6ca22d7d">  580</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_MASK              0x70000000UL                         </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6afdf9910b3cc35056473aa83abf398a">  581</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafdd545e76479a5ff7232cb229681a36d">  582</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES0              0x00000000UL                         </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab2cf6ac30995f85ccac1484600fbfed4">  583</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES1              0x00000001UL                         </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac664fb49e1540d9c3298699815b4a7ce">  584</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES2              0x00000002UL                         </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa004246f7084c7a5bb0e50bfa29bddbf">  585</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES3              0x00000003UL                         </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9c01e3503091e92887247b6a0127ca1f">  586</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES4              0x00000004UL                         </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6709b66550f72cadd54f6395ee91f92a">  587</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES5              0x00000005UL                         </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1f3f7ee72ad162f7c203da1f237909b5">  588</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES6              0x00000006UL                         </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac9f2bf0a0a64f6b499e5c04a161f7774">  589</a></span>&#160;<span class="preprocessor">#define _DAC_OPA0MUX_RESSEL_RES7              0x00000007UL                         </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf227b16e775c45cc583774bcff506349">  590</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_DEFAULT            (_DAC_OPA0MUX_RESSEL_DEFAULT &lt;&lt; 28)  </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad19edebde1f607ffcd8c733df5c346e2">  591</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES0               (_DAC_OPA0MUX_RESSEL_RES0 &lt;&lt; 28)     </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae8c20f254f288fce55354527a9830930">  592</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES1               (_DAC_OPA0MUX_RESSEL_RES1 &lt;&lt; 28)     </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14876d664925e8bf88e0e8dcf7b09641">  593</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES2               (_DAC_OPA0MUX_RESSEL_RES2 &lt;&lt; 28)     </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab6abd2a32e7653e22c324f1fbe97e984">  594</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES3               (_DAC_OPA0MUX_RESSEL_RES3 &lt;&lt; 28)     </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9171b4bbef64e55291a5ad56531a44ac">  595</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES4               (_DAC_OPA0MUX_RESSEL_RES4 &lt;&lt; 28)     </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac4d7afe827229051618081630115c55b">  596</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES5               (_DAC_OPA0MUX_RESSEL_RES5 &lt;&lt; 28)     </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1d77b11ecbc88a01fe78803d1ff2109d">  597</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES6               (_DAC_OPA0MUX_RESSEL_RES6 &lt;&lt; 28)     </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2566fbaa55b5cd451b2a08c7ee0f1f8b">  598</a></span>&#160;<span class="preprocessor">#define DAC_OPA0MUX_RESSEL_RES7               (_DAC_OPA0MUX_RESSEL_RES7 &lt;&lt; 28)     </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC OPA1MUX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1dfd3349ae41038627c2401363a2665a">  601</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESETVALUE               0x00000000UL                         </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5ddca795c436e119befdc2baaa3358e4">  602</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_MASK                     0x74C7F737UL                         </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaef48d568d4f125d4abef2ba5c496f1fd">  603</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_SHIFT             0                                    </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2ce65331ef7916e008d140f5ae9fea2a">  604</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_MASK              0x7UL                                </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaafa36d56c4334756fe00cbc4ee421a37">  605</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadfda2897942cf13ef0c5331e8176f499">  606</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafbeed24e884003c03f0a418f0e48d51d">  607</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_DAC               0x00000001UL                         </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga27fbf2c66e47034c1a9e6a0200063504">  608</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_POSPAD            0x00000002UL                         </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6d5a6e7df7bae6cd971ca71647e119e2">  609</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_OPA0INP           0x00000003UL                         </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga30dd9a32e644425f1f21eb61cceec661">  610</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_POSSEL_OPATAP            0x00000004UL                         </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14d3a032aa16f6b20412f3726d67f6f7">  611</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_DEFAULT            (_DAC_OPA1MUX_POSSEL_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga30f0bb25c6ab28e9709a0ddd4bf90dac">  612</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_DISABLE            (_DAC_OPA1MUX_POSSEL_DISABLE &lt;&lt; 0)   </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5b4ecdf239c75c8e12dc917d7c0122b1">  613</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_DAC                (_DAC_OPA1MUX_POSSEL_DAC &lt;&lt; 0)       </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2e57707b37075f35f9c6016c7ef45cf4">  614</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_POSPAD             (_DAC_OPA1MUX_POSSEL_POSPAD &lt;&lt; 0)    </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad58694c32c72c5496420788a526e5416">  615</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_OPA0INP            (_DAC_OPA1MUX_POSSEL_OPA0INP &lt;&lt; 0)   </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac29647a98de928fcd84da589cf387458">  616</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_POSSEL_OPATAP             (_DAC_OPA1MUX_POSSEL_OPATAP &lt;&lt; 0)    </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga64dd9f14c0a6bbb2bcf1414a97236969">  617</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_SHIFT             4                                    </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae0378fafae8dfa522aae8c2675c188a4">  618</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_MASK              0x30UL                               </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaafde44334a770b9cc2d2bcd67bd00379">  619</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga26dc318dee7bdf4db2b08ae64c13b2da">  620</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa322f885c066bbee1ff09d351ffa2c1f">  621</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_UG                0x00000001UL                         </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa2bfc29852c23a70f128ead0d683a6c2">  622</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_OPATAP            0x00000002UL                         </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7cd8c2d7457c1bed157fedb263f5dc92">  623</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEGSEL_NEGPAD            0x00000003UL                         </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga758585417ed1a951db5bb11ab3243504">  624</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEGSEL_DEFAULT            (_DAC_OPA1MUX_NEGSEL_DEFAULT &lt;&lt; 4)   </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafac3947471b00eaa94e19a4159a99e09">  625</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEGSEL_DISABLE            (_DAC_OPA1MUX_NEGSEL_DISABLE &lt;&lt; 4)   </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4a3604a6f8201a820477567124ef476e">  626</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEGSEL_UG                 (_DAC_OPA1MUX_NEGSEL_UG &lt;&lt; 4)        </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa20f50a8f746910a3561545eb8e08500">  627</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEGSEL_OPATAP             (_DAC_OPA1MUX_NEGSEL_OPATAP &lt;&lt; 4)    </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3c79e2751d8e2943a9ae27c77186caa7">  628</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEGSEL_NEGPAD             (_DAC_OPA1MUX_NEGSEL_NEGPAD &lt;&lt; 4)    </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5e841d2a7dc412eea74d845a55298a6c">  629</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_SHIFT           8                                    </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga65259f8a6517fb1489ee4f99d1af78fa">  630</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_MASK            0x700UL                              </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5e29ef0838fdd00d3f07dd734a7f55ee">  631</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_DEFAULT         0x00000000UL                         </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga30b3a9c470d4f1f18248340746d5645d">  632</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_DISABLE         0x00000000UL                         </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafbbd7ddfb31aa20eab2f97865217d0d7">  633</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_OPA0INP         0x00000001UL                         </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14827ff0bf608d76f1e122edebf05f51">  634</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_NEGPAD          0x00000002UL                         </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadf9dacd4f93b4171f92879b9acb8e7e4">  635</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_POSPAD          0x00000003UL                         </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3bf9a27f43c18d7cc21b8dce33f51cae">  636</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESINMUX_VSS             0x00000004UL                         </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadb933392769d2be4c62b1796184d1615">  637</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_DEFAULT          (_DAC_OPA1MUX_RESINMUX_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7b8d0864ab66b58a601ca45e7b89d60b">  638</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_DISABLE          (_DAC_OPA1MUX_RESINMUX_DISABLE &lt;&lt; 8) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa7b31412c551e6d0030ea61263db149a">  639</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_OPA0INP          (_DAC_OPA1MUX_RESINMUX_OPA0INP &lt;&lt; 8) </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga40e6110148eed76a0e41b7863302d826">  640</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_NEGPAD           (_DAC_OPA1MUX_RESINMUX_NEGPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa2968aa48cd9c1815a1199fa2423599c">  641</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_POSPAD           (_DAC_OPA1MUX_RESINMUX_POSPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad5bfc11ba5726f2417ca1d9093c7393f">  642</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESINMUX_VSS              (_DAC_OPA1MUX_RESINMUX_VSS &lt;&lt; 8)     </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2428653787c56e59b05e6adbe0f5132e">  643</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_PPEN                      (0x1UL &lt;&lt; 12)                        </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0bcc43a64d3b853b7f8221ceee65d40e">  644</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_PPEN_SHIFT               12                                   </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaea84d4d4f0675651ccf31e8de92819a9">  645</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_PPEN_MASK                0x1000UL                             </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga72ec843e9f2a7e7bcdd22d7d000c4c03">  646</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_PPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5a03cddde8f3ec9a6690cea25fff8dc1">  647</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_PPEN_DEFAULT              (_DAC_OPA1MUX_PPEN_DEFAULT &lt;&lt; 12)    </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaab54300275e35ca2b3308366d23a6d2b">  648</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NPEN                      (0x1UL &lt;&lt; 13)                        </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab60364929ee4aa0cde0d6455c239c42e">  649</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NPEN_SHIFT               13                                   </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1b9792d83eaed538978345e6c0870720">  650</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NPEN_MASK                0x2000UL                             </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7218bcfc4c1d1cd375fe2cb5ede6f15b">  651</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad688cd690aa3a51fd315b4be3e80b698">  652</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NPEN_DEFAULT              (_DAC_OPA1MUX_NPEN_DEFAULT &lt;&lt; 13)    </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae1d45bb61bc3fa4e31430218d88672fc">  653</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_SHIFT             14                                   </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga876298b0baabbbc3d26f6cac0cc5ba4a">  654</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_MASK              0x7C000UL                            </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga34afc75d21fcc51688787303fd90955b">  655</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga394e99e00594e81bf909ef725269d369">  656</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_OUT0              0x00000001UL                         </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa86f09e6a9641784419695dc9cb362c3">  657</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_OUT1              0x00000002UL                         </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga25e44727e1c678a210e71e6fe5806f3c">  658</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_OUT2              0x00000004UL                         </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9cb8d7c8aa05a8c854171ee7bf3d47a2">  659</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_OUT3              0x00000008UL                         </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae93a17e6f68cba99bb464a0cf7546854">  660</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTPEN_OUT4              0x00000010UL                         </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga41d61da9e021cc3e4f11ae9aaa854ac7">  661</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_DEFAULT            (_DAC_OPA1MUX_OUTPEN_DEFAULT &lt;&lt; 14)  </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga62f1537d90493ccba987d6b23e647a92">  662</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_OUT0               (_DAC_OPA1MUX_OUTPEN_OUT0 &lt;&lt; 14)     </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga452f0953c05cd0269b1484a31196fd8e">  663</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_OUT1               (_DAC_OPA1MUX_OUTPEN_OUT1 &lt;&lt; 14)     </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1b07f5c075616814073ce672792da516">  664</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_OUT2               (_DAC_OPA1MUX_OUTPEN_OUT2 &lt;&lt; 14)     </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaabbc9cf6961c5133a236bb65667c1efa">  665</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_OUT3               (_DAC_OPA1MUX_OUTPEN_OUT3 &lt;&lt; 14)     </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3f499a1ecd843e6d979e57d1e675b30c">  666</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTPEN_OUT4               (_DAC_OPA1MUX_OUTPEN_OUT4 &lt;&lt; 14)     </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6b8fe3468ad77ebd2aede745fc5c656d">  667</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_SHIFT            22                                   </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga896994cc1a9130bf25c475edf9b02afe">  668</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_MASK             0xC00000UL                           </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga67543d2c957152645a8971a133e7e731">  669</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_DEFAULT          0x00000000UL                         </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1cef6c0eca0096503a1a46474d06dc32">  670</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_DISABLE          0x00000000UL                         </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga84b9e0d387998f50afcd434639245075">  671</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_MAIN             0x00000001UL                         </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae44cfe7e3f504d4d43b865c52f6a40fe">  672</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_ALT              0x00000002UL                         </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga773679eca6a0f858d668086f28f76686">  673</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_OUTMODE_ALL              0x00000003UL                         </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae850907a3e693dd3203cf52554e2adc8">  674</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTMODE_DEFAULT           (_DAC_OPA1MUX_OUTMODE_DEFAULT &lt;&lt; 22) </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa44b98492722286c1aff735a85c16dc9">  675</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTMODE_DISABLE           (_DAC_OPA1MUX_OUTMODE_DISABLE &lt;&lt; 22) </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaac3fdb27be6b518aeaaece5b1027c7e4">  676</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTMODE_MAIN              (_DAC_OPA1MUX_OUTMODE_MAIN &lt;&lt; 22)    </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9a936113b03e8692003ff6398ceb6a41">  677</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTMODE_ALT               (_DAC_OPA1MUX_OUTMODE_ALT &lt;&lt; 22)     </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga105dbe48795d0a539c28dbd175ce1f67">  678</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_OUTMODE_ALL               (_DAC_OPA1MUX_OUTMODE_ALL &lt;&lt; 22)     </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8bf89d91f1561f0ae929bdc4a5dc6de9">  679</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEXTOUT                   (0x1UL &lt;&lt; 26)                        </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga19e1acd780d06c2663b9762e460df820">  680</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEXTOUT_SHIFT            26                                   </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa76e78f91378826efff6c13590e80734">  681</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEXTOUT_MASK             0x4000000UL                          </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaef32969463ad95779375f0318fd0cb1a">  682</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_NEXTOUT_DEFAULT          0x00000000UL                         </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga43524e40c84a79387e773c96921fd2e6">  683</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_NEXTOUT_DEFAULT           (_DAC_OPA1MUX_NEXTOUT_DEFAULT &lt;&lt; 26) </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga21c107c0a8d5c028a87a2f5480f60d75">  684</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_SHIFT             28                                   </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae30d120f2036c6446634d54ea2f7f6b2">  685</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_MASK              0x70000000UL                         </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaae13e217fae9eb55bc846561acb3af7a">  686</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga966bb4d45abbec38b1076ec32b18ff18">  687</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES0              0x00000000UL                         </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga8d3443d9e09e65f4205122a51a8a2520">  688</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES1              0x00000001UL                         </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab53ad159cb62c72d197ad7d18b13531f">  689</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES2              0x00000002UL                         </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab037a37f0590e860f29267f1ebe5ddbe">  690</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES3              0x00000003UL                         </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaaacfb9406b89ddbd1213d1e564c3ca97">  691</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES4              0x00000004UL                         </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa48eca671b194904b13dec37a45ab687">  692</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES5              0x00000005UL                         </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3c10963248f5908fa2a58fc6d8de0e69">  693</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES6              0x00000006UL                         </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga19defd79788282a4c0ee9b4e5fcb435b">  694</a></span>&#160;<span class="preprocessor">#define _DAC_OPA1MUX_RESSEL_RES7              0x00000007UL                         </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga514fec451a72ec2d6284b2ecb89badc5">  695</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_DEFAULT            (_DAC_OPA1MUX_RESSEL_DEFAULT &lt;&lt; 28)  </span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1e806a0238e259c78746753327edc1c8">  696</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES0               (_DAC_OPA1MUX_RESSEL_RES0 &lt;&lt; 28)     </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafef8f8c7e27d9d84177cbf84014d3bd2">  697</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES1               (_DAC_OPA1MUX_RESSEL_RES1 &lt;&lt; 28)     </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga367b35682014c9b85bb0af630c9639f7">  698</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES2               (_DAC_OPA1MUX_RESSEL_RES2 &lt;&lt; 28)     </span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6f341706e94e15023da596d9445e1f29">  699</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES3               (_DAC_OPA1MUX_RESSEL_RES3 &lt;&lt; 28)     </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae0ec3da9e7b46b21747e590dc694e274">  700</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES4               (_DAC_OPA1MUX_RESSEL_RES4 &lt;&lt; 28)     </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3e5236564207c04b520af458d4d71e02">  701</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES5               (_DAC_OPA1MUX_RESSEL_RES5 &lt;&lt; 28)     </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0593213e0b9d2faf47e83acfe1bc8d01">  702</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES6               (_DAC_OPA1MUX_RESSEL_RES6 &lt;&lt; 28)     </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae76763602a5e0596bb0965a63da0b07c">  703</a></span>&#160;<span class="preprocessor">#define DAC_OPA1MUX_RESSEL_RES7               (_DAC_OPA1MUX_RESSEL_RES7 &lt;&lt; 28)     </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DAC OPA2MUX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga32cd8de0fe74ed52f06537196e728a30">  706</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESETVALUE               0x00000000UL                         </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3a98c97ecda8178a86273e0b7e1958c5">  707</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_MASK                     0x7440F737UL                         </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf610006b14db14974a05a9072836c411">  708</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_SHIFT             0                                    </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaec9940c1e71bf7f775c58702a6b722a3">  709</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_MASK              0x7UL                                </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4526917b37338fa669a64f058003b946">  710</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga66b6785db24b4179eef935138164e7bc">  711</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadb54c7fe3fa5d47fc8b82ffaf20718e6">  712</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_POSPAD            0x00000002UL                         </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9af69af7a1ab242850c9425a1605e1ef">  713</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_OPA1INP           0x00000003UL                         </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa2f7244e302da42f8e668483c5b7a612">  714</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_POSSEL_OPATAP            0x00000004UL                         </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac0bbe84423de3d6b723e4389e2c09773">  715</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_POSSEL_DEFAULT            (_DAC_OPA2MUX_POSSEL_DEFAULT &lt;&lt; 0)   </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5f6e4d95c4b8d02489b989797fda158f">  716</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_POSSEL_DISABLE            (_DAC_OPA2MUX_POSSEL_DISABLE &lt;&lt; 0)   </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga95bf37921b91820f7f9c48d22d199834">  717</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_POSSEL_POSPAD             (_DAC_OPA2MUX_POSSEL_POSPAD &lt;&lt; 0)    </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed2988ca6e9b611c5a6642037f82b860">  718</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_POSSEL_OPA1INP            (_DAC_OPA2MUX_POSSEL_OPA1INP &lt;&lt; 0)   </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7e8097b84037ff1a4a45405eb1dcd53b">  719</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_POSSEL_OPATAP             (_DAC_OPA2MUX_POSSEL_OPATAP &lt;&lt; 0)    </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5f10e9d55f2045e9e12886360a0e62ce">  720</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_SHIFT             4                                    </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga1b23cd3f17d6ad0a130636c82ee159b7">  721</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_MASK              0x30UL                               </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga2c790fdef7af25c3c5d8267271b10529">  722</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacf74ef46487315194c941bb73a8817b7">  723</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_DISABLE           0x00000000UL                         </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaed8476675917c38597db34e68e3656dd">  724</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_UG                0x00000001UL                         </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaef862954b2243c0c4bcc39c2dc59a0ea">  725</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_OPATAP            0x00000002UL                         </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadb5e5b499d07b77b7fe775ff15207e39">  726</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEGSEL_NEGPAD            0x00000003UL                         </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafedcc3d0ff9f9017f72833412e22847b">  727</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEGSEL_DEFAULT            (_DAC_OPA2MUX_NEGSEL_DEFAULT &lt;&lt; 4)   </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa9742c6a474be8ad6bc3c7acf93ed70b">  728</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEGSEL_DISABLE            (_DAC_OPA2MUX_NEGSEL_DISABLE &lt;&lt; 4)   </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac3c981c469db88b06ac8dd27b29c755a">  729</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEGSEL_UG                 (_DAC_OPA2MUX_NEGSEL_UG &lt;&lt; 4)        </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga19cc20317630ff62e9c1aa9f9e61b8c9">  730</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEGSEL_OPATAP             (_DAC_OPA2MUX_NEGSEL_OPATAP &lt;&lt; 4)    </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6466c1118e1c781f1e58e9d9598851c5">  731</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEGSEL_NEGPAD             (_DAC_OPA2MUX_NEGSEL_NEGPAD &lt;&lt; 4)    </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7b97d7d48309e26895630537e8bb4f04">  732</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_SHIFT           8                                    </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab632c3a8573eebaa68221ae351c6cfad">  733</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_MASK            0x700UL                              </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab873216848cb5814af2db61c2c59bfa6">  734</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_DEFAULT         0x00000000UL                         </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga752d5d95572e8b264d7763a6f2d804f1">  735</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_DISABLE         0x00000000UL                         </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga211c08fb981dc67d10200e53e6dfbe29">  736</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_OPA1INP         0x00000001UL                         </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafecaf6388f52eed104c1e535023b5fb1">  737</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_NEGPAD          0x00000002UL                         </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaec6b72a63ae7de7b82ebc4150f90f03f">  738</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_POSPAD          0x00000003UL                         </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga73f859c37a8c827754ac2a76c294ea48">  739</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESINMUX_VSS             0x00000004UL                         </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga4a0db93ffa10b8b751c3267f825969c8">  740</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_DEFAULT          (_DAC_OPA2MUX_RESINMUX_DEFAULT &lt;&lt; 8) </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad57dda2c0d457e5ce40c98c6b63442ae">  741</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_DISABLE          (_DAC_OPA2MUX_RESINMUX_DISABLE &lt;&lt; 8) </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga194fc71c09ef81b2fbb8c62ffc426777">  742</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_OPA1INP          (_DAC_OPA2MUX_RESINMUX_OPA1INP &lt;&lt; 8) </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga42d3bbee9e9b96956fc7d8212f2ad85d">  743</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_NEGPAD           (_DAC_OPA2MUX_RESINMUX_NEGPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5b435faa824073c3650a5694f15746a7">  744</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_POSPAD           (_DAC_OPA2MUX_RESINMUX_POSPAD &lt;&lt; 8)  </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabbc537339a35452f5be3390b2fdd674a">  745</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESINMUX_VSS              (_DAC_OPA2MUX_RESINMUX_VSS &lt;&lt; 8)     </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6f0a66d7f1110487e2eb2f0e8fa5fae2">  746</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_PPEN                      (0x1UL &lt;&lt; 12)                        </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga5fd84b19a98af3056a3bf8c6d682041e">  747</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_PPEN_SHIFT               12                                   </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga473861850490aeebb35e4970695f1e71">  748</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_PPEN_MASK                0x1000UL                             </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga881526e3125f412d28cd87776a35cb38">  749</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_PPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7d7198f9bf1f452ff9c9f89825c81d9b">  750</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_PPEN_DEFAULT              (_DAC_OPA2MUX_PPEN_DEFAULT &lt;&lt; 12)    </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga7923515f1706c65a45dd3c3c47c9069d">  751</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NPEN                      (0x1UL &lt;&lt; 13)                        </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab51160d841975ec2b13ee30519f1d3ea">  752</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NPEN_SHIFT               13                                   </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad19d05d4c6714cc92c5bf77207963ffe">  753</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NPEN_MASK                0x2000UL                             </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gae688a5f0cc0732af1f60abb36c50de6b">  754</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NPEN_DEFAULT             0x00000000UL                         </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabc97f73032052c11ff1309795b2c210f">  755</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NPEN_DEFAULT              (_DAC_OPA2MUX_NPEN_DEFAULT &lt;&lt; 13)    </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9d4b698fe48590325af6263703c5e927">  756</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTPEN_SHIFT             14                                   </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaac263ff5e8e16fd2018ba9ceec13557c">  757</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTPEN_MASK              0xC000UL                             </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaebd32057c432f259081a223e4fea10c1">  758</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTPEN_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gab8ad35f5c769d078cb75ba230cf65978">  759</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTPEN_OUT0              0x00000001UL                         </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9746ec2aa5c34f6a3437bf2ac1956abc">  760</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTPEN_OUT1              0x00000002UL                         </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac871986f8f6b8cf1dbeccdf0fb9a7655">  761</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_OUTPEN_DEFAULT            (_DAC_OPA2MUX_OUTPEN_DEFAULT &lt;&lt; 14)  </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga13dd10e77d88890e195eeeca6200fdc3">  762</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_OUTPEN_OUT0               (_DAC_OPA2MUX_OUTPEN_OUT0 &lt;&lt; 14)     </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga219af4506285312421e36075ff8b0b84">  763</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_OUTPEN_OUT1               (_DAC_OPA2MUX_OUTPEN_OUT1 &lt;&lt; 14)     </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac8bbcd92e0a1d5825cb80130a6e7719e">  764</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_OUTMODE                   (0x1UL &lt;&lt; 22)                        </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga671d7b5959db87116c4bb9ef41d14542">  765</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTMODE_SHIFT            22                                   </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9b9cf5494164a78e0c3998b2565b0f8f">  766</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTMODE_MASK             0x400000UL                           </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gac3ea060b7958e2d410ddecc256a65065">  767</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_OUTMODE_DEFAULT          0x00000000UL                         </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga9c518ac9d1520f038a9abce511191e99">  768</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_OUTMODE_DEFAULT           (_DAC_OPA2MUX_OUTMODE_DEFAULT &lt;&lt; 22) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafb908a616d20f8d6c4437a74bd711174">  769</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEXTOUT                   (0x1UL &lt;&lt; 26)                        </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaf086c1eadd3e5ff930ed4f0ec2125460">  770</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEXTOUT_SHIFT            26                                   </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga69d3502021cf7d5958c1366bcf116402">  771</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEXTOUT_MASK             0x4000000UL                          </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga0e274e2d54fac1477d49dfa6781f8501">  772</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_NEXTOUT_DEFAULT          0x00000000UL                         </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa2f63e1e450b2a602dd09ef4c6a7cbaf">  773</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_NEXTOUT_DEFAULT           (_DAC_OPA2MUX_NEXTOUT_DEFAULT &lt;&lt; 26) </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga36c3283771fb24334969fd2d4ce9e3b9">  774</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_SHIFT             28                                   </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga47f62bf72c5ec75b55f01224a98780dd">  775</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_MASK              0x70000000UL                         </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa3976f9bfb3ac39de53c56ae4a6ac66c">  776</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_DEFAULT           0x00000000UL                         </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga24a6d25ec91938a3199f8d153a5be801">  777</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES0              0x00000000UL                         </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gadf96dca9fbf6ed32070ad39ef72f3823">  778</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES1              0x00000001UL                         </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga3293a8eb15587c8691aeab2676a833f1">  779</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES2              0x00000002UL                         </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gacfccb54be7fe7e962b1993cbc16b4861">  780</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES3              0x00000003UL                         </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga737920432a01a6e2bde058a32a3feed9">  781</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES4              0x00000004UL                         </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabf2d6b907ef7d3016eeacaa8890be064">  782</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES5              0x00000005UL                         </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gafaf82b368f4872b3c36e4b8b7a0b863e">  783</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES6              0x00000006UL                         </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabb07ec66755c8d7087dc4e1ae4e783be">  784</a></span>&#160;<span class="preprocessor">#define _DAC_OPA2MUX_RESSEL_RES7              0x00000007UL                         </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gad571323f7bddb2047272ac30a5c75442">  785</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_DEFAULT            (_DAC_OPA2MUX_RESSEL_DEFAULT &lt;&lt; 28)  </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga6ed09b47190028e41fd96c890b7dfdd6">  786</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES0               (_DAC_OPA2MUX_RESSEL_RES0 &lt;&lt; 28)     </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga14a11032e2623b9c088d89c2a19a8b9b">  787</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES1               (_DAC_OPA2MUX_RESSEL_RES1 &lt;&lt; 28)     </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga76c86415aa3bd313c1688ab0160cbaf0">  788</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES2               (_DAC_OPA2MUX_RESSEL_RES2 &lt;&lt; 28)     </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gaa766d3b79f3c1cfac1d16386a42e5693">  789</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES3               (_DAC_OPA2MUX_RESSEL_RES3 &lt;&lt; 28)     </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabeb17c2cbb15108e4e85f3f0e17d6ead">  790</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES4               (_DAC_OPA2MUX_RESSEL_RES4 &lt;&lt; 28)     </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#gabb2869161fe7a3817c64339b77be2c1c">  791</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES5               (_DAC_OPA2MUX_RESSEL_RES5 &lt;&lt; 28)     </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga00f2820c5e2756a081e004fa19cebad5">  792</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES6               (_DAC_OPA2MUX_RESSEL_RES6 &lt;&lt; 28)     </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_a_c___bit_fields.html#ga54e681d802f375937adf4cb29e728eb6">  793</a></span>&#160;<span class="preprocessor">#define DAC_OPA2MUX_RESSEL_RES7               (_DAC_OPA2MUX_RESSEL_RES7 &lt;&lt; 28)     </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_d_a_c___type_def_html_a7989f277b4ea20486338e6b3119b2a97"><div class="ttname"><a href="struct_d_a_c___type_def.html#a7989f277b4ea20486338e6b3119b2a97">DAC_TypeDef::CH1CTRL</a></div><div class="ttdeci">__IO uint32_t CH1CTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00047">ezr32wg_dac.h:47</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aec50bad6f853995d55c660ce65aca717"><div class="ttname"><a href="struct_d_a_c___type_def.html#aec50bad6f853995d55c660ce65aca717">DAC_TypeDef::CAL</a></div><div class="ttdeci">__IO uint32_t CAL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00055">ezr32wg_dac.h:55</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a8a3b611a5916a540907dcc318c6479b1"><div class="ttname"><a href="struct_d_a_c___type_def.html#a8a3b611a5916a540907dcc318c6479b1">DAC_TypeDef::COMBDATA</a></div><div class="ttdeci">__IO uint32_t COMBDATA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00054">ezr32wg_dac.h:54</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a46f0eec63000fa84e4c24766826446a7"><div class="ttname"><a href="struct_d_a_c___type_def.html#a46f0eec63000fa84e4c24766826446a7">DAC_TypeDef::OPA2MUX</a></div><div class="ttdeci">__IO uint32_t OPA2MUX</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00062">ezr32wg_dac.h:62</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aece2c880dc5ba01a2fc9326dc080dc26"><div class="ttname"><a href="struct_d_a_c___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">DAC_TypeDef::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00045">ezr32wg_dac.h:45</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_af6eb509aa4344a3fbe75d3bf8ee33468"><div class="ttname"><a href="struct_d_a_c___type_def.html#af6eb509aa4344a3fbe75d3bf8ee33468">DAC_TypeDef::CH0DATA</a></div><div class="ttdeci">__IO uint32_t CH0DATA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00052">ezr32wg_dac.h:52</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a164906a1861887686a729f441b998200"><div class="ttname"><a href="struct_d_a_c___type_def.html#a164906a1861887686a729f441b998200">DAC_TypeDef::OPA1MUX</a></div><div class="ttdeci">__IO uint32_t OPA1MUX</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00061">ezr32wg_dac.h:61</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aacf4b9640f0e6fb7d8ebc328c0dedad3"><div class="ttname"><a href="struct_d_a_c___type_def.html#aacf4b9640f0e6fb7d8ebc328c0dedad3">DAC_TypeDef::BIASPROG</a></div><div class="ttdeci">__IO uint32_t BIASPROG</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00056">ezr32wg_dac.h:56</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ae65f635e21c1984d0acb3f2f5a2b6cc4"><div class="ttname"><a href="struct_d_a_c___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">DAC_TypeDef::IFC</a></div><div class="ttdeci">__IO uint32_t IFC</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00051">ezr32wg_dac.h:51</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a7db54472b19e03560ca45096e24b964b"><div class="ttname"><a href="struct_d_a_c___type_def.html#a7db54472b19e03560ca45096e24b964b">DAC_TypeDef::CH0CTRL</a></div><div class="ttdeci">__IO uint32_t CH0CTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00046">ezr32wg_dac.h:46</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a845b107a946fce4c9b03439572ea04d4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a845b107a946fce4c9b03439572ea04d4">DAC_TypeDef::IF</a></div><div class="ttdeci">__I uint32_t IF</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00049">ezr32wg_dac.h:49</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00042">ezr32wg_dac.h:42</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a2f247e3c25b048293fd395ca82146f86"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2f247e3c25b048293fd395ca82146f86">DAC_TypeDef::CH1DATA</a></div><div class="ttdeci">__IO uint32_t CH1DATA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00053">ezr32wg_dac.h:53</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a03ef35796daa090d53e00c760a77f465"><div class="ttname"><a href="struct_d_a_c___type_def.html#a03ef35796daa090d53e00c760a77f465">DAC_TypeDef::IFS</a></div><div class="ttdeci">__IO uint32_t IFS</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00050">ezr32wg_dac.h:50</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a9b183f1faab5450ea907764c0b2af595"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9b183f1faab5450ea907764c0b2af595">DAC_TypeDef::OPACTRL</a></div><div class="ttdeci">__IO uint32_t OPACTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00058">ezr32wg_dac.h:58</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aba2f5f19a9a682e64d7b2b9fb8b7daa0"><div class="ttname"><a href="struct_d_a_c___type_def.html#aba2f5f19a9a682e64d7b2b9fb8b7daa0">DAC_TypeDef::OPA0MUX</a></div><div class="ttdeci">__IO uint32_t OPA0MUX</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00060">ezr32wg_dac.h:60</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_d_a_c___type_def.html#a15fc8d35f045f329b80c544bef35ff64">DAC_TypeDef::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00044">ezr32wg_dac.h:44</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aa6cf929795f536b4187f4238d0ded2ae"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">DAC_TypeDef::IEN</a></div><div class="ttdeci">__IO uint32_t IEN</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00048">ezr32wg_dac.h:48</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a4befd3ce626f27759c608b808715dddf"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4befd3ce626f27759c608b808715dddf">DAC_TypeDef::OPAOFFSET</a></div><div class="ttdeci">__IO uint32_t OPAOFFSET</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00059">ezr32wg_dac.h:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
