#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 10 01:52:29 2019
# Process ID: 22660
# Current directory: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16152 C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.xpr
# Log file: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/vivado.log
# Journal file: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32\vivado.jou
#-----------------------------------------------------------
start_guioexit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 01:54:11 2019...
llAdder32.xpr
INFO: [Project 1-313] Project file moved from 'D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp2/FullAdder32' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
INFO: [Project 1-230] Project 'FullAdder32.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 802.223 ; gain = 140.961
update_compile_order -fileset sources_1
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_0
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_1
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_2
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_3
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_4
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_5
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_6
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_7
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_8
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_9
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_10
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_11
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_12
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_13
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_14
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_15
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_16
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_17
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_18
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_19
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_20
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_21
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_22
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_23
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_24
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_25
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_26
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_27
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_28
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_29
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_30
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_31
Successfully read diagram <FullAdder32> from BD file <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd>
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/A
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/A
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
generate_target all [get_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd]
INFO: [BD 41-1662] The design 'FullAdder32.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/A
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/A
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

Wrote  : <C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.srcs\sources_1\bd\FullAdder32\FullAdder32.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/ui/bd_5588d11e.ui> 
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.v
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/sim/FullAdder32.v
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hdl/FullAdder32_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_31 .
Exporting to file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32.hwh
Generated Block Design Tcl file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32_bd.tcl
Generated Hardware Definition File C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.hwdef
export_ip_user_files -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 02:11:39 2019...
