Analysis & Synthesis report for CPUDesignProject
Fri Feb 17 11:35:42 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg
 13. Parameter Settings for User Entity Instance: alu:the_alu
 14. Parameter Settings for User Entity Instance: alu:the_alu|IncPC_32_bit:incPC
 15. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div2
 17. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod0
 21. Port Connectivity Checks: "alu:the_alu|IncPC_32_bit:incPC"
 22. Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateL"
 23. Port Connectivity Checks: "alu:the_alu|rol_32_bit:rotateR"
 24. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"
 25. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"
 26. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"
 27. Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"
 28. Port Connectivity Checks: "alu:the_alu"
 29. Port Connectivity Checks: "mux_32_to_1:BusMux"
 30. Port Connectivity Checks: "reg_32_bit:IR"
 31. Port Connectivity Checks: "reg_32_bit:R0"
 32. Port Connectivity Checks: "encoder_32_to_5:encoder"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 17 11:35:42 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPUDesignProject                                 ;
; Top-level Entity Name              ; CPUDesignProject                                 ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 10,761                                           ;
;     Total combinational functions  ; 10,633                                           ;
;     Dedicated logic registers      ; 288                                              ;
; Total registers                    ; 288                                              ;
; Total pins                         ; 122                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C8       ;                    ;
; Top-level entity name                                                      ; CPUDesignProject   ; CPUDesignProject   ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; sub_32_bit.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_32_bit.v            ;         ;
; rotate_right_32_bit.v            ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_right_32_bit.v   ;         ;
; rotate_left_32_bit.v             ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_left_32_bit.v    ;         ;
; reg_32_bit.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v            ;         ;
; not_32_bit.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_32_bit.v            ;         ;
; negate_32_bit.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/negate_32_bit.v         ;         ;
; mux_32_to_1.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v           ;         ;
; mux_2_to_1.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_2_to_1.v            ;         ;
; multiplication_32_bit.v          ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v ;         ;
; encoder_32_to_5.v                ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v       ;         ;
; division_32_bit.v                ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v       ;         ;
; CPUDesignProject.v               ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v                   ;         ;
; adder_32_bit.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v          ;         ;
; IncPC_32_bit.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/IncPC_32_bit.v          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                         ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                              ;         ;
; db/lpm_divide_01p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/lpm_divide_01p.tdf   ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/abs_divider_4dg.tdf  ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/alt_u_div_t8f.tdf    ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/add_sub_unc.tdf      ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/add_sub_vnc.tdf      ;         ;
; db/lpm_abs_9v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/lpm_abs_9v9.tdf      ;         ;
; db/lpm_divide_3po.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/lpm_divide_3po.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 10,761                          ;
;                                             ;                                 ;
; Total combinational functions               ; 10633                           ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 5003                            ;
;     -- 3 input functions                    ; 4396                            ;
;     -- <=2 input functions                  ; 1234                            ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 6646                            ;
;     -- arithmetic mode                      ; 3987                            ;
;                                             ;                                 ;
; Total registers                             ; 288                             ;
;     -- Dedicated logic registers            ; 288                             ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 122                             ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
; Maximum fan-out node                        ; mux_32_to_1:BusMux|BusMuxOut[0] ;
; Maximum fan-out                             ; 348                             ;
; Total fan-out                               ; 36417                           ;
; Average fan-out                             ; 3.26                            ;
+---------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPUDesignProject                            ; 10633 (0)         ; 288 (0)      ; 0           ; 0            ; 0       ; 0         ; 122  ; 0            ; |CPUDesignProject                                                                                                                                                       ; work         ;
;    |IncPC_32_bit:PC_reg|                     ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|IncPC_32_bit:PC_reg                                                                                                                                   ; work         ;
;    |alu:the_alu|                             ; 10255 (819)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu                                                                                                                                           ; work         ;
;       |adder_32_bit:adder|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder                                                                                                                        ; work         ;
;          |CLA16:adder1|                      ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1                                                                                                           ; work         ;
;             |CLA4:adder1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1                                                                                               ; work         ;
;             |CLA4:adder2|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder2                                                                                               ; work         ;
;             |CLA4:adder3|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder3                                                                                               ; work         ;
;             |CLA4:adder4|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder4                                                                                               ; work         ;
;          |CLA16:adder2|                      ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2                                                                                                           ; work         ;
;             |CLA4:adder1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder1                                                                                               ; work         ;
;             |CLA4:adder2|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder2                                                                                               ; work         ;
;             |CLA4:adder3|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder3                                                                                               ; work         ;
;             |CLA4:adder4|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder4                                                                                               ; work         ;
;       |division_32_bit:divison|              ; 7231 (133)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison                                                                                                                   ; work         ;
;          |lpm_divide:Div0|                   ; 1121 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0                                                                                                   ; work         ;
;             |lpm_divide_01p:auto_generated|  ; 1121 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1121 (65)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1051 (1049)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_unc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0 ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_den|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_den                      ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div0|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;          |lpm_divide:Div1|                   ; 1121 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1                                                                                                   ; work         ;
;             |lpm_divide_01p:auto_generated|  ; 1121 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1121 (65)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1051 (1049)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_unc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0 ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_den|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_den                      ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div1|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;          |lpm_divide:Div2|                   ; 1207 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2                                                                                                   ; work         ;
;             |lpm_divide_01p:auto_generated|  ; 1207 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1207 (62)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1083 (1081)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_unc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0 ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_den|   ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_den                      ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Div2|lpm_divide_01p:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;          |lpm_divide:Mod0|                   ; 1197 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0                                                                                                   ; work         ;
;             |lpm_divide_3po:auto_generated|  ; 1197 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0|lpm_divide_3po:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1197 (32)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1115 (1114)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;          |lpm_divide:Mod1|                   ; 1229 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1                                                                                                   ; work         ;
;             |lpm_divide_3po:auto_generated|  ; 1229 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1|lpm_divide_3po:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1229 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1116 (1115)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;          |lpm_divide:Mod2|                   ; 1223 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2                                                                                                   ; work         ;
;             |lpm_divide_3po:auto_generated|  ; 1223 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2|lpm_divide_3po:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1223 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1115 (1114)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                       ; work         ;
;                      |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;                   |lpm_abs_9v9:my_abs_num|   ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_divide:Mod2|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|lpm_abs_9v9:my_abs_num                      ; work         ;
;       |multiplication_32_bit:mutlipication|  ; 2108 (2108)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication                                                                                                       ; work         ;
;       |negate_32_bit:negation|               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation                                                                                                                    ; work         ;
;          |not_32_bit:NOT|                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|not_32_bit:NOT                                                                                                     ; work         ;
;       |sub_32_bit:subtraction|               ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction                                                                                                                    ; work         ;
;          |adder_32_bit:ADD|                  ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD                                                                                                   ; work         ;
;             |CLA16:adder1|                   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1                                                                                      ; work         ;
;                |CLA4:adder1|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder1                                                                          ; work         ;
;                |CLA4:adder2|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2                                                                          ; work         ;
;                |CLA4:adder3|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3                                                                          ; work         ;
;                |CLA4:adder4|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4                                                                          ; work         ;
;             |CLA16:adder2|                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2                                                                                      ; work         ;
;                |CLA4:adder1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1                                                                          ; work         ;
;                |CLA4:adder2|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2                                                                          ; work         ;
;                |CLA4:adder3|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3                                                                          ; work         ;
;                |CLA4:adder4|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4                                                                          ; work         ;
;          |negate_32_bit:NEG|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG                                                                                                  ; work         ;
;             |not_32_bit:NOT|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT                                                                                   ; work         ;
;    |encoder_32_to_5:encoder|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|encoder_32_to_5:encoder                                                                                                                               ; work         ;
;    |mux_2_to_1:MDMux|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|mux_2_to_1:MDMux                                                                                                                                      ; work         ;
;    |mux_32_to_1:BusMux|                      ; 199 (199)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|mux_32_to_1:BusMux                                                                                                                                    ; work         ;
;    |reg_32_bit:HI_reg|                       ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:HI_reg                                                                                                                                     ; work         ;
;    |reg_32_bit:LO_reg|                       ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:LO_reg                                                                                                                                     ; work         ;
;    |reg_32_bit:MDR|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:MDR                                                                                                                                        ; work         ;
;    |reg_32_bit:R6|                           ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R6                                                                                                                                         ; work         ;
;    |reg_32_bit:R7|                           ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R7                                                                                                                                         ; work         ;
;    |reg_32_bit:Y|                            ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:Y                                                                                                                                          ; work         ;
;    |reg_32_bit:ZHigh_reg|                    ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZHigh_reg                                                                                                                                  ; work         ;
;    |reg_32_bit:ZLow_reg|                     ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZLow_reg                                                                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+------------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal              ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------+------------------------+
; alu:the_alu|C[0]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[1]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[2]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[3]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[4]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[5]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[6]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[7]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[8]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[9]                                     ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[10]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[11]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[12]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[13]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[14]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[15]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[16]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[17]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[18]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[19]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[20]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[21]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[22]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[23]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[24]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[25]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[26]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[27]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[28]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[29]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[30]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[31]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[32]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[33]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[34]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[35]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[36]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[37]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[38]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[39]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[40]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[41]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[42]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[43]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[44]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[45]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[46]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[47]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[48]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[49]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[50]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[51]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[52]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[53]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[54]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[55]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[56]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[57]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[58]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[59]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[60]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[61]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[62]                                    ; alu:the_alu|Mux64                ; yes                    ;
; alu:the_alu|C[63]                                    ; alu:the_alu|Mux64                ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[0]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[5]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[6]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[7]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[8]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[9]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[10]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[11]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[12]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[13]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[14]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[15]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[16]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[17]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[18]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[19]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[20]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[21]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[22]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[23]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[24]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[25]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[26]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[27]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[28]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[29]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[30]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[31]                     ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[1]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[2]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[3]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[4]                      ; encoder_32_to_5:encoder|WideNor0 ; yes                    ;
; alu:the_alu|division_32_bit:divison|absA[31]         ; reg_32_bit:Y|q[31]               ; yes                    ;
; alu:the_alu|division_32_bit:divison|absA[0]          ; reg_32_bit:Y|q[31]               ; yes                    ;
; alu:the_alu|division_32_bit:divison|absA[30]         ; reg_32_bit:Y|q[31]               ; yes                    ;
; alu:the_alu|division_32_bit:divison|absA[1]          ; reg_32_bit:Y|q[31]               ; yes                    ;
; Number of user-specified and inferred latches = 128  ;                                  ;                        ;
+------------------------------------------------------+----------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; reg_32_bit:R15|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R14|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R13|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R12|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R11|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R10|q[0..31]                 ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R9|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R8|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R5|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R4|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R3|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R2|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R1|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; reg_32_bit:R0|q[0..31]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 448 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 288   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 288   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:ZLow_reg|q[16]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:ZHigh_reg|q[15]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:Y|q[12]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:HI_reg|q[9]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:LO_reg|q[12]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|IncPC_32_bit:PC_reg|newPC[24]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R7|q[26]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R6|q[9]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux1   ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux11  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux515 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux435 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux366 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux305 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux258 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux166 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux114 ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux52  ;
; 24:1               ; 32 bits   ; 512 LEs       ; 224 LEs              ; 288 LEs                ; No         ; |CPUDesignProject|mux_32_to_1:BusMux|Mux4                                ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux493 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux402 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux347 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux287 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux213 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux151 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Mux95  ;
; 16:1               ; 32 bits   ; 320 LEs       ; 96 LEs               ; 224 LEs                ; No         ; |CPUDesignProject|alu:the_alu|Mux63                                      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux22                                      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux13                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux24                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux6                                       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|Mux28                                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|Mux3                                       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux30                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; qInitial       ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:the_alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; add            ; 00011 ; Unsigned Binary                 ;
; sub            ; 00100 ; Unsigned Binary                 ;
; logicalAnd     ; 00101 ; Unsigned Binary                 ;
; logicalOr      ; 00110 ; Unsigned Binary                 ;
; shr            ; 00111 ; Unsigned Binary                 ;
; shra           ; 01000 ; Unsigned Binary                 ;
; shl            ; 01001 ; Unsigned Binary                 ;
; ror            ; 01010 ; Unsigned Binary                 ;
; rol            ; 01011 ; Unsigned Binary                 ;
; addi           ; 01100 ; Unsigned Binary                 ;
; andi           ; 01101 ; Unsigned Binary                 ;
; ori            ; 01110 ; Unsigned Binary                 ;
; mul            ; 01111 ; Unsigned Binary                 ;
; div            ; 10000 ; Unsigned Binary                 ;
; neg            ; 10001 ; Unsigned Binary                 ;
; logicalNot     ; 10010 ; Unsigned Binary                 ;
; br             ; 10011 ; Unsigned Binary                 ;
; jr             ; 10100 ; Unsigned Binary                 ;
; jal            ; 10101 ; Unsigned Binary                 ;
; in             ; 10110 ; Unsigned Binary                 ;
; out            ; 10111 ; Unsigned Binary                 ;
; mfhi           ; 11000 ; Unsigned Binary                 ;
; mflo           ; 11001 ; Unsigned Binary                 ;
; nop            ; 11010 ; Unsigned Binary                 ;
; halt           ; 11011 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:the_alu|IncPC_32_bit:incPC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; qInitial       ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_01p ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_01p ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_01p ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_3po ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|IncPC_32_bit:incPC"                                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inputPC ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; newPC   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateL"                                                                                                                      ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in            ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND.          ;
; numRotateBits ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "numRotateBits[4..1]" will be connected to GND. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rol_32_bit:rotateR"                                                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in            ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in[31..1]" will be connected to GND.          ;
; numRotateBits ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "numRotateBits[4..1]" will be connected to GND. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"                                                                          ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..1]" will be connected to GND. ;
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"                                                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; nota ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "nota[31..1]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu"                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IncPC ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32_to_1:BusMux"                                                                                                                                                   ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                    ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxIn_In_Port ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_In_Port[31..1]" will be connected to GND. ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:IR"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:R0" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; enable ; Input ; Info     ; Stuck at GND  ;
+--------+-------+----------+---------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_to_5:encoder"    ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; encoderInput[31..22] ; Input ; Info     ; Stuck at GND ;
; encoderInput[17..8]  ; Input ; Info     ; Stuck at GND ;
; encoderInput[5..0]   ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Feb 17 11:35:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sub_32_bit.v
    Info (12023): Found entity 1: sub_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v
    Info (12023): Found entity 1: rotate_right_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v
    Info (12023): Found entity 1: rol_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bit.v
    Info (12023): Found entity 1: reg_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: not_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file negate_32_bit.v
    Info (12023): Found entity 1: negate_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_32_bit.v
    Info (12023): Found entity 1: multiplication_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file division_32_bit.v
    Info (12023): Found entity 1: division_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file cpudesignproject.v
    Info (12023): Found entity 1: CPUDesignProject
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 3 design units, including 3 entities, in source file adder_32_bit.v
    Info (12023): Found entity 1: adder_32_bit
    Info (12023): Found entity 2: CLA16
    Info (12023): Found entity 3: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file incpc_32_bit.v
    Info (12023): Found entity 1: IncPC_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb
Warning (10236): Verilog HDL Implicit Net warning at negate_32_bit.v(11): created implicit net for "temp"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(111): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(112): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(113): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(114): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(115): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(118): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(119): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(120): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(121): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(122): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(123): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(124): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(125): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(132): created implicit net for "IR_data_out"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(141): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(167): created implicit net for "Inport_data_out"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(86): created implicit net for "a"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(86): created implicit net for "b"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(88): created implicit net for "RPC"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(88): created implicit net for "PC_out"
Info (12127): Elaborating entity "CPUDesignProject" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R0"
Info (12128): Elaborating entity "IncPC_32_bit" for hierarchy "IncPC_32_bit:PC_reg"
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:MDMux"
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "mux_32_to_1:BusMux"
Warning (10270): Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable "BusMuxOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusMuxOut[0]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[1]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[2]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[3]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[4]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[5]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[6]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[7]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[8]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[9]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[10]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[11]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[12]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[13]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[14]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[15]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[16]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[17]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[18]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[19]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[20]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[21]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[22]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[23]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[24]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[25]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[26]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[27]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[28]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[29]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[30]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[31]" at mux_32_to_1.v(31)
Info (12128): Elaborating entity "alu" for hierarchy "alu:the_alu"
Warning (10270): Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "C[0]" at alu.v(21)
Info (10041): Inferred latch for "C[1]" at alu.v(21)
Info (10041): Inferred latch for "C[2]" at alu.v(21)
Info (10041): Inferred latch for "C[3]" at alu.v(21)
Info (10041): Inferred latch for "C[4]" at alu.v(21)
Info (10041): Inferred latch for "C[5]" at alu.v(21)
Info (10041): Inferred latch for "C[6]" at alu.v(21)
Info (10041): Inferred latch for "C[7]" at alu.v(21)
Info (10041): Inferred latch for "C[8]" at alu.v(21)
Info (10041): Inferred latch for "C[9]" at alu.v(21)
Info (10041): Inferred latch for "C[10]" at alu.v(21)
Info (10041): Inferred latch for "C[11]" at alu.v(21)
Info (10041): Inferred latch for "C[12]" at alu.v(21)
Info (10041): Inferred latch for "C[13]" at alu.v(21)
Info (10041): Inferred latch for "C[14]" at alu.v(21)
Info (10041): Inferred latch for "C[15]" at alu.v(21)
Info (10041): Inferred latch for "C[16]" at alu.v(21)
Info (10041): Inferred latch for "C[17]" at alu.v(21)
Info (10041): Inferred latch for "C[18]" at alu.v(21)
Info (10041): Inferred latch for "C[19]" at alu.v(21)
Info (10041): Inferred latch for "C[20]" at alu.v(21)
Info (10041): Inferred latch for "C[21]" at alu.v(21)
Info (10041): Inferred latch for "C[22]" at alu.v(21)
Info (10041): Inferred latch for "C[23]" at alu.v(21)
Info (10041): Inferred latch for "C[24]" at alu.v(21)
Info (10041): Inferred latch for "C[25]" at alu.v(21)
Info (10041): Inferred latch for "C[26]" at alu.v(21)
Info (10041): Inferred latch for "C[27]" at alu.v(21)
Info (10041): Inferred latch for "C[28]" at alu.v(21)
Info (10041): Inferred latch for "C[29]" at alu.v(21)
Info (10041): Inferred latch for "C[30]" at alu.v(21)
Info (10041): Inferred latch for "C[31]" at alu.v(21)
Info (10041): Inferred latch for "C[32]" at alu.v(21)
Info (10041): Inferred latch for "C[33]" at alu.v(21)
Info (10041): Inferred latch for "C[34]" at alu.v(21)
Info (10041): Inferred latch for "C[35]" at alu.v(21)
Info (10041): Inferred latch for "C[36]" at alu.v(21)
Info (10041): Inferred latch for "C[37]" at alu.v(21)
Info (10041): Inferred latch for "C[38]" at alu.v(21)
Info (10041): Inferred latch for "C[39]" at alu.v(21)
Info (10041): Inferred latch for "C[40]" at alu.v(21)
Info (10041): Inferred latch for "C[41]" at alu.v(21)
Info (10041): Inferred latch for "C[42]" at alu.v(21)
Info (10041): Inferred latch for "C[43]" at alu.v(21)
Info (10041): Inferred latch for "C[44]" at alu.v(21)
Info (10041): Inferred latch for "C[45]" at alu.v(21)
Info (10041): Inferred latch for "C[46]" at alu.v(21)
Info (10041): Inferred latch for "C[47]" at alu.v(21)
Info (10041): Inferred latch for "C[48]" at alu.v(21)
Info (10041): Inferred latch for "C[49]" at alu.v(21)
Info (10041): Inferred latch for "C[50]" at alu.v(21)
Info (10041): Inferred latch for "C[51]" at alu.v(21)
Info (10041): Inferred latch for "C[52]" at alu.v(21)
Info (10041): Inferred latch for "C[53]" at alu.v(21)
Info (10041): Inferred latch for "C[54]" at alu.v(21)
Info (10041): Inferred latch for "C[55]" at alu.v(21)
Info (10041): Inferred latch for "C[56]" at alu.v(21)
Info (10041): Inferred latch for "C[57]" at alu.v(21)
Info (10041): Inferred latch for "C[58]" at alu.v(21)
Info (10041): Inferred latch for "C[59]" at alu.v(21)
Info (10041): Inferred latch for "C[60]" at alu.v(21)
Info (10041): Inferred latch for "C[61]" at alu.v(21)
Info (10041): Inferred latch for "C[62]" at alu.v(21)
Info (10041): Inferred latch for "C[63]" at alu.v(21)
Info (12128): Elaborating entity "adder_32_bit" for hierarchy "alu:the_alu|adder_32_bit:adder"
Info (12128): Elaborating entity "CLA16" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1"
Info (12128): Elaborating entity "CLA4" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1"
Info (12128): Elaborating entity "sub_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction"
Info (12128): Elaborating entity "negate_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG"
Info (12128): Elaborating entity "not_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"
Info (12128): Elaborating entity "multiplication_32_bit" for hierarchy "alu:the_alu|multiplication_32_bit:mutlipication"
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(23): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(25): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(27): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplication_32_bit.v(34): truncated value with size 66 to match size of target (64)
Info (12128): Elaborating entity "division_32_bit" for hierarchy "alu:the_alu|division_32_bit:divison"
Warning (10036): Verilog HDL or VHDL warning at division_32_bit.v(7): object "absB" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at division_32_bit.v(12): inferring latch(es) for variable "absA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "absA[0]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[1]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[2]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[3]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[4]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[5]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[6]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[7]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[8]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[9]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[10]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[11]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[12]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[13]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[14]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[15]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[16]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[17]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[18]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[19]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[20]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[21]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[22]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[23]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[24]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[25]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[26]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[27]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[28]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[29]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[30]" at division_32_bit.v(17)
Info (10041): Inferred latch for "absA[31]" at division_32_bit.v(17)
Info (12128): Elaborating entity "rol_32_bit" for hierarchy "alu:the_alu|rol_32_bit:rotateR"
Info (12128): Elaborating entity "rotate_right_32_bit" for hierarchy "alu:the_alu|rotate_right_32_bit:rotateL"
Warning (12010): Port "a" on the entity instantiation of "ADD" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND.
Warning (12030): Port "nota" on the entity instantiation of "NOT" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "alu:the_alu|a" is missing source, defaulting to GND
    Warning (12110): Net "alu:the_alu|b" is missing source, defaulting to GND
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:the_alu|division_32_bit:divison|Mod0"
Info (12130): Elaborated megafunction instantiation "alu:the_alu|division_32_bit:divison|lpm_divide:Div0"
Info (12133): Instantiated megafunction "alu:the_alu|division_32_bit:divison|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf
    Info (12023): Found entity 1: lpm_divide_01p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf
    Info (12023): Found entity 1: lpm_abs_9v9
Info (12130): Elaborated megafunction instantiation "alu:the_alu|division_32_bit:divison|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "alu:the_alu|division_32_bit:divison|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf
    Info (12023): Found entity 1: lpm_divide_3po
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 372 buffer(s)
    Info (13016): Ignored 372 CARRY_SUM buffer(s)
Warning (13012): Latch alu:the_alu|C[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[1]
Warning (13012): Latch alu:the_alu|C[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[3]
Warning (13012): Latch alu:the_alu|C[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[4]
Warning (13012): Latch alu:the_alu|C[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch alu:the_alu|C[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operation[0]
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCout
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MARin"
    Warning (15610): No output dependent on input pin "IRin"
Info (21057): Implemented 10915 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 58 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 10793 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Fri Feb 17 11:35:42 2023
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg.


