[
  {
    "author": [
      {
        "family": "Acosta",
        "given": "R."
      },
      {
        "family": "Kilestrup",
        "given": "J."
      },
      {
        "family": "Torng",
        "given": "H."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "9,",
      "815–828"
    ],
    "title": [
      "An instruction issuing approach to enhancing per¬ formance in multiple functional unit processors"
    ],
    "type": "article-journal",
    "volume": [
      "C35"
    ]
  },
  {
    "author": [
      {
        "family": "Agerwala",
        "given": "T."
      },
      {
        "family": "Cocke",
        "given": "J."
      }
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "Tech¬ nical report,"
    ],
    "publisher": [
      "IBM Computer Science"
    ],
    "title": [
      "High performance reduced instruction set processors"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "G."
      }
    ],
    "container-title": [
      "AFIPS Conf. Proc"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "483–485"
    ],
    "title": [
      "Validity of the single processor approach to achieving large scale computing capabilities"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "G."
      },
      {
        "family": "Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F.P.",
        "suffix": "Jr"
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "87–101"
    ],
    "title": [
      "Architecture of the IBM System/360"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Bashteen",
        "given": "A."
      },
      {
        "family": "Lui",
        "given": "I."
      },
      {
        "family": "Mullan",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON Spring"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "325–333"
    ],
    "title": [
      "A superpipeline approach to the MIPS architecture"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F.P."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Read¬ ing, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Jr.: Computer Architecture: Concepts and Evolution"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "B."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "59–65"
    ],
    "title": [
      "Calibration of microprocessor performance models"
    ],
    "type": "article-journal",
    "volume": [
      "31,5"
    ]
  },
  {
    "author": [
      {
        "family": "Butler",
        "given": "M."
      },
      {
        "family": "Yeh",
        "given": "T.-Y."
      },
      {
        "family": "Patt",
        "given": "Y."
      },
      {
        "family": "Alsup",
        "given": "M."
      },
      {
        "family": "Scales",
        "given": "H."
      },
      {
        "family": "Shebanow",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. 18th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "276–286"
    ],
    "title": [
      "Instruction level parallelism is greater than two"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Sprunt",
        "given": "H.B."
      },
      {
        "family": "Kollar",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "9,",
      "8–19"
    ],
    "title": [
      "Instructions sets and beyond: computers, complexity, and controversy"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers,” C-30"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "478–490"
    ],
    "title": [
      "Trace scheduling: A technique for global microcode compaction"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J.A."
      }
    ],
    "date": [
      "1983"
    ],
    "genre": [
      "Technical Report YLU 253,"
    ],
    "publisher": [
      "Yale University"
    ],
    "title": [
      "Very long instruction word architectures and the ELI-512"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.L."
      },
      {
        "family": "Hoevel",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "156–175"
    ],
    "title": [
      "Execution architecture: the DELtran experiment"
    ],
    "type": "article-journal",
    "volume": [
      "C-32, 2"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Superscalar Microprocessor Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jouppi",
        "given": "N.P."
      },
      {
        "family": "Wall",
        "given": "D.W."
      }
    ],
    "container-title": [
      "Proc. Third Int. Conf. on Architectural Support for Program¬ ming Languages and Operating Systems (ASPLOS-III"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "272–282"
    ],
    "title": [
      "Available instruction-level parallelism for superscalar and superpipelined machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuck",
        "given": "D."
      },
      {
        "family": "Muraoka",
        "given": "Y."
      },
      {
        "family": "Chen",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "1293–1310"
    ],
    "title": [
      "On the number of operations simultaneously execut¬ able in Fortran-like programs and their resulting speedup"
    ],
    "type": "article-journal",
    "volume": [
      "C-21"
    ]
  },
  {
    "author": [
      {
        "family": "Melvin",
        "given": "S."
      },
      {
        "family": "Patt",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. 18th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "287–296"
    ],
    "title": [
      "Exploiting fine-grained parallelism through a combination of hardware and software techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Melvin",
        "given": "S.W."
      },
      {
        "family": "Patt",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. 20th Annual Hawaii Int. Conf. on System Sciences"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "218–226"
    ],
    "title": [
      "A clarification of the dynamic/static interface"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "2,",
      "10–22"
    ],
    "title": [
      "The MIPS R4000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Fisher",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "968–976"
    ],
    "title": [
      "Measuring the parallelism available for very long instruction word architectures"
    ],
    "type": "article-journal",
    "volume": [
      "C-33"
    ]
  },
  {
    "author": [
      {
        "family": "Riseman",
        "given": "E.M."
      },
      {
        "family": "Foster",
        "given": "C.C."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "1405–1411"
    ],
    "title": [
      "The inhibition of potential parallelism by conditional jumps"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Russell",
        "given": "R.M."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "63–72"
    ],
    "title": [
      "The Cray-1 Computer System"
    ],
    "type": "article-journal",
    "volume": [
      "21, 1"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Proc. Third Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-III"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "290–302"
    ],
    "title": [
      "Limits on multiple instruction issue"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sodani",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proc. 24th Annual Int. Sympo¬ sium on Computer Architecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "194–205"
    ],
    "title": [
      "Dynamic instruction reuse"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "Vajapeyam",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. 14th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "27–34"
    ],
    "title": [
      "Instruction issue logic for high-performance, interruptible pipelined processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "High-Performance Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Thornton",
        "given": "J.E."
      }
    ],
    "container-title": [
      "AF1PS Proc. FJCC"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "26,",
      "33–40"
    ],
    "title": [
      "Parallel operation in the Control Data 6600"
    ],
    "type": "paper-conference",
    "volume": [
      "part 2"
    ]
  },
  {
    "author": [
      {
        "family": "Tjaden",
        "given": "G."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "752–761"
    ],
    "title": [
      "Representation of concurrency with ordering matrices"
    ],
    "type": "article-journal",
    "volume": [
      "C-22, 8"
    ]
  },
  {
    "author": [
      {
        "family": "Tjaden",
        "given": "G.S."
      },
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "889–895"
    ],
    "title": [
      "Detection and parallel execution of independent instruc¬ tions"
    ],
    "type": "article-journal",
    "volume": [
      "C19, 10"
    ]
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "A."
      },
      {
        "family": "Wedig",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Parallel Processing"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "729–736"
    ],
    "title": [
      "Hardware extraction of low-level concurrency from a serial instruction stream"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 4th Int. Conf. on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "176–188"
    ],
    "title": [
      "Limits of instruction-level parallelism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wedig",
        "given": "R."
      }
    ],
    "date": [
      "1982"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Detection of Concurrency in Directly Executed Language Instruction Streams"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Weiss",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 11th Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "110–118"
    ],
    "title": [
      "Instruction issue logic in pipelined supercomputers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agerwala",
        "given": "T."
      },
      {
        "family": "Cocke",
        "given": "J."
      }
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "Tech¬ nical report,"
    ],
    "publisher": [
      "IBM Computer Science"
    ],
    "title": [
      "High performance reduced instruction set processors"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bloch",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. Fall Joint Computer Conf"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "48–59"
    ],
    "title": [
      "The engineering design of the STRETCH computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bucholtz",
        "given": "W."
      }
    ],
    "date": [
      "1962"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Planning a Computer System: Project Stretch"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "155–160"
    ],
    "title": [
      "Architecture of the Intel 80386"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMP CON Spring ’90"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "254–258"
    ],
    "title": [
      "The execution pipeline of the Intel i486 CPU"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartstein",
        "given": "A."
      },
      {
        "family": "Puzak",
        "given": "T.R."
      }
    ],
    "container-title": [
      "Proc. of the 36th Annual International Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2003-12"
    ],
    "title": [
      "Optimum power/performance pipeline depth"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartstein",
        "given": "A."
      },
      {
        "family": "Puzak",
        "given": "T.R."
      }
    ],
    "container-title": [
      "Proc. of the 29th Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2002-06"
    ],
    "title": [
      "The optimum pipeline depth for a microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kane",
        "given": "G."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "MIPS R2000/R3000 RISC Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P."
      }
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "The Architecture of Pipelined Computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Moussouris",
        "given": "J."
      },
      {
        "family": "Crudele",
        "given": "L."
      },
      {
        "family": "Frietas",
        "given": "D."
      },
      {
        "family": "Hansen",
        "given": "C."
      },
      {
        "family": "Hudson",
        "given": "E."
      },
      {
        "family": "March",
        "given": "R."
      },
      {
        "family": "Przybylski",
        "given": "S."
      },
      {
        "family": "Riordan",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "126–131"
    ],
    "title": [
      "A CMOS RISC processor with integrated system functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sprangle",
        "given": "E."
      },
      {
        "family": "Carmean",
        "given": "D."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Gschwind",
        "given": "M."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "family": "Zyuban",
        "given": "V."
      },
      {
        "family": "Strenski",
        "given": "P.N."
      },
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "container-title": [
      "Proc. of the 29th Annual International Symposium on Computer Architecture (ISCA",
      "Proc. of the 35th Annual Inter¬ national Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2002-06",
      "2002-12"
    ],
    "title": [
      "Increasing processor performance by implementing deeper pipelines",
      "Optimizing pipelines for power and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thornton",
        "given": "J.E."
      },
      {
        "family": "Waser",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "AEIPS Proc. FJCC part 2"
    ],
    "date": [
      "1964",
      "1982"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "33–40"
    ],
    "publisher": [
      "Holt, Rinehart, and Winston"
    ],
    "title": [
      "Parallel operation in the Control Data 6600",
      "Introduction to Arithmetic for Digital Systems Designers"
    ],
    "type": "paper-conference",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Blahut",
        "given": "R."
      }
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "E.: Theory and Practice of Error Control Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cuppu",
        "given": "V."
      },
      {
        "family": "Jacob",
        "given": "B.L."
      }
    ],
    "container-title": [
      "Proc. 28th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "62–71"
    ],
    "title": [
      "Concurrency, latency, or system overhead: Which has the largest impact on uniprocesor DRAM-system performance?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cuppu",
        "given": "V."
      },
      {
        "family": "Jacob",
        "given": "B.L."
      },
      {
        "family": "Davis",
        "given": "B."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      }
    ],
    "container-title": [
      "Proc. 26th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "222–233"
    ],
    "title": [
      "A performance comparison of con¬ temporary DRAM architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 10th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "124–131"
    ],
    "title": [
      "Using cache memory to reduce processor-memory traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M."
      },
      {
        "family": "Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "12,",
      "1612–1630"
    ],
    "title": [
      "Evaluating associativity in CPU caches"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M.D."
      }
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of California at Berkeley, Computer Science Division"
    ],
    "title": [
      "Aspects of Cache Memory and Instruction Buffer Performance"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Intel"
      }
    ],
    "container-title": [
      "Architecture and Programming Manual"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "publisher": [
      "Intel Corp"
    ],
    "title": [
      "Pentium Processor User's Manual"
    ],
    "type": "chapter",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Keltcher",
        "given": "C."
      },
      {
        "family": "McGrath",
        "given": "K."
      },
      {
        "family": "Ahmed",
        "given": "A."
      },
      {
        "family": "Conway",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "66–76"
    ],
    "title": [
      "The AMD Opteron processor for multiprocessor servers"
    ],
    "type": "article-journal",
    "volume": [
      "23, 2"
    ]
  },
  {
    "author": [
      {
        "family": "Kilburn",
        "given": "T."
      },
      {
        "family": "Edwards",
        "given": "D."
      },
      {
        "family": "Lanigan",
        "given": "M."
      },
      {
        "family": "Sumner",
        "given": "F."
      }
    ],
    "container-title": [
      "IRE Transactions, EC-11"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "223–235"
    ],
    "title": [
      "One-level storage systems"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lauterbach",
        "given": "G."
      },
      {
        "family": "Horel",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "3,",
      "56–66"
    ],
    "title": [
      "UltraSPARC-Ill: Designing third generation 64-bit perfor¬ mance"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Liptay",
        "given": "J."
      }
    ],
    "container-title": [
      "IBM Systems Journal"
    ],
    "date": [
      "1968"
    ],
    "pages": [
      "1,",
      "15–21"
    ],
    "title": [
      "Structural aspects of the system/360 model 85, part ii"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. ACM S1GMOD Conference"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "109–116"
    ],
    "title": [
      "A case for redundant arrays of inexpensive disks (RAID"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "T.R.N."
      },
      {
        "family": "Fujiwara",
        "given": "E."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Error-Control Coding for Computer Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ruemmler",
        "given": "C."
      },
      {
        "family": "Wilkes",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "3,",
      "5–15"
    ],
    "title": [
      "An introduction to disk drive modeling"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Tendler",
        "given": "J.M."
      },
      {
        "family": "Dodson",
        "given": "S."
      },
      {
        "family": "Fields",
        "given": "S."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      }
    ],
    "container-title": [
      "IBM Whitepaper"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "IBM eServer POWER4 system microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W.-H."
      },
      {
        "family": "Baer",
        "given": "J.-L."
      },
      {
        "family": "Levy",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. 16th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "140–148"
    ],
    "title": [
      "Organization and performance of a two-level virtual-real cache hierarchy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilkes",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Trans, on Electronic Computers, EC-14"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "270–271"
    ],
    "title": [
      "Slave memories and dynamic storage allocation"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Wulf",
        "given": "W.A."
      },
      {
        "family": "McKee",
        "given": "S.A."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "1,",
      "20–24"
    ],
    "title": [
      "Hitting the memory wall: Implications of the obvious"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Acosta",
        "given": "R."
      },
      {
        "family": "Kilestrup",
        "given": "J."
      },
      {
        "family": "Torng",
        "given": "H."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "9,",
      "815–828"
    ],
    "title": [
      "An instruction issuing approach to enhancing per¬ formance in multiple functional unit processors"
    ],
    "type": "article-journal",
    "volume": [
      "C35"
    ]
  },
  {
    "author": [
      {
        "family": "Blanck",
        "given": "G."
      },
      {
        "family": "Krueger",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. IEEE COMP CON"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "136–141"
    ],
    "title": [
      "The SuperS PARC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMP CON Spring’90"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "254–258"
    ],
    "title": [
      "The execution pipeline of the Intel i486 CPU"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diefendorf",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE MICRO"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "2,",
      "40–63"
    ],
    "title": [
      "Organization of the Motorola 88110 superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Grohoski",
        "given": "G."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1,",
      "37–58"
    ],
    "title": [
      "Machine organization of the IBM RISC System/6000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Intel"
      }
    ],
    "container-title": [
      "Architecture and Programming Manual"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "publisher": [
      "Intel Corp"
    ],
    "title": [
      "Pentium Processor User’s Manual"
    ],
    "type": "chapter",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Jourdan",
        "given": "S."
      },
      {
        "family": "Sainrat",
        "given": "P."
      },
      {
        "family": "Litaize",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 22nd Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "117–125"
    ],
    "title": [
      "Exploring configurations of functional units in an out-of-order superscalar processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oehler",
        "given": "R.R."
      },
      {
        "family": "Groves",
        "given": "R.D."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1,",
      "23–36"
    ],
    "title": [
      "IBM RISC System/6000 processor architecture"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Patt",
        "given": "Y."
      },
      {
        "family": "Hwu",
        "given": "W."
      },
      {
        "family": "Shebanow",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. 18th Annual Workshop on Microprogramming"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "–18 ,",
      "103–108"
    ],
    "title": [
      "HPS, a new microarchitecture: Introduction and rationale"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Popescu",
        "given": "V."
      },
      {
        "family": "Schulz",
        "given": "M."
      },
      {
        "family": "Spracklen",
        "given": "J."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Lightner",
        "given": "B."
      },
      {
        "family": "Isaman",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "10–13, 63–73"
    ],
    "title": [
      "The Meta¬ flow architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Slavenburg",
        "given": "G."
      },
      {
        "family": "Rathnam",
        "given": "S."
      },
      {
        "family": "Dijkstra",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. Hot Chips 8"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "171–178"
    ],
    "title": [
      "The TriMedia TM-1 PCI VLIW media pro¬ cessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "Pleszkun",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "5,",
      "562–573"
    ],
    "title": [
      "Implementing precise interrupts in pipelined processors"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "Vajapeyam",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. 14th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "27–34"
    ],
    "title": [
      "Instruction issue logic for high-performance, interruptible pipelined processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thornton",
        "given": "J.E."
      }
    ],
    "container-title": [
      "AFIPS Proc. FJCC part 2"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "33–40"
    ],
    "title": [
      "Parallel operation in the Control Data 6600"
    ],
    "type": "paper-conference",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Tomasulo",
        "given": "R."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "An efficient algorithm for exploiting multiple arithmetic units"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Adve",
        "given": "S.V."
      },
      {
        "family": "Gharachorloo",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "66–76"
    ],
    "title": [
      "Shared memory consistency models: A tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "29, 12"
    ]
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T.M."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proc. 28th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "82–92"
    ],
    "title": [
      "Zero-cycle loads: Microarchitecture support for reducing load latency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baer",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. Supercomputing"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "176–186"
    ],
    "title": [
      "An effective on-chip preloading scheme to reduce data access penalty"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "B."
      },
      {
        "family": "Feller",
        "given": "P."
      },
      {
        "family": "Eustace",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "259–269"
    ],
    "title": [
      "Value profiling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "B."
      },
      {
        "family": "Reinman",
        "given": "G."
      },
      {
        "family": "Tullsen",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 26th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "CA’99), vol. 27"
    ],
    "location": [
      "New York, N.Y"
    ],
    "pages": [
      "2",
      "64–75"
    ],
    "publisher": [
      "of Computer Architecture News",
      "ACM Press"
    ],
    "title": [
      "Selective value prediction"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Chrysos",
        "given": "G."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 25th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "142–153"
    ],
    "title": [
      "Memory dependence prediction using store sets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Conte",
        "given": "T."
      },
      {
        "family": "Menezes",
        "given": "K."
      },
      {
        "family": "Mills",
        "given": "P."
      },
      {
        "family": "Patel",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. 22nd Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "333–344"
    ],
    "title": [
      "Optimization of instruction fetch mecha¬ nisms for high issue rates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diefendorf",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE MICRO"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "2,",
      "40–63"
    ],
    "title": [
      "Organization of the Motorola 88110 superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Transactions on Computer Systems"
    ],
    "pages": [
      "1988 , 234–270"
    ],
    "title": [
      "Using value prediction to increase the power of speculative execution hardware"
    ],
    "type": "article-journal",
    "volume": [
      "16, 3"
    ]
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "270–280"
    ],
    "title": [
      "Can program profiling support value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 25th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "pages": [
      "272–281"
    ],
    "title": [
      "The effect of instruction fetch bandwidth on value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gloy",
        "given": "N.C."
      },
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Young",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. 27th Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "3–14"
    ],
    "title": [
      "Performance issues in correlated branch prediction schemes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grohoski",
        "given": "G."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1,",
      "37–58"
    ],
    "title": [
      "Machine organization of the IBM RISC System/6000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Harbison",
        "given": "S."
      }
    ],
    "date": [
      "1980"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Carnegie Mellon University"
    ],
    "title": [
      "P.: A Computer Architecture for the Dynamic Optimization of High-Level Language Programs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Harbison",
        "given": "S.P."
      }
    ],
    "container-title": [
      "Proc. Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "An architectural alternative to optimizing compilers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "I.B.M."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Essex Junction, VT"
    ],
    "publisher": [
      "IBM Microelectronics Division"
    ],
    "title": [
      "PowerPC 604 RISC Microprocessor User's Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Superscalar Microprocessor Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jouppi",
        "given": "N.P."
      }
    ],
    "container-title": [
      "Proc. of 17th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "364–373"
    ],
    "title": [
      "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE MICRO"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "24–36"
    ],
    "title": [
      "The Alpha 21264 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "19, 2"
    ]
  },
  {
    "author": [
      {
        "family": "Kroft",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 8th Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "81–88"
    ],
    "title": [
      "Lockup-free instruction fetch/prefetch cache organization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers, C-28"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "690–691"
    ],
    "title": [
      "How to make a multiprocessor computer that correctly executes multiprocess programs"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "6–22"
    ],
    "title": [
      "Branch prediction strategies and branch target buffer design"
    ],
    "type": "article-journal",
    "volume": [
      "21,1"
    ]
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Proc. 29th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "226–237"
    ],
    "title": [
      "Exceeding the dataflow limit via value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Proc. Seventh Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "138–147"
    ],
    "title": [
      "Value locality and load value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarling",
        "given": "S."
      }
    ],
    "container-title": [
      "Technical Report TN-36, Digital Equipment Corp"
    ],
    "date": [
      "http ://research.compaq.com/wrl/techreports/abstracts/TN-36.html), 1993"
    ],
    "title": [
      "Combining branch predictors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mendelson",
        "given": "A."
      },
      {
        "family": "Gabbay",
        "given": "F."
      }
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Technical report, Technion (http://www-ee.technion.ac.il/%7efredg),"
    ],
    "title": [
      "Speculative execution based on value prediction"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Moshovos",
        "given": "A."
      }
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of Wisconsin"
    ],
    "title": [
      "Memory Dependence Prediction"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      }
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "IBM Computer Science"
    ],
    "title": [
      "Branch behavior on the IBM RS/6000"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Oehler",
        "given": "R.R."
      },
      {
        "family": "Groves",
        "given": "R.D."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1,",
      "23–36"
    ],
    "title": [
      "IBM RISC System/6000 processor architecture"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Richardson",
        "given": "S.E."
      }
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Sun Microsystems Laboratories"
    ],
    "title": [
      "Caching function results: Faster arithmetic by avoiding unnecessary computation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Rotenberg",
        "given": "E."
      },
      {
        "family": "Bennett",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 29th Annual ACM/IEEE Int. Symposium on Microarchi¬ tecture"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "24–35"
    ],
    "title": [
      "Trace cache: a low latency approach to high band¬ width instruction fetching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sazeides",
        "given": "Y."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/ IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "248–258"
    ],
    "title": [
      "The predictability of data values"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "container-title": [
      "Proc. 8th Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "135–147"
    ],
    "title": [
      "A study of branch prediction techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sodani",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proc. 24th Annual Int. Sympo¬ sium on Computer Architecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "194–205"
    ],
    "title": [
      "Dynamic instruction reuse"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "Franklin",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. 4th Int. Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "53–62"
    ],
    "title": [
      "High-bandwidth data memory systems for superscalar proces¬ sors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tomasulo",
        "given": "R."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "An efficient algorithm for exploiting multiple arithmetic units"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "A.K."
      },
      {
        "family": "Sindagi",
        "given": "V."
      }
    ],
    "container-title": [
      "Proc. 28th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "313–325"
    ],
    "title": [
      "Disjoint eager execution: An optimal form of speculative execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Franklin",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "281–290"
    ],
    "title": [
      "Highly accurate data value prediction using hybrid predictors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "T.Y."
      },
      {
        "family": "Patt",
        "given": "Y.N."
      }
    ],
    "container-title": [
      "Proc. 24th Annual Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "51–61"
    ],
    "title": [
      "Two-level adaptive training branch prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "C."
      },
      {
        "family": "Smith",
        "given": "M.D."
      }
    ],
    "container-title": [
      "Proc. 6th Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "232–241"
    ],
    "title": [
      "Improving the accuracy of static branch prediction using branch correlation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Sprunt",
        "given": "H.B."
      },
      {
        "family": "Kollar",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "9,",
      "8–19"
    ],
    "title": [
      "Instructions sets and beyond: Computers, complexity, and controversy"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Diep",
        "given": "T.A."
      },
      {
        "family": "Nelson",
        "given": "C."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Proc. 22nd Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "title": [
      "Performance evaluation of the PowerPC 620 microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "15,",
      "6–9"
    ],
    "title": [
      "PA-8000 combines complexity and speed"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "container-title": [
      "IBM Microelectronics Division"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "IBM Corp.: PowerPC 601 RISC Microprocessor User’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "IBM Microelectronics Division"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "IBM Corp.: PowerPC 604 RISC Microprocessor User’s Manual"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Levitan",
        "given": "D."
      },
      {
        "family": "Thomas",
        "given": "T."
      },
      {
        "family": "Tu",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "285–291"
    ],
    "title": [
      "The PowerPC 620 microprocessor: A high perfor¬ mance superscalar RISC processor"
    ],
    "type": "article-journal",
    "volume": [
      "ofCOMPCON95"
    ]
  },
  {
    "author": [
      {
        "family": "May",
        "given": "C."
      },
      {
        "family": "Silha",
        "given": "E."
      },
      {
        "family": "Simpson",
        "given": "R."
      },
      {
        "family": "Warren",
        "given": "H."
      }
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kauffman"
    ],
    "title": [
      "The PowerPC Architecture: A Specification for a New Family of RISC Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Motorola"
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Motorola"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Inc.: MPC750 RISC Microprocessor Family User’s Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Motorola"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Motorola"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Inc.: MPC603e RISC Microprocessor User’s Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Motorola"
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Motorola"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Inc.: MPC7450 RISC Microprocessor Family User’s Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "O’Connell",
        "given": "F."
      },
      {
        "family": "White",
        "given": "S."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "6,",
      "873–884"
    ],
    "title": [
      "POWER3: the next generation of PowerPC processors"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Storino",
        "given": "S."
      },
      {
        "family": "Aipperspach",
        "given": "A."
      },
      {
        "family": "Borkenhagen",
        "given": "J."
      },
      {
        "family": "Eickemeyer",
        "given": "R."
      },
      {
        "family": "Kunkel",
        "given": "S."
      },
      {
        "family": "Levenstein",
        "given": "S."
      },
      {
        "family": "Uhlmann",
        "given": "G."
      }
    ],
    "container-title": [
      "Int. Solid-State Circuits Con¬ ference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A commercial multi-threaded RISC processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tendler",
        "given": "J.M."
      },
      {
        "family": "Dodson",
        "given": "S."
      },
      {
        "family": "Fields",
        "given": "S."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      }
    ],
    "container-title": [
      "IBM Whitepaper"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "IBM eserver POWER4 system microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yeager",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "28–40"
    ],
    "title": [
      "The MIPS R10000 superscalar microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "16, 2"
    ]
  },
  {
    "author": [
      {
        "family": "Colwell",
        "given": "Robert P."
      },
      {
        "family": "Steck",
        "given": "Randy"
      }
    ],
    "container-title": [
      "Proc. Int. Solid State Circuits Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "176–177"
    ],
    "title": [
      "A 0.6 pm BiCMOS microprocessor with dynamic execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "A.J."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1984-01"
    ],
    "pages": [
      "6–22"
    ],
    "title": [
      "Branch predictions and branch target buffer design"
    ],
    "type": "article-journal",
    "volume": [
      "21,7"
    ]
  },
  {
    "author": [
      {
        "family": "Papworth",
        "given": "David B."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "8–15"
    ],
    "title": [
      "Tuning the Pentium Pro microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "T.-Y."
      },
      {
        "family": "Patt",
        "given": "Y.N."
      }
    ],
    "container-title": [
      "The 24th ACM/IEEE Int. Symposium and Workshop on Microarchitecture"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "51–61"
    ],
    "title": [
      "Two-level adaptive branch prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Acosta",
        "given": "R."
      },
      {
        "family": "Kjelstrup",
        "given": "J."
      },
      {
        "family": "Torng",
        "given": "H."
      },
      {
        "family": "Allen",
        "given": "F."
      }
    ],
    "container-title": [
      "SURVEY OF SUPERSCALAR PROCESSORS 441",
      "IEEE Trans, on Computers",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1986-09",
      "1981-09"
    ],
    "pages": [
      "815–828",
      "5,",
      "535–548"
    ],
    "title": [
      "Processor manuals are available from the individual manufacturers and are not included in the references",
      "An instruction issuing approach to enhancing performance in multiple functional unit processors",
      "The history of language processor technology in IBM"
    ],
    "type": "article-journal",
    "volume": [
      "C-35, 9",
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "D."
      },
      {
        "family": "Avnon",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "3,",
      "11–21"
    ],
    "title": [
      "Architecture of the Pentium microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Asprey",
        "given": "T."
      },
      {
        "family": "Averill",
        "given": "G."
      },
      {
        "family": "DeLano",
        "given": "E."
      },
      {
        "family": "Mason",
        "given": "R."
      },
      {
        "family": "Weiner",
        "given": "B."
      },
      {
        "family": "Yetter",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "3,",
      "22–35"
    ],
    "title": [
      "Performance features of the PA7100 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. Int. Symp. VLSI Tech., Systems andAppls"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "96–99"
    ],
    "title": [
      "High-performance Alpha microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bannon",
        "given": "P."
      },
      {
        "family": "Keller",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "79–87"
    ],
    "title": [
      "The internal architecture of Alpha 21164 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barreh",
        "given": "J."
      },
      {
        "family": "Dhawan",
        "given": "S."
      },
      {
        "family": "Hicks",
        "given": "T."
      },
      {
        "family": "Shippy",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "389–398"
    ],
    "title": [
      "The POWER2 processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bashe",
        "given": "C."
      },
      {
        "family": "Johnson",
        "given": "L."
      },
      {
        "family": "Palmer",
        "given": "J."
      },
      {
        "family": "Pugh",
        "given": "E."
      }
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "M.I.T. Press"
    ],
    "title": [
      "IBM’s Early Computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "M."
      },
      {
        "family": "Allen",
        "given": "M."
      },
      {
        "family": "Moore",
        "given": "C."
      },
      {
        "family": "Muhich",
        "given": "J."
      },
      {
        "family": "Tuttle",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1993-10"
    ],
    "pages": [
      "5,",
      "54–67"
    ],
    "title": [
      "The PowerPC 601 micropro¬ cessor"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Benschneider",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995-11"
    ],
    "note": [
      "21164"
    ],
    "pages": [
      "11,",
      "1203–1214"
    ],
    "title": [
      "A 300-MHz 64-b quad issue CMOS RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "B."
      },
      {
        "family": "Gray",
        "given": "R."
      }
    ],
    "container-title": [
      "Intel Technical Journal"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Validating the Intel Pentium 4 Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bishop",
        "given": "J."
      },
      {
        "family": "Campion",
        "given": "M."
      },
      {
        "family": "Jeremiah",
        "given": "T."
      },
      {
        "family": "Mercier",
        "given": "S."
      },
      {
        "family": "Mohring",
        "given": "E."
      },
      {
        "family": "Pfarr",
        "given": "K."
      },
      {
        "family": "Rudolph",
        "given": "B."
      },
      {
        "family": "Still",
        "given": "G."
      },
      {
        "family": "White",
        "given": "T."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1996-07"
    ],
    "pages": [
      "4,",
      "495–505"
    ],
    "title": [
      "PowerPC AS A10 64-bit RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Blanchard",
        "given": "T."
      },
      {
        "family": "Tobin",
        "given": "P."
      }
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "3,",
      "43–47"
    ],
    "title": [
      "The PA 7300LC microprocessor: A highly integrated system on a chip"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Blanck",
        "given": "G."
      },
      {
        "family": "Krueger",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1992-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "136–141"
    ],
    "title": [
      "The SuperSPARC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkenhagen",
        "given": "J."
      },
      {
        "family": "Eickemeyer",
        "given": "R."
      },
      {
        "family": "Kalla",
        "given": "R."
      },
      {
        "family": "Kunkel",
        "given": "S."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2000-11"
    ],
    "note": [
      "SStar/RS64-IV"
    ],
    "pages": [
      "6,",
      "885–898"
    ],
    "title": [
      "A multithreaded PowerPC processor for commercial servers"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Borkenhagen",
        "given": "J."
      },
      {
        "family": "Handlogten",
        "given": "G."
      },
      {
        "family": "Irish",
        "given": "J."
      },
      {
        "family": "Levenstein",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. 1CCD"
    ],
    "date": [
      "1994-10"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "192–196"
    ],
    "title": [
      "AS/400 64-bit PowerPC­ compatible processor implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. AFIPS Fall Joint Computer Conf"
    ],
    "date": [
      "1986-11"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "372–379"
    ],
    "title": [
      "Optimal code generation for expressions on super scalar machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bowhill",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Digital Technical Journal"
    ],
    "date": [
      "1995"
    ],
    "note": [
      "21164"
    ],
    "pages": [
      "1,",
      "100–118"
    ],
    "title": [
      "Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Buchholz",
        "given": "W."
      }
    ],
    "date": [
      "1962"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "IBM Stretch"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Planning a Computer System"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burgess",
        "given": "B."
      },
      {
        "family": "Alexander",
        "given": "M."
      },
      {
        "family": "Ho",
        "given": "Y.-W."
      },
      {
        "family": "Litch",
        "given": "S.Plummer"
      },
      {
        "family": "Mallick",
        "given": "S."
      },
      {
        "family": "Ogden",
        "given": "D."
      },
      {
        "family": "Park",
        "given": "S.-H."
      },
      {
        "family": "Slaton",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "300–306"
    ],
    "title": [
      "The PowerPC 603 microprocessor: A high performance, low power, superscalar RISC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burgess",
        "given": "B."
      },
      {
        "family": "Ullah",
        "given": "N."
      },
      {
        "family": "Overen",
        "given": "P.",
        "particle": "Van"
      },
      {
        "family": "Ogden",
        "given": "D."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1994-06"
    ],
    "pages": [
      "6,",
      "34–42"
    ],
    "title": [
      "The PowerPC 603 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Burkhardt",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Cyrix 6x86"
    ],
    "pages": [
      "11–16"
    ],
    "title": [
      "Delivering next-generation performance on today’s installed computer base"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "1,",
      "25–33"
    ],
    "title": [
      "Design of the HP PA 7200 CPU"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Lu",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "SPARC64"
    ],
    "pages": [
      "267–271"
    ],
    "title": [
      "Microarchitecture of HaL’s cache subsystem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Christie",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "16–26"
    ],
    "title": [
      "Developing the AMD-K5 architecture"
    ],
    "type": "article-journal",
    "volume": [
      "16,2"
    ]
  },
  {
    "author": [
      {
        "family": "Circello",
        "given": "J."
      },
      {
        "family": "Goodrich",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1993-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "73–78"
    ],
    "title": [
      "The Motorola 68060 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Circello",
        "given": "J."
      },
      {
        "family": "Circello",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "Cocke",
        "given": "J."
      },
      {
        "family": "Cohler",
        "given": "E."
      },
      {
        "family": "Storer",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON",
      "Hot Chips",
      "IEEE Micro",
      "Communications of the ACM",
      "IEEE Computer"
    ],
    "date": [
      "1994-08",
      "1995-04",
      "1988-03",
      "1981-09",
      "1992-02"
    ],
    "editor": [
      {
        "family": "DeLano",
        "given": "E."
      },
      {
        "family": "Walker",
        "given": "W."
      },
      {
        "family": "Yetter",
        "given": "J."
      },
      {
        "family": "Forsyth",
        "given": "M."
      }
    ],
    "genre": [
      "videotaped lecture,",
      "[MAP 200]"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "PA 7100] Denman, M., “PowerPC 604 RISC microprocessor,” Hot Chips VI, videotaped lecture,"
    ],
    "pages": [
      "2,",
      "10–21",
      "3,",
      "250–253",
      "9,",
      "28–36",
      "116–121"
    ],
    "title": [
      "The superscalar hardware architecture of the MC68060",
      "The superscalar architecture of the MC68060",
      "The search for performance in scientific processors",
      "Functionally parallel architecture for array processors",
      "A high speed superscalar PA-RISC processor"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7490."
    ],
    "volume": [
      "VI",
      "15",
      "31",
      "14"
    ]
  },
  {
    "date": [
      "1994-08"
    ],
    "type": null,
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7492."
    ]
  },
  {
    "author": [
      {
        "family": "Denman",
        "given": "M."
      },
      {
        "family": "Anderson",
        "given": "P."
      },
      {
        "family": "Snyder",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1996-02"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "126–131"
    ],
    "title": [
      "Design of the PowerPC 604e microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      },
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "container-title": [
      "Hot Chips V, videotaped lecture",
      "Communications of the ACM"
    ],
    "date": [
      "1993-08",
      "1994-06"
    ],
    "pages": [
      "6,",
      "28–33"
    ],
    "title": [
      "PowerPC 601 microprocessor",
      "History of the PowerPC architecture"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7483."
    ],
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1998-10-26"
    ],
    "pages": [
      "14,",
      "1, 6–11"
    ],
    "title": [
      "K7 challenges Intel"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1998-12-07"
    ],
    "pages": [
      "16,",
      "1"
    ],
    "title": [
      "WinChip 4 thumbs nose at ILP"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1999-10-25"
    ],
    "pages": [
      "14,",
      "1"
    ],
    "title": [
      "PowerPC G4 gains velocity"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1999-11-15"
    ],
    "pages": [
      "15,",
      "1,6–12"
    ],
    "title": [
      "Hal makes Spares fly"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1992-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "157–162"
    ],
    "title": [
      "The Motorola 88110 superscalar RISC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1992-04"
    ],
    "pages": [
      "2,",
      "40–63"
    ],
    "title": [
      "Organization of the Motorola 88110 superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      },
      {
        "family": "Oehler",
        "given": "R."
      },
      {
        "family": "Hochsprung",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1994-04"
    ],
    "pages": [
      "2,",
      "34 19"
    ],
    "title": [
      "Evolution of the PowerPC architecture"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Diefendorff",
        "given": "K."
      },
      {
        "family": "Silha",
        "given": "E."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1994-12"
    ],
    "pages": [
      "5,",
      "30–41"
    ],
    "title": [
      "The PowerPC user instruction set architecture"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D."
      },
      {
        "family": "McLellan",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. ISC A",
      "SURVEY OF SUPERSCALAR PROCESSORS 443"
    ],
    "date": [
      "1987-06"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Branch folding in the CRISP microprocessor: Reducing branch delay to zero"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ditzel",
        "given": "D."
      },
      {
        "family": "McLellan",
        "given": "H."
      },
      {
        "family": "Berenbaum",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1987-06"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "pages": [
      "309–319"
    ],
    "title": [
      "The hardware architecture of the CRISP microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dohm",
        "given": "N."
      },
      {
        "family": "Ramey",
        "given": "C."
      },
      {
        "family": "Brown",
        "given": "D."
      },
      {
        "family": "Hildebrandt",
        "given": "S."
      },
      {
        "family": "Huggins",
        "given": "J."
      },
      {
        "family": "Quinn",
        "given": "M."
      },
      {
        "family": "Taylor",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1998-10"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "Zen and the art of Alpha verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eden",
        "given": "M."
      },
      {
        "family": "Kagan",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1997-02"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "260–262"
    ],
    "title": [
      "The Pentium processor with MMX technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Edmondson",
        "given": "J."
      },
      {
        "family": "Edmondson",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "Edmondson",
        "given": "J."
      },
      {
        "family": "Rubinfeld",
        "given": "P."
      },
      {
        "family": "Preston",
        "given": "R."
      },
      {
        "family": "Rajagopalan",
        "given": "V."
      }
    ],
    "container-title": [
      "Hot Chips VI, videotaped lecture",
      "Digital Technical Journal",
      "IEEE Micro"
    ],
    "date": [
      "1994-08",
      "1995-04"
    ],
    "note": [
      "Fisher, J.: “Very long instruction word architectures and the ELI-512,” Proc. ISCA,"
    ],
    "pages": [
      "119–135",
      "2,",
      "33–43"
    ],
    "title": [
      "An overview of the Alpha AXP 21164 microarchitecture",
      "Internal organization of the Alpha 21164, a 300-MHz 64-bit quad­ issue CMOS RISC microprocessor",
      "Superscalar instruction execution in the 21164 Alpha microprocessor"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7493."
    ],
    "volume": [
      "7, 1, 1995a",
      "15"
    ]
  },
  {
    "date": [
      "1983-06"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "140–150"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1966-12"
    ],
    "pages": [
      "12,",
      "1901–1909"
    ],
    "title": [
      "Very high-speed computing systems"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Gaddis",
        "given": "N."
      },
      {
        "family": "Lotz",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "note": [
      "PA 8000"
    ],
    "pages": [
      "11,",
      "1697–1702"
    ],
    "title": [
      "A 64-b quad-issue CMOS RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Gieseke",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Solid-State Circuits Conference"
    ],
    "date": [
      "1997-02"
    ],
    "note": [
      "21264"
    ],
    "pages": [
      "176–177"
    ],
    "title": [
      "A 600MHz superscalar RISC microprocessor with out-of-order execu¬ tion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gochman",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Tech. Journal"
    ],
    "date": [
      "2003-05"
    ],
    "pages": [
      "2,",
      "21–36"
    ],
    "title": [
      "The Pentium M processor: Microarchitecture and performance"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Goldman",
        "given": "G."
      },
      {
        "family": "Tirumalai",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1996-02"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "417–423"
    ],
    "title": [
      "UltraSPARC-II: The advancement of ultracomputing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gowan",
        "given": "M."
      },
      {
        "family": "Brio",
        "given": "L."
      },
      {
        "family": "Jackson",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "726–731"
    ],
    "title": [
      "Power considerations in the design of the Alpha 21264 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Greenley",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "442 151"
    ],
    "title": [
      "UltraSPARC: The next generation superscalar 64-bit SPARC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "note": [
      "21164A"
    ],
    "pages": [
      "11,",
      "1687–1696"
    ],
    "title": [
      "A 433-MHz 64-b quad-issue RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Grundmann",
        "given": "W."
      },
      {
        "family": "Dobberpuhl",
        "given": "D."
      },
      {
        "family": "Almond",
        "given": "R."
      },
      {
        "family": "Rethman",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1997-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "722–727"
    ],
    "title": [
      "Designing high perfor¬ mance CMOS microprocessors using full custom techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1993-10-25"
    ],
    "note": [
      "Ml/6x86"
    ],
    "pages": [
      "14,",
      "1–6"
    ],
    "title": [
      "Cyrix describes Pentium competitor"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1994-10-14"
    ],
    "pages": [
      "14,",
      "1–7"
    ],
    "title": [
      "AMD’s K5 designed to outrun Pentium"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Gwennap",
        "given": "L."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1995-02-16"
    ],
    "pages": [
      "2,",
      "9–15"
    ],
    "title": [
      "Intel’s P6 uses decoupled superscalar design"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-11"
    ],
    "note": [
      "AMD K5"
    ],
    "pages": [
      "11,",
      "95–104"
    ],
    "title": [
      "AMD vs. Superman"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-11"
    ],
    "note": [
      "MIPS R10000"
    ],
    "pages": [
      "11,",
      "123–128"
    ],
    "title": [
      "T5: Brute force"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1995-04"
    ],
    "note": [
      "Pentium Pro"
    ],
    "pages": [
      "4,",
      "435"
    ],
    "title": [
      "Intel’s P6"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1996-01"
    ],
    "pages": [
      "1,",
      "67–72"
    ],
    "title": [
      "AMD K6 takes on Intel P6"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "12,",
      "88 1–88 8"
    ],
    "title": [
      "PowerPC speed demon"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      }
    ],
    "date": [
      "2002-10-28"
    ],
    "genre": [
      "Microprocessor Report,"
    ],
    "title": [
      "IBM trims Power4, adds AltiVec"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Hall",
        "given": "C."
      },
      {
        "family": "O’Brien",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1991-04"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "303–309"
    ],
    "publisher": [
      "ASPLOS-IV"
    ],
    "title": [
      "Performance characteristics of architectural features of the IBM RISC System/6000"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hester",
        "given": "P."
      }
    ],
    "container-title": [
      "video¬ taped lecture"
    ],
    "date": [
      "1990-08"
    ],
    "note": [
      "Hewlett-Packard: “PA-RISC 8x00 family of microprocessors with focus on PA-8700,”"
    ],
    "title": [
      "Superscalar RISC concepts and design of the IBM RISC System/6000"
    ],
    "type": "chapter",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7315."
    ]
  },
  {
    "date": [
      "2000-04"
    ],
    "genre": [
      "Technical White Paper,"
    ],
    "title": [
      "Hewlett Packard Corporation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hinton",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1989-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "13–17"
    ],
    "title": [
      "80960—Next generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hinton",
        "given": "G."
      },
      {
        "family": "Sager",
        "given": "D."
      },
      {
        "family": "Upton",
        "given": "M."
      },
      {
        "family": "Boggs",
        "given": "D."
      },
      {
        "family": "Carmean",
        "given": "D."
      },
      {
        "family": "Kyker",
        "given": "A."
      },
      {
        "family": "Roussel",
        "given": "P."
      }
    ],
    "container-title": [
      "Intel Technology Journal, Quarter"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "The microarchitecture of the Pentium 4 processor"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hollenbeck",
        "given": "D."
      },
      {
        "family": "Undy",
        "given": "A."
      },
      {
        "family": "Johnson",
        "given": "L."
      },
      {
        "family": "Weiss",
        "given": "D."
      },
      {
        "family": "Tobin",
        "given": "P."
      },
      {
        "family": "Carlson",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1996-02"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "167–174"
    ],
    "title": [
      "PA7300LC integrates cache for cost/performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horel",
        "given": "T."
      },
      {
        "family": "Lauterbach",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "3,",
      "85"
    ],
    "title": [
      "UltraSPARC-Ill: Designing third generation 64-bit perfor¬ mance"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Horst",
        "given": "R."
      },
      {
        "family": "Harris",
        "given": "R."
      },
      {
        "family": "Jardine",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1990-05"
    ],
    "location": [
      "Seattle, WA"
    ],
    "pages": [
      "216–226"
    ],
    "title": [
      "Multiple instruction issue in the NonStop Cyclone processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "P."
      }
    ],
    "container-title": [
      "Hot Chips V, videotaped lecture"
    ],
    "date": [
      "1993-08"
    ],
    "note": [
      "R8000"
    ],
    "title": [
      "Silicon GraphicsTFP micro-supercomputer chipset"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7484."
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1994-04"
    ],
    "note": [
      "MIPS R8000"
    ],
    "pages": [
      "2,",
      "23–33"
    ],
    "title": [
      "Designing the TFP microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Hunt",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "123–128"
    ],
    "title": [
      "Advanced performance features of the 64-bit PA-8000"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1990"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "421"
    ],
    "publisher": [
      "IBM Corporation"
    ],
    "title": [
      "IBM: IBM RISC System/6000 Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "L."
      },
      {
        "family": "Undy",
        "given": "S."
      }
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "3,",
      "48–63"
    ],
    "title": [
      "Functional design of the PA 7300LC"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1989-04"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "272–282"
    ],
    "publisher": [
      "ASPLOS-III"
    ],
    "title": [
      "Available instruction-level parallelism for superscalar and super¬ pipelined machines"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kantrowitz",
        "given": "M."
      },
      {
        "family": "Noack",
        "given": "L."
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1996-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "325–330"
    ],
    "title": [
      "I’m done simulating: Now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keltcher",
        "given": "C."
      },
      {
        "family": "McGrath",
        "given": "K."
      },
      {
        "family": "Ahmed",
        "given": "A."
      },
      {
        "family": "Conway",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003-03"
    ],
    "pages": [
      "2,",
      "66–76"
    ],
    "title": [
      "The AMD Opteron processor for multiprocessor servers"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Kennedy",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1997-02"
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "PPC 740/750, but one diagram lists this chip as the 613."
    ],
    "pages": [
      "315–324"
    ],
    "title": [
      "A G3 PowerPC superscalar low-power microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "2,",
      "24–36"
    ],
    "title": [
      "The Alpha 21264 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R."
      },
      {
        "family": "McLellan",
        "given": "E."
      },
      {
        "family": "Webb",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. ICCD",
      "SURVEY OF SUPERSCALAR PROCESSORS 445"
    ],
    "date": [
      "1998-10"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "90–95"
    ],
    "title": [
      "The Alpha 21264 microprocessor architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knebel",
        "given": "P."
      },
      {
        "family": "Arnold",
        "given": "B."
      },
      {
        "family": "Bass",
        "given": "M."
      },
      {
        "family": "Kever",
        "given": "W."
      },
      {
        "family": "Lamb",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "R."
      },
      {
        "family": "Perez",
        "given": "P."
      },
      {
        "family": "Undy",
        "given": "S."
      },
      {
        "family": "Walker",
        "given": "W."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1993-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "441–447"
    ],
    "title": [
      "HP’s PA7100LC: A low-cost superscalar PA-RISC processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krewell",
        "given": "K."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "2002-10-21"
    ],
    "pages": [
      "10,",
      "1–4"
    ],
    "title": [
      "Fujitsu’s SPARC64 V is real deal"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Kurpanek",
        "given": "G."
      },
      {
        "family": "Chan",
        "given": "K."
      },
      {
        "family": "Zheng",
        "given": "J."
      },
      {
        "family": "DeLano",
        "given": "E."
      },
      {
        "family": "Bryg",
        "given": "W."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "375–382"
    ],
    "title": [
      "PA7200: A PA-RISC proces¬ sor with integrated high performance MP bus interface"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lauterbach",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "UltraSPARC III"
    ],
    "pages": [
      "6,",
      "38–41"
    ],
    "title": [
      "Vying for the lead in high-performance processors"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R."
      },
      {
        "family": "Huck",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1996-02"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "152–160"
    ],
    "title": [
      "64-bit and multimedia extensions in the PA-RISC 2.0 architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R."
      },
      {
        "family": "Tsien",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "822–827"
    ],
    "title": [
      "Pre-silicon verification of the Alpha 21364 microprocessor error handling system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leibholz",
        "given": "D."
      },
      {
        "family": "Razdan",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1997-02"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "28–36"
    ],
    "title": [
      "The Alpha 21264: A 500 MHz out-of-order-execution microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lempel",
        "given": "O."
      },
      {
        "family": "Peleg",
        "given": "A."
      },
      {
        "family": "Weiser",
        "given": "U."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1997-02"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "255–259"
    ],
    "title": [
      "Intel’s MMX technology—A new instruction set extension"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lesartre",
        "given": "G."
      },
      {
        "family": "Hunt",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1997-02"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "PA-8500: The continuing evolution of the PA-8000 family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lev",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid­ State Circuits"
    ],
    "date": [
      "1995-11"
    ],
    "note": [
      "UltraSPARC"
    ],
    "pages": [
      "11,",
      "1227–1238"
    ],
    "title": [
      "A 64-b microprocessor with multimedia support"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Levitan",
        "given": "D."
      },
      {
        "family": "Thomas",
        "given": "T."
      },
      {
        "family": "Tu",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "285–291"
    ],
    "title": [
      "The PowerPC 620 microprocessor: A high perfor¬ mance superscalar RISC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lichtenstein",
        "given": "W."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1986-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "467–170"
    ],
    "title": [
      "The architecture of the Culler 7"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lightner",
        "given": "B."
      },
      {
        "family": "Lightner",
        "given": "B."
      },
      {
        "family": "Hill",
        "given": "G."
      }
    ],
    "container-title": [
      "Hot Chips VI, videotaped lecture",
      "Proc. COMPCON"
    ],
    "date": [
      "1994-08",
      "1991-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Liptay, J. S.: “Design of the IBM Enterprise System/9000 high-end processor,” IBM"
    ],
    "pages": [
      "13–18"
    ],
    "title": [
      "Thunder SPARC processor",
      "The Metaflow Lightning chipset"
    ],
    "type": "paper-conference",
    "url": [
      "http://murl.microsoft.coin/LectureDetails.asp7494."
    ]
  },
  {
    "container-title": [
      "Journal of Research and Development"
    ],
    "date": [
      "1992-07"
    ],
    "pages": [
      "4,",
      "713–731"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ludden",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1,",
      "53–76"
    ],
    "title": [
      "Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "given": "Mangelsdorf"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "HP Journal"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "4,",
      "22–31"
    ],
    "title": [
      "Functional verification of the HP PA 8000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Matson",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1998-10"
    ],
    "location": [
      "Austin, TX"
    ],
    "note": [
      "Alpha 21264"
    ],
    "pages": [
      "104–110"
    ],
    "title": [
      "Circuit implementation of a 600 MHz superscalar RISC microproces¬ sor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "May",
        "given": "D."
      },
      {
        "family": "Shepherd",
        "given": "R."
      },
      {
        "family": "Thompson",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1992-10"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "209–212"
    ],
    "title": [
      "The T9000 Transputer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeady",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1990-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "232–240"
    ],
    "title": [
      "The i960CA superscalar implementation of the 80960 architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeady",
        "given": "S."
      },
      {
        "family": "McGeady",
        "given": "S."
      },
      {
        "family": "Steck",
        "given": "R."
      },
      {
        "family": "Hinton",
        "given": "G."
      },
      {
        "family": "Bajwa",
        "given": "A."
      },
      {
        "family": "McGrath",
        "given": "K."
      },
      {
        "family": "McLellan",
        "given": "E."
      },
      {
        "family": "McMahan",
        "given": "S."
      },
      {
        "family": "Bluhm",
        "given": "M."
      },
      {
        "family": "Garibay",
        "given": "R.",
        "suffix": "Jr"
      },
      {
        "family": "Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. COMPCON",
      "Proc. IEEE",
      "Proc. Design Automation Conf",
      "Microprocessors and Micro¬ systems",
      "videotaped lecture",
      "IEEE Micro",
      "IEEE Micro"
    ],
    "date": [
      "July/August 1990b",
      "1991-02",
      "2000-09",
      "1993-06",
      "1995-12",
      "1992-04",
      "1996-06"
    ],
    "editor": [
      {
        "family": "Monaco",
        "given": "J."
      },
      {
        "family": "Holloway",
        "given": "D."
      },
      {
        "family": "Raina",
        "given": "R."
      }
    ],
    "location": [
      "San Francisco, CA",
      "Las Vegas, NV"
    ],
    "pages": [
      "6,",
      "385–396",
      "4–7",
      "36–47",
      "12,",
      "1664–1672",
      "2,",
      "10–22",
      "319–324"
    ],
    "title": [
      "Inside Intel’s i960CA superscalar processor",
      "Performance enhancements in the superscalar i960MM embedded microprocessor",
      "x86-64: Extending the x86 architecture to 64 bits",
      "The Alpha AXP architecture and 21064 processor",
      "6x86: The Cyrix solution to executing x86 binaries on a high performance microprocessor",
      "The Mips R4000 processor",
      "Functional verification methodology for the PowerPC 604 microprocessor"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.coin/LectureDetails.asp7690."
    ],
    "volume": [
      "14",
      "11, 3",
      "83",
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Montanaro",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. COMPCON",
      "videotaped lecture",
      "IEEE Micro"
    ],
    "date": [
      "1992-04",
      "1993-02",
      "2003"
    ],
    "location": [
      "Moore, C",
      "San Francisco, CA",
      "Moore, C",
      "Moore, C., D"
    ],
    "note": [
      "Balser, J. Muhich, and R. East: “IBM single chip RISC processor (RSC),”"
    ],
    "pages": [
      "109–116",
      "–",
      "86–88"
    ],
    "title": [
      "The design of the Alpha 21064 CPU chip",
      "The PowerPC 601 microprocessor",
      "Managing the transition from complexity to elegance: Knowing when you have a problem"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/LectureDetails.asp7373."
    ],
    "volume": [
      "23, 5"
    ]
  },
  {
    "container-title": [
      "Proc. ICCD"
    ],
    "date": [
      "1989-10"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "200–204"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Connell",
        "given": "F."
      },
      {
        "family": "White",
        "given": "S."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "6,",
      "873–884"
    ],
    "title": [
      "POWER3: The next generation of PowerPC processors"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Oehler",
        "given": "R."
      },
      {
        "family": "Blasgen",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "3,",
      "54–62"
    ],
    "title": [
      "IBM RISC System/6000: Architecture and performance"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Papworth",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "2,",
      "8–15"
    ],
    "title": [
      "Tuning the Pentium Pro microarchitecture"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Patkar",
        "given": "N."
      },
      {
        "family": "Katsuno",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "S."
      },
      {
        "family": "Maruyama",
        "given": "T."
      },
      {
        "family": "Savkar",
        "given": "S."
      },
      {
        "family": "Simone",
        "given": "M."
      },
      {
        "family": "Shen",
        "given": "G."
      },
      {
        "family": "Swami",
        "given": "R."
      },
      {
        "family": "Tovey",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "SPARC64"
    ],
    "pages": [
      "259–266"
    ],
    "title": [
      "Microarchitecture of HaL’s CPU"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patt",
        "given": "Y."
      },
      {
        "family": "Melvin",
        "given": "S."
      },
      {
        "family": "Hwu",
        "given": "W.-M."
      },
      {
        "family": "Shebanow",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Wei",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. MICRO-19"
    ],
    "date": [
      "1986-12"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "75–81"
    ],
    "title": [
      "Run-time generation of HPS microinstructions from a VAX instruction stream"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peleg",
        "given": "A."
      },
      {
        "family": "Weiser",
        "given": "U."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "4,",
      "42–50"
    ],
    "title": [
      "MMX technology extension to the Intel architecture"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Peng",
        "given": "C.R."
      },
      {
        "family": "Petersen",
        "given": "T."
      },
      {
        "family": "Clark",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "300–307"
    ],
    "title": [
      "The PowerPC architecture: 64-bit power with 32-bit compatibility"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Popescu",
        "given": "V."
      },
      {
        "family": "Schultz",
        "given": "M."
      },
      {
        "family": "Spracklen",
        "given": "J."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Lightner",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "3,",
      "10–23"
    ],
    "title": [
      "The Metaflow archi¬ tecture"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Potter",
        "given": "T."
      },
      {
        "family": "Vaden",
        "given": "M."
      },
      {
        "family": "Young",
        "given": "J."
      },
      {
        "family": "Ullah",
        "given": "N."
      }
    ],
    "container-title": [
      "SURVEY OF SUPERSCALAR PROCESSORS 447",
      "IEEE Micro"
    ],
    "date": [
      "1994-10"
    ],
    "pages": [
      "5,",
      "18–29"
    ],
    "title": [
      "Resolution of data and control-flow depen¬ dencies in the PowerPC 601"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Poursepanj",
        "given": "A."
      },
      {
        "family": "Ogden",
        "given": "D."
      },
      {
        "family": "Burgess",
        "given": "B."
      },
      {
        "family": "Gary",
        "given": "S."
      },
      {
        "family": "Dietz",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Surya",
        "given": "S."
      },
      {
        "family": "Peters",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "316–323"
    ],
    "title": [
      "The PowerPC 603 Microprocessor: Performance analysis and design tradeoffs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preston",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. ISSCC"
    ],
    "date": [
      "2002-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Alpha 21464"
    ],
    "pages": [
      "334"
    ],
    "title": [
      "Design of an 8-wide superscalar RISC microprocessor with simulta¬ neous multithreading"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pugh",
        "given": "E."
      },
      {
        "family": "Johnson",
        "given": "L."
      },
      {
        "family": "Palmer",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "IBM’s 360 and Early 370 Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "Glaeser",
        "given": "C."
      },
      {
        "family": "Picard",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1982-04"
    ],
    "location": [
      "Austin, TX"
    ],
    "note": [
      "ESL machine, later Cydrome Cydra-5"
    ],
    "pages": [
      "131–139"
    ],
    "title": [
      "Efficient code generation for horizontal architectures: Compiler techniques and architectural support"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reilly",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1999-07"
    ],
    "pages": [
      "7,",
      "27–34"
    ],
    "title": [
      "Designing an Alpha processor"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Riseman",
        "given": "E."
      },
      {
        "family": "Foster",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "1972-12"
    ],
    "note": [
      "on Computers, C-21, 12,"
    ],
    "pages": [
      "1405–1411"
    ],
    "title": [
      "The inhibition of potential parallelism by conditional jumps"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ryan",
        "given": "B."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-01"
    ],
    "note": [
      "Cyrix 6x86"
    ],
    "pages": [
      "1,",
      "83–87"
    ],
    "title": [
      "Ml challenges Pentium"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Ryan",
        "given": "B."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-06"
    ],
    "pages": [
      "6,",
      "76"
    ],
    "title": [
      "NexGen Nx586 straddles the RISC/CISC divide"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Schorr",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. Symposium on Computers and Automata"
    ],
    "date": [
      "1971-04"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "IBM ACS"
    ],
    "pages": [
      "165–192"
    ],
    "title": [
      "Design principles for a high-performance system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seznec",
        "given": "A."
      },
      {
        "family": "Felix",
        "given": "S."
      },
      {
        "family": "Krishnan",
        "given": "V."
      },
      {
        "family": "Sazeides",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Anchorage, AK"
    ],
    "pages": [
      "295–306"
    ],
    "title": [
      "Design tradeoffs for the Alpha EV8 conditional branch predictor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shebanow",
        "given": "M."
      },
      {
        "family": "Shen",
        "given": "J.P."
      },
      {
        "family": "Wolfe",
        "given": "A."
      }
    ],
    "container-title": [
      "videotaped lecture"
    ],
    "date": [
      "1999-12",
      "1993-05"
    ],
    "location": [
      "Tutorial, ISCA, San Diego, CA"
    ],
    "title": [
      "SPARC64 V: A high performance and high reliability 64-bit SPARC processor",
      "Superscalar processor design"
    ],
    "type": "article-journal",
    "url": [
      "http://murl.microsoft.com/Lecture"
    ]
  },
  {
    "author": [
      {
        "family": "Shippy",
        "given": "D."
      }
    ],
    "container-title": [
      "Hot Chips"
    ],
    "date": [
      "1994-08"
    ],
    "genre": [
      "videotaped lecture,"
    ],
    "title": [
      "POWER2+ processor"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ],
    "volume": [
      "VI"
    ]
  },
  {
    "author": [
      {
        "family": "Shriver",
        "given": "B."
      },
      {
        "family": "Smith",
        "given": "B."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "note": [
      "AMD K6-III"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "The Anatomy of a High-Performance Microprocessor: A Systems Perspective"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Simone",
        "given": "M."
      },
      {
        "family": "Essen",
        "given": "A."
      },
      {
        "family": "Ike",
        "given": "A."
      },
      {
        "family": "Krishnamoorthy",
        "given": "A."
      },
      {
        "family": "Maruyama",
        "given": "T."
      },
      {
        "family": "Patkar",
        "given": "N."
      },
      {
        "family": "Ramaswami",
        "given": "M."
      },
      {
        "family": "Shebanow",
        "given": "M."
      },
      {
        "family": "Thirumalaiswamy",
        "given": "V."
      },
      {
        "family": "Tovey",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1995-05"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "note": [
      "HaL SPARC64"
    ],
    "pages": [
      "151–162"
    ],
    "title": [
      "Implementation tradeoffs in using a restricted data flow architecture in a high performance RISC micro¬ processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sites",
        "given": "R."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1993-02"
    ],
    "pages": [
      "2,",
      "33–44"
    ],
    "title": [
      "Alpha AXP architecture"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "container-title": [
      "Proc. ISCA"
    ],
    "date": [
      "1982-04"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "112–119"
    ],
    "title": [
      "Decoupled access/execute computer architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "container-title": [
      "ACM Trans, on Computer Systems"
    ],
    "date": [
      "1984-11"
    ],
    "pages": [
      "289–308"
    ],
    "title": [
      "Decoupled access/execute computer architectures"
    ],
    "type": "article-journal",
    "volume": [
      "2,4"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      },
      {
        "family": "Dermer",
        "given": "G."
      },
      {
        "family": "Vanderwarn",
        "given": "B."
      },
      {
        "family": "Klinger",
        "given": "S."
      },
      {
        "family": "Rozewski",
        "given": "C."
      },
      {
        "family": "Fowler",
        "given": "D."
      },
      {
        "family": "Scidmore",
        "given": "K."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1987-10"
    ],
    "location": [
      "Palo Alto, CA"
    ],
    "pages": [
      "199–204"
    ],
    "publisher": [
      "ASPLOS-II"
    ],
    "title": [
      "The ZS-1 central processor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      },
      {
        "family": "Kaminski",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. 20th Annual Allerton Conf. on Communication, Control, and Computing"
    ],
    "date": [
      "1982-10"
    ],
    "location": [
      "Monticello, IL"
    ],
    "pages": [
      "577–586"
    ],
    "title": [
      "Varieties of decoupled access/execute computer architec¬ tures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      },
      {
        "family": "Weiss",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1994-06"
    ],
    "pages": [
      "6,",
      "46–58"
    ],
    "title": [
      "PowerPC 601 and Alpha 21064: A tale of two RISCs"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      },
      {
        "family": "Weiss",
        "given": "S."
      },
      {
        "family": "Pang",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "1986-08"
    ],
    "note": [
      "on Computers, C-35, 8,"
    ],
    "pages": [
      "692–702"
    ],
    "title": [
      "A simulation study of decoupled architecture comput¬ ers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1989-04"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "290–302"
    ],
    "publisher": [
      "ASPLOS-III"
    ],
    "title": [
      "Limits on multiple instruction issue"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Soltis",
        "given": "F."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Loveland, CO"
    ],
    "publisher": [
      "29th Street Press"
    ],
    "title": [
      "Fortress Rochester: The Inside Story of the IBM iSeries"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "P."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1997-12-08"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "HAL packs SPARC64 onto single chip"
    ],
    "type": "article-journal",
    "volume": [
      "11, 16"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "P."
      }
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "1997-11-17"
    ],
    "pages": [
      "15,",
      "23–27"
    ],
    "title": [
      "IBM’s Power3 to replace P2SC"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "S."
      },
      {
        "family": "Denman",
        "given": "M."
      },
      {
        "family": "Chang",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1994-10"
    ],
    "pages": [
      "5,",
      "8–17"
    ],
    "title": [
      "The PowerPC 604 RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1990-01"
    ],
    "note": [
      "Special issue:"
    ],
    "pages": [
      "1,"
    ],
    "title": [
      "The IBM RISC System/6000 processor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "container-title": [
      "Digital Technical Journal"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Special issue:"
    ],
    "pages": [
      "4,"
    ],
    "title": [
      "Alpha AXP architecture and systems"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1993-02"
    ],
    "note": [
      "Special issue:"
    ],
    "pages": [
      "2,"
    ],
    "title": [
      "Digital’s Alpha chip project"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "container-title": [
      "Communications of the ACM",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1994-06",
      "1994-09"
    ],
    "note": [
      "Special issue:",
      "Special issue:"
    ],
    "pages": [
      "6,",
      "5,"
    ],
    "title": [
      "The making of the PowerPC",
      "POWER2 and PowerPC architecture and implementation"
    ],
    "type": "article-journal",
    "volume": [
      "37",
      "38"
    ]
  },
  {
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1995-04"
    ],
    "genre": [
      "[HP PA 7100LC]"
    ],
    "note": [
      "Special issue:"
    ],
    "pages": [
      "2,"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1997-08"
    ],
    "genre": [
      "[HP PA 8000 and PA 8200]"
    ],
    "note": [
      "Special issue:"
    ],
    "pages": [
      "4,"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "Special issue:",
      "POWER4"
    ],
    "pages": [
      "1,"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Sporer",
        "given": "M."
      },
      {
        "family": "Moss",
        "given": "F."
      },
      {
        "family": "Mathias",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "GS-1000"
    ],
    "pages": [
      "464–461"
    ],
    "title": [
      "An introduction to the architecture of the Stellar graph¬ ics supercomputer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sussenguth",
        "given": "E."
      }
    ],
    "date": [
      "1990-06-18"
    ],
    "location": [
      "Yorktown Heights, NY"
    ],
    "note": [
      "video-taped talk, Symposium in Honor of John Cocke, IBM T. J."
    ],
    "publisher": [
      "Watson Research Center"
    ],
    "title": [
      "Advanced Computing Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "638–643"
    ],
    "title": [
      "Functional verification of a multiple-issue, out-of-order, superscalar Alpha microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tendler",
        "given": "J."
      },
      {
        "family": "Dodson",
        "given": "J."
      },
      {
        "family": "Fields",
        "given": "J."
      },
      {
        "family": "Le",
        "given": "H."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1,",
      "5–26"
    ],
    "title": [
      "POWER4 system microarchitec¬ ture"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "T."
      },
      {
        "family": "Ryan",
        "given": "B."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "11,",
      "113–120"
    ],
    "title": [
      "PowerPC 620 soars"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Tjaden",
        "given": "G."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "1970-10"
    ],
    "note": [
      "on Computers, C-19, 10,"
    ],
    "pages": [
      "889–895"
    ],
    "title": [
      "Detection of parallel execution of independent instructions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tremblay",
        "given": "M."
      },
      {
        "family": "Greenly",
        "given": "D."
      },
      {
        "family": "Normoyle",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. IEEE",
      "SURVEY OF SUPERSCALAR PROCESSORS 449"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "12,",
      "1653–1663"
    ],
    "title": [
      "The design of the microarchitecture of the UltraSPARC I"
    ],
    "type": "paper-conference",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Tremblay",
        "given": "M."
      },
      {
        "family": "O’Connor",
        "given": "J.M."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "2,",
      "42–50"
    ],
    "title": [
      "UltraSPARC I: A four-issue processor supporting multimedia"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Turumella",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. Fault Tolerant Computing Symposium"
    ],
    "date": [
      "1995-06"
    ],
    "location": [
      "Pasadena, CA"
    ],
    "note": [
      "HaL SPARC64"
    ],
    "pages": [
      "472–477"
    ],
    "title": [
      "Design verification of a super-scalar RISC processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ullah",
        "given": "N."
      },
      {
        "family": "Holle",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Computer Architecture News"
    ],
    "date": [
      "1993-03"
    ],
    "pages": [
      "1,",
      "15–25"
    ],
    "title": [
      "The MC88110 implementation of precise exceptions in a super¬ scalar architecture"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Undy",
        "given": "S."
      },
      {
        "family": "Bass",
        "given": "M."
      },
      {
        "family": "Hollenbeck",
        "given": "D."
      },
      {
        "family": "Kever",
        "given": "W."
      },
      {
        "family": "Thayer",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1994-04"
    ],
    "note": [
      "HP 7100LC"
    ],
    "pages": [
      "2,",
      "10–22"
    ],
    "title": [
      "A low-cost graphics and multimedia workstation chip set"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Vasseghi",
        "given": "N."
      },
      {
        "family": "Yeager",
        "given": "K."
      },
      {
        "family": "Sarto",
        "given": "E."
      },
      {
        "family": "Seddighnezhad",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "note": [
      "MIPS R10000"
    ],
    "pages": [
      "1675–1686"
    ],
    "title": [
      "200-MHz superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31,11"
    ]
  },
  {
    "author": [
      {
        "family": "Vegesna",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1992-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "HyperSPARC"
    ],
    "pages": [
      "152–156"
    ],
    "title": [
      "Pinnacle-1: The next generation SPARC processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wayner",
        "given": "P."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1994-11"
    ],
    "note": [
      "UltraSPARC"
    ],
    "pages": [
      "11,",
      "105–112"
    ],
    "title": [
      "SPARC strikes back"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Weiss",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "POWER and PowerPC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "White",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "384–388"
    ],
    "title": [
      "POWER2: Architecture and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilcke",
        "given": "W."
      }
    ],
    "container-title": [
      "Proc. COMPCON"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "SPARC64"
    ],
    "pages": [
      "251–258"
    ],
    "title": [
      "Architectural overview of HaL systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T."
      },
      {
        "family": "Patkar",
        "given": "N."
      },
      {
        "family": "Shen",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "11,",
      "1215–1226"
    ],
    "title": [
      "SPARC64: A 64-b 64-active-instruction out-of­ order-execution MCM processor"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "J."
      },
      {
        "family": "Melvin",
        "given": "S."
      },
      {
        "family": "Shebanow",
        "given": "M."
      },
      {
        "family": "Hwu",
        "given": "W.-M."
      },
      {
        "family": "Patt",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. Micro-20",
      "S1GMICRO Newsletter"
    ],
    "date": [
      "1987-12",
      "1988-09"
    ],
    "location": [
      "Colorado Springs, CO"
    ],
    "note": [
      "This proceeding is hard to obtain, but the paper also appears in reduced size in"
    ],
    "pages": [
      "162–167",
      "3,",
      "56–58"
    ],
    "title": [
      "On tuning the microarchi¬ tecture of an HPS implementation of the VAX"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Yeager",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "2,",
      "28–40"
    ],
    "title": [
      "The MIPS R10000 superscalar microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Aragon",
        "given": "J.L."
      },
      {
        "family": "Gonzalez",
        "given": "Jose"
      },
      {
        "family": "Garcia",
        "given": "Jose M."
      },
      {
        "family": "Gonzalez",
        "given": "Antonio"
      }
    ],
    "container-title": [
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "214–223"
    ],
    "title": [
      "Confidence estima¬ tion for branch prediction reversal"
    ],
    "type": "article-journal",
    "volume": [
      "2228"
    ]
  },
  {
    "author": [
      {
        "family": "Ball",
        "given": "Thomas"
      },
      {
        "family": "Larus",
        "given": "James R."
      }
    ],
    "container-title": [
      "ACM SIGPLAN Sympo¬ sium on Principles and Practice of Parallel Programming"
    ],
    "date": [
      "1993-05"
    ],
    "pages": [
      "300–313"
    ],
    "title": [
      "Branch prediction for free"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "Brad"
      },
      {
        "family": "Grunwald",
        "given": "Dirk"
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "287–296"
    ],
    "title": [
      "Next cache line and set prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "Brad"
      },
      {
        "family": "Grunwald",
        "given": "Dirk"
      },
      {
        "family": "Jones",
        "given": "Michael"
      },
      {
        "family": "Lindsay",
        "given": "Donald"
      },
      {
        "family": "Martin",
        "given": "James"
      },
      {
        "family": "Mozer",
        "given": "Michael"
      },
      {
        "family": "Zorn",
        "given": "Benjamin"
      }
    ],
    "container-title": [
      "ACM Trans, on Programming Languages and Systems"
    ],
    "date": [
      "1997-01"
    ],
    "pages": [
      "1,",
      "188–222"
    ],
    "title": [
      "Evidence-based static branch prediction using machine learning"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Po-Yung"
      },
      {
        "family": "Evers",
        "given": "Marius"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "1996-10"
    ],
    "pages": [
      "48–57"
    ],
    "title": [
      "Improving branch prediction accuracy by reducing pattern history table interference"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Po-Yung"
      },
      {
        "family": "Hao",
        "given": "Eric"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "252–257"
    ],
    "title": [
      "Alternative implementations of hybrid branch predictors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Po-Yung"
      },
      {
        "family": "Hao",
        "given": "Eric"
      },
      {
        "family": "Yeh",
        "given": "Tse-Yu"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchi¬ tecture"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "22–31"
    ],
    "title": [
      "Branch classification: A new mechanism for improving branch predictor performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Conte",
        "given": "Thomas M."
      },
      {
        "family": "Menezes",
        "given": "Kishore N."
      },
      {
        "family": "Mills",
        "given": "Patrick M."
      },
      {
        "family": "Patel",
        "given": "Burzin A."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "333–344"
    ],
    "title": [
      "Optimiza¬ tion of instruction fetch mechanisms for high issue rates"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eden",
        "given": "N.Avinoam"
      },
      {
        "family": "Mudge",
        "given": "Trevor N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1998-12"
    ],
    "pages": [
      "69–77"
    ],
    "title": [
      "The YAGS branch prediction scheme"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Evers",
        "given": "Marius"
      }
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Michigan"
    ],
    "title": [
      "Improving branch prediction by understanding branch behavior"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Evers",
        "given": "Marius"
      },
      {
        "family": "Chang",
        "given": "Po-Yung"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      },
      {
        "family": "Evers",
        "given": "Marius"
      },
      {
        "family": "Patel",
        "given": "Sanjay J."
      },
      {
        "family": "Chappell",
        "given": "Robert S."
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture",
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1996-05",
      "1998-06"
    ],
    "pages": [
      "3–11",
      "52–61"
    ],
    "title": [
      "Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches",
      "An analysis of corre¬ lation and predictability: What makes two-level branch predictors work"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fagin",
        "given": "B."
      },
      {
        "family": "Russell",
        "given": "K."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "193–198"
    ],
    "title": [
      "Partial resolution in branch target buffers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "Joseph A."
      },
      {
        "family": "Freudenberger",
        "given": "Stephan M."
      }
    ],
    "container-title": [
      "Symposium on Architectural Support for Program¬ ming Languages and Operating Systems"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "85–95"
    ],
    "title": [
      "Predicting conditional branch direc¬ tions from previous runs of a program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Friendly",
        "given": "Daniel H."
      },
      {
        "family": "Patel",
        "given": "Sanjay J."
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "24–33"
    ],
    "title": [
      "Alternative fetch and issue tech¬ niques for the trace cache mechanism"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gochman",
        "given": "Simcha"
      },
      {
        "family": "Ronen",
        "given": "Ronny"
      },
      {
        "family": "Anati",
        "given": "Ittai"
      },
      {
        "family": "Berkovitz",
        "given": "Ariel"
      },
      {
        "family": "Kurts",
        "given": "Tsvika"
      },
      {
        "family": "Naveh",
        "given": "Alon"
      },
      {
        "family": "Saeed",
        "given": "Ali"
      },
      {
        "family": "Sperber",
        "given": "Zeev"
      },
      {
        "family": "Valentine",
        "given": "Robert C."
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "pages": [
      "2,",
      "21–36"
    ],
    "title": [
      "The Intel Pentium M processor: Microarchitecture and performance"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Grunwald",
        "given": "Dirk"
      },
      {
        "family": "Lindsay",
        "given": "Donald"
      },
      {
        "family": "Zorn",
        "given": "Benjamin"
      }
    ],
    "container-title": [
      "Int. Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "1998-10"
    ],
    "pages": [
      "222–229"
    ],
    "title": [
      "Static methods in hybrid branch prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartstein",
        "given": "A."
      },
      {
        "family": "Puzak",
        "given": "Thomas R."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "7–13"
    ],
    "title": [
      "The optimum pipeline depth for a microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1994"
    ],
    "title": [
      "Hewlett Packard Corporation: PA-RISC 2.0 Architecture and Instruction Set Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Hewlett Packard"
      }
    ],
    "date": [
      "2000-04"
    ],
    "genre": [
      "Technical White Paper,"
    ],
    "title": [
      "PA-RISC 8x00 Family of Microprocessors with Focus on PA-8700"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "Mark D."
      }
    ],
    "date": [
      "1987-11"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Aspects of cache memory and instruction buffer performance"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hinton",
        "given": "Glenn"
      },
      {
        "family": "Sager",
        "given": "Dave"
      },
      {
        "family": "Upton",
        "given": "Mike"
      },
      {
        "family": "Boggs",
        "given": "Darrell"
      },
      {
        "family": "Karmean",
        "given": "Doug"
      },
      {
        "family": "Kyler",
        "given": "Alan"
      },
      {
        "family": "Roussel",
        "given": "Patrice"
      }
    ],
    "container-title": [
      "Intel Technology Journal, Ql"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "The microarchitecture of the Pentium 4 processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "family": "Jouppi",
        "given": "Norman P."
      },
      {
        "family": "Farkas",
        "given": "Keith I."
      },
      {
        "family": "Burger",
        "given": "Doug"
      },
      {
        "family": "Keckler",
        "given": "Stephen W."
      },
      {
        "family": "Shivakumar",
        "given": "Primakishore"
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "14–24"
    ],
    "title": [
      "The optimal useful logic depth per pipeline stage is 6-8 F04"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "Order"
    ],
    "date": [
      "1997-07"
    ],
    "pages": [
      "273025–001,"
    ],
    "title": [
      "Intel Corporation: Embedded Intel 486 Processor Hardware Reference Manual"
    ],
    "type": "article-journal",
    "volume": [
      "Number"
    ]
  },
  {
    "container-title": [
      "Order"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Intel Corporation: IA-32 Intel Architecture Optimization Reference Manual"
    ],
    "type": "article-journal",
    "volume": [
      "Number 248966-009"
    ]
  },
  {
    "author": [
      {
        "family": "Jacobson",
        "given": "Erik"
      },
      {
        "family": "Rotenberg",
        "given": "Eric"
      },
      {
        "family": "Smith",
        "given": "James E."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "142–152"
    ],
    "title": [
      "Assigning confidence to conditional branch predictions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jimenez",
        "given": "Daniel A."
      }
    ],
    "date": [
      "2002-01"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Texas at Austin"
    ],
    "title": [
      "Delay-sensitive branch predictors for future technologies"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Jimenez",
        "given": "Daniel A."
      },
      {
        "family": "Keckler",
        "given": "Stephen W."
      },
      {
        "family": "Lin",
        "given": "Calvin"
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "2000-12"
    ],
    "pages": [
      "4–13"
    ],
    "title": [
      "The impact of delay on the design of branch predictors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jimenez",
        "given": "Daniel A."
      },
      {
        "family": "Lin",
        "given": "Calvin"
      }
    ],
    "container-title": [
      "ACM Trans, on Computer Systems"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "4,",
      "369–397"
    ],
    "title": [
      "Neural methods for dynamic branch prediction"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Juan",
        "given": "Toni"
      },
      {
        "family": "Sanjeevan",
        "given": "Sanji"
      },
      {
        "family": "Navarro",
        "given": "Juan J."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "156–166"
    ],
    "title": [
      "Dynamic history-length fitting: A third level of adaptivity for branch prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kaeli",
        "given": "David R."
      },
      {
        "family": "Emma",
        "given": "P.G."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1991-05"
    ],
    "pages": [
      "34–41"
    ],
    "title": [
      "Branch history table prediction of moving target branches due to subroutine returns"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kane",
        "given": "G."
      },
      {
        "family": "Heinrich",
        "given": "J."
      }
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "MIPS RISC Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kessler",
        "given": "R.E."
      }
    ],
    "container-title": [
      "IEEE Micro Magazine"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "2,",
      "24–26"
    ],
    "title": [
      "The Alpha 21264 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Klauser",
        "given": "Artur"
      },
      {
        "family": "Paithankar",
        "given": "Abhijit"
      },
      {
        "family": "Grunwald",
        "given": "Dirk"
      }
    ],
    "container-title": [
      "ADVANCED INSTRUCTION FLOW TECHNIQUES 515",
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "250–259"
    ],
    "title": [
      "Selective eager execution on the polypath architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Chih-Chieh"
      },
      {
        "family": "Chan",
        "given": "I.-Cheng K."
      },
      {
        "family": "Mudge",
        "given": "Trevor N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "4–13"
    ],
    "title": [
      "The Bi-Mode branch predic¬ tor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Johnny K.F."
      },
      {
        "family": "Smith",
        "given": "Alan Jay"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1984-01"
    ],
    "pages": [
      "1,",
      "6–22"
    ],
    "title": [
      "Branch prediction strategies and branch target buffer design"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Loh",
        "given": "Gabriel H."
      },
      {
        "family": "Henry",
        "given": "Dana S."
      }
    ],
    "container-title": [
      "Int. Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "165–176"
    ],
    "title": [
      "Predicting conditional branches with fusion-based hybrid predictors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manne",
        "given": "Srilatha"
      },
      {
        "family": "Klauser",
        "given": "Artur"
      },
      {
        "family": "Grunwald",
        "given": "Dirk"
      }
    ],
    "container-title": [
      "Int. Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "1999-10"
    ],
    "pages": [
      "48–56"
    ],
    "title": [
      "Branch prediction using selective branch inversion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarling",
        "given": "Scott"
      },
      {
        "family": "McFarling",
        "given": "Scott"
      },
      {
        "family": "Hennessy",
        "given": "John L."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1993-06",
      "1986-06"
    ],
    "genre": [
      "TN-36,"
    ],
    "pages": [
      "396–404"
    ],
    "publisher": [
      "Compaq Computer Corporation Western Research Laboratory"
    ],
    "title": [
      "Combining branch predictors",
      "Reducing the cost of branches"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Meyer",
        "given": "Dirk"
      }
    ],
    "date": [
      "1998-10"
    ],
    "publisher": [
      "Microprocessor Forum"
    ],
    "title": [
      "AMD-K7 technology presentation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Michaud",
        "given": "Pierre"
      },
      {
        "family": "Seznec",
        "given": "Andre"
      },
      {
        "family": "Uhlig",
        "given": "Richard"
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "292–303"
    ],
    "title": [
      "Trading conflict and capacity aliasing in conditional branch predictors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "Ravi"
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitec¬ ture"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "15–23"
    ],
    "title": [
      "Dynamic path-based branch correlation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "S.T."
      },
      {
        "family": "So",
        "given": "K."
      },
      {
        "family": "Rahmeh",
        "given": "J.T."
      }
    ],
    "container-title": [
      "Symposium on Architectural Support for Programming Lan¬ guages and Operating Systems"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "12–15"
    ],
    "title": [
      "Improving the accuracy of dynamic branch prediction using branch correlation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reches",
        "given": "S."
      },
      {
        "family": "Weiss",
        "given": "S."
      }
    ],
    "container-title": [
      "Int. Conference on Supercomputing"
    ],
    "date": [
      "1997-07"
    ],
    "pages": [
      "285–292"
    ],
    "title": [
      "Implementation and analysis of path history in dynamic branch prediction schemes"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rosenblatt",
        "given": "F."
      }
    ],
    "date": [
      "1962"
    ],
    "publisher": [
      "Spartan Books"
    ],
    "title": [
      "Principles of Neurodynamics: Perceptrons and the Theory of Brain Mecha¬ nisms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rotenberg",
        "given": "Eric"
      },
      {
        "family": "Bennett",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "James E."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "24–35"
    ],
    "title": [
      "Trace cache: A low latency approach to high bandwidth instruction fetching"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rotenberg",
        "given": "Eric"
      },
      {
        "family": "Jacobson",
        "given": "Quinn"
      },
      {
        "family": "Sazeides",
        "given": "Yiannakis"
      },
      {
        "family": "Smith",
        "given": "Jim"
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "138–148"
    ],
    "title": [
      "Trace processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seznec",
        "given": "Andre"
      },
      {
        "family": "Felix",
        "given": "Stephen"
      },
      {
        "family": "Krishnan",
        "given": "Venkata"
      },
      {
        "family": "Sazeides",
        "given": "Yiannakis"
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "Design tradeoffs for the Alpha EV8 conditional branch predictor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "Kevin"
      },
      {
        "family": "Martonosi",
        "given": "Margaret"
      },
      {
        "family": "Clark",
        "given": "Douglas W."
      }
    ],
    "container-title": [
      "Int’l Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "2001-09"
    ],
    "pages": [
      "199–206"
    ],
    "title": [
      "A Taxonomy of Branch Mispredictions, and Alloyed Prediction as a Robust Solution to Wrong-History Mispredic¬ tions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "Jim E."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1981-05"
    ],
    "pages": [
      "135–148"
    ],
    "title": [
      "A study of branch prediction strategies"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sprangle",
        "given": "Eric"
      },
      {
        "family": "Chappell",
        "given": "Robert S."
      },
      {
        "family": "Alsup",
        "given": "Mitch"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Com¬ puter Architecture"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "284–291"
    ],
    "title": [
      "The agree predictor: A mechanism for reducing negative branch history interference"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stark",
        "given": "Jared"
      },
      {
        "family": "Evers",
        "given": "Marius"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "ACM SIG­ PLAN Notices"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "11,",
      "170–179"
    ],
    "title": [
      "Variable path branch prediction"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Sugumar",
        "given": "Rabin A."
      },
      {
        "family": "Abraham",
        "given": "Santosh G."
      }
    ],
    "container-title": [
      "ACM Sigmetrics"
    ],
    "date": [
      "1993-05"
    ],
    "pages": [
      "284–291"
    ],
    "title": [
      "Efficient simulation of caches under opti¬ mal replacement with applications to miss characterization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tarlescu",
        "given": "Maria-Dana"
      },
      {
        "family": "Theobald",
        "given": "Kevin B."
      },
      {
        "family": "Gao",
        "given": "Guang R."
      }
    ],
    "container-title": [
      "Int. Conference on Computer Design"
    ],
    "date": [
      "1996-10"
    ],
    "pages": [
      "82–87"
    ],
    "title": [
      "Elastic history buffer: A low-cost method to improve branch prediction accuracy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tendler",
        "given": "Joel M."
      },
      {
        "family": "Dodson",
        "given": "J.Steve"
      },
      {
        "family": "J. S. Fields",
        "given": "Hung Le",
        "suffix": "Jr."
      },
      {
        "family": "Sinharoy",
        "given": "Balaram"
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2002-01"
    ],
    "pages": [
      "1,",
      "5–25"
    ],
    "title": [
      "POWER4 system microarchitecture"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "Renju"
      },
      {
        "family": "Franklin",
        "given": "Manoj"
      },
      {
        "family": "Wilkerson",
        "given": "Chris"
      },
      {
        "family": "Stark",
        "given": "Jared"
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "314–323"
    ],
    "title": [
      "Improving branch pre¬ diction by dynamic dataflow-based identification of correlated branches from a large global history"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Richard",
        "given": "Uhlig"
      },
      {
        "family": "Nagle",
        "given": "David"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      },
      {
        "family": "Sechrest",
        "given": "Stuart"
      },
      {
        "family": "Emer",
        "given": "Joel"
      }
    ],
    "container-title": [
      "The 22nd Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "345–356"
    ],
    "title": [
      "Instruction fetching: coping with code bloat"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "Augustus K."
      },
      {
        "family": "Sindagi",
        "given": "Vijay"
      },
      {
        "family": "Hall",
        "given": "Kelley"
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "313–325"
    ],
    "title": [
      "Disjoint eager execution: An optimal form of speculative execution"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "Augustus K."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1997-05"
    ],
    "pages": [
      "5,",
      "71–81"
    ],
    "title": [
      "Branch effect reduction techniques"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "Tse-Yu"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "51–61"
    ],
    "title": [
      "Two-level adaptive branch prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "Tse-Yu"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1992-05"
    ],
    "pages": [
      "124–134"
    ],
    "title": [
      "Alternative implementations of two-level adaptive branch prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "Tse-Yu"
      },
      {
        "family": "Patt",
        "given": "Yale N."
      }
    ],
    "container-title": [
      "Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "257–266"
    ],
    "title": [
      "A comparison of dynamic branch predictors that use two levels of branch history"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Burtscher",
        "given": "M."
      },
      {
        "family": "Zorn",
        "given": "B."
      }
    ],
    "container-title": [
      "Journal of Instruction Level Parallelism"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Prediction outcome history-based confidence estimation for load value prediction"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "B."
      },
      {
        "family": "Feller",
        "given": "P."
      },
      {
        "family": "Eustace",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "259–269"
    ],
    "title": [
      "Value profiling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Calder",
        "given": "B."
      },
      {
        "family": "Reinman",
        "given": "G."
      },
      {
        "family": "Tullsen",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 26th Annual Int. Symposium on Computer Architecture (ISCA’99), 27, 2 of Computer Architecture News"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "64–74,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Selective value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Connors",
        "given": "D.A."
      },
      {
        "family": "W. Hwu",
        "given": "W.",
        "particle": "mei"
      }
    ],
    "container-title": [
      "Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "158–169"
    ],
    "title": [
      "Compiler-directed dynamic computation reuse: Rationale and initial results"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fields",
        "given": "B."
      },
      {
        "family": "Rubin",
        "given": "S."
      },
      {
        "family": "Bodik",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. 28th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "74–85"
    ],
    "title": [
      "Focusing processor policies via critical-path predic¬ tion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "270–280"
    ],
    "title": [
      "Can program profiling support value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. 25th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "pages": [
      "272–281"
    ],
    "title": [
      "The effect of instruction fetch bandwidth on value predic¬ tion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gabbay",
        "given": "F."
      },
      {
        "family": "Mendelson",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Trans, on Computer Systems"
    ],
    "pages": [
      "1998 , 234–270"
    ],
    "title": [
      "Using value prediction to increase the power of specula¬ tive execution hardware"
    ],
    "type": "article-journal",
    "volume": [
      "16, 3"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "A."
      },
      {
        "family": "Tubella",
        "given": "J."
      },
      {
        "family": "Molina",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. Int. Conference on Par¬ allel Processing"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "30–37"
    ],
    "title": [
      "Trace-level reuse"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "J."
      },
      {
        "family": "Lilja",
        "given": "D.J."
      }
    ],
    "container-title": [
      "HPCA"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "106–114"
    ],
    "title": [
      "Exploiting basic block value locality with block reuse"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S.-J."
      },
      {
        "family": "Yew",
        "given": "P.-C."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "8,",
      "847–852"
    ],
    "title": [
      "On table bandwidth and its update delay for value prediction on wide-issue ILP processors"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      }
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Carnegie Mellon University"
    ],
    "title": [
      "Value Locality and Speculative Execution"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Proc. 29th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "226–237"
    ],
    "title": [
      "Exceeding the dataflow limit via value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "9,",
      "59–66"
    ],
    "title": [
      "Superspeculative microarchitecture for beyond AD 2000"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Lipasti",
        "given": "M.H."
      },
      {
        "family": "Wilkerson",
        "given": "C.B."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Proc. Seventh Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "138–147"
    ],
    "title": [
      "Value locality and load value prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "M.M.K."
      },
      {
        "family": "Sorin",
        "given": "D.J."
      },
      {
        "family": "Cain",
        "given": "H.W."
      },
      {
        "family": "Hill",
        "given": "M.D."
      },
      {
        "family": "Lipasti",
        "given": "M.H."
      }
    ],
    "container-title": [
      "Proc. MICRO-34"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "328–337"
    ],
    "title": [
      "Correctly imple¬ menting value prediction in microprocessors that support multithreading or multiprocess¬ ing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mendelson",
        "given": "A."
      },
      {
        "family": "Gabbay",
        "given": "F."
      }
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Techni¬ cal report,"
    ],
    "publisher": [
      "Technion"
    ],
    "title": [
      "Speculative execution based on value prediction"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Sazeides",
        "given": "Y."
      }
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "location": [
      "Madison, WI"
    ],
    "publisher": [
      "University of Wisconsin"
    ],
    "title": [
      "An Analysis of Value Predictability and its Application to a Superscalar Pro¬ cessor"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sazeides",
        "given": "Y."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/ IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "248–258"
    ],
    "title": [
      "The predictability of data values"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sodani",
        "given": "A."
      }
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of Wisconsin"
    ],
    "title": [
      "Dynamic Instruction Reuse"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sodani",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proc. 24th Annual Int. Sympo¬ sium on Computer Architecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "194–205"
    ],
    "title": [
      "Dynamic instruction reuse"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sodani",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proc. 31st Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Los Alamitos"
    ],
    "pages": [
      "–31 ,",
      "205–215,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Understanding the differences between value prediction and instruction reuse"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tjaden",
        "given": "G.S."
      },
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "889–895"
    ],
    "title": [
      "Detection and parallel execution of independent instruc¬ tions"
    ],
    "type": "article-journal",
    "volume": [
      "C19, 10"
    ]
  },
  {
    "author": [
      {
        "family": "Tomasulo",
        "given": "R."
      }
    ],
    "container-title": [
      "IBM Jour¬ nal of Research and Development"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "An efficient algorithm for exploiting multiple arithimetic units"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Tullsen",
        "given": "D."
      },
      {
        "family": "Seng",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 26th Annual Int. Symposium on Computer Architecture",
      "Computer Architecture News"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "CA’99), vol. 27"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "2",
      "270–281,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Storageless value prediction using prior register values"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Franklin",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. 30th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "281–290"
    ],
    "title": [
      "Highly accurate data value prediction using hybrid predictors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adve",
        "given": "R.E.F.E.R.E.N.C.E.S."
      },
      {
        "family": "V.",
        "given": "S."
      },
      {
        "family": "Gharachorloo",
        "given": "K."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Lim",
        "given": "B."
      },
      {
        "family": "Kranz",
        "given": "D."
      },
      {
        "family": "Kubiatowicz",
        "given": "J."
      },
      {
        "family": "Akkary",
        "given": "H."
      },
      {
        "family": "Driscoll",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Proc. ISCA-17",
      "Proc. 31st Annual Int. Symposium on Microarchitecture",
      "Proc. 32nd Annual ACM/IEEE Int. Symposium on Microarchitecture (MICRO-32), Los Alamitos",
      "IEEE Computer"
    ],
    "date": [
      "1996",
      "1990",
      "1998",
      "1999"
    ],
    "location": [
      "Austin, T"
    ],
    "pages": [
      "66–76",
      "104–114",
      "226–236"
    ],
    "publisher": [
      "“DIVA",
      "IEEE Computer Society"
    ],
    "title": [
      "Shared memory consistency models: A tutorial",
      "APRIL: a processor architecture for multiprocessing",
      "A dynamic multithreading processor",
      "A reliable substrate for deep-submicron processor design"
    ],
    "type": "article-journal",
    "volume": [
      "29, 12"
    ]
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Kaxiras",
        "given": "S."
      },
      {
        "family": "Goodman",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 24th Int. Sympo¬ sium on Computer Architecture"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "338–349"
    ],
    "title": [
      "Datascalar architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "L."
      },
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers, C-27"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "1112–1118"
    ],
    "title": [
      "A new solution to coherence problems in multicache sys¬ tems"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Charlesworth",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE MICRO"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "39–49"
    ],
    "title": [
      "Starfire: extending the SMP envelope"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Collins",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Tullsen",
        "given": "D."
      },
      {
        "family": "Hughes",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "Y."
      },
      {
        "family": "Lavery",
        "given": "D."
      },
      {
        "family": "Shen",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. 28th Annual Int. Sym¬ posium on Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "14–25"
    ],
    "title": [
      "Speculative precomputation: Long-range prefetching of delinquent loads"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eickemeyer",
        "given": "R.J."
      },
      {
        "family": "Johnson",
        "given": "R.E."
      },
      {
        "family": "Kunkel",
        "given": "S.R."
      },
      {
        "family": "Squillante",
        "given": "M.S."
      },
      {
        "family": "Liu",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. 23rd Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Philadelphia"
    ],
    "pages": [
      "203–212"
    ],
    "publisher": [
      "ACM SIGARCH and IEEE Com¬ puter Society TCCA"
    ],
    "title": [
      "Evaluation of multithreaded uniprocessors for commercial application environments"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fillo",
        "given": "M."
      },
      {
        "family": "Keckler",
        "given": "S."
      },
      {
        "family": "Dally",
        "given": "W."
      },
      {
        "family": "Carter",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. 28th Annual Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "–28 ,",
      "146–156"
    ],
    "title": [
      "The M-Machine multicomputer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franklin",
        "given": "M."
      }
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Wisconsin­ Madison"
    ],
    "title": [
      "The multiscalar architecture"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Willey",
        "given": "M."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. 8th Symposium on Architectural Support for Programming Lan¬ guages and Operating Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "58–69"
    ],
    "title": [
      "Data speculation support for a chip­ multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "28–34"
    ],
    "title": [
      "Multiprocessors should support simple memory consistency models"
    ],
    "type": "article-journal",
    "volume": [
      "31,8"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "V."
      },
      {
        "family": "Torrellas",
        "given": "J."
      }
    ],
    "container-title": [
      "Int. Journal of Parallel Programming"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1,",
      "3–33"
    ],
    "title": [
      "The need for fast communication in hardware-based specu¬ lative chip multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Trans, on Computers, C-28"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "690–691"
    ],
    "title": [
      "How to make a multiprocessor computer that correctly executes multiprocess programs"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lovett",
        "given": "T."
      },
      {
        "family": "Clapp",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. 23rd Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "308–317"
    ],
    "title": [
      "STiNG: A CC-NUMA Computer System for the Commercial Marketplace"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Olukotun",
        "given": "K."
      },
      {
        "family": "Nayfeh",
        "given": "B.A."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Wilson",
        "given": "K."
      },
      {
        "family": "Chang",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "2–11"
    ],
    "title": [
      "The case for a single¬ chip multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rotenberg",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. 29th Fault-Tolerant Computing Symposium"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "84–91"
    ],
    "title": [
      "AR-SMT: A microarchitectural approach to fault tolerance in microproces¬ sors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "A."
      }
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Madison, WI"
    ],
    "publisher": [
      "Univer¬ sity of Wisconsin"
    ],
    "title": [
      "Pre-execution via speculative data-driven multithreading"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. Int. Society for Optical Engineering"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "241–248"
    ],
    "title": [
      "Architecture and applications of the HEP multiprocessor computer system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "Breach",
        "given": "S."
      },
      {
        "family": "Vijaykumar",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. 22nd Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "414–425"
    ],
    "title": [
      "Multiscalar processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Steffan",
        "given": "J."
      },
      {
        "family": "Colohan",
        "given": "C."
      },
      {
        "family": "Mowry",
        "given": "T."
      }
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "School of Computer Science, Carnegie Mellon University"
    ],
    "title": [
      "Architectural support for thread-level data specu¬ lation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Steffan",
        "given": "J.G."
      },
      {
        "family": "Colohan",
        "given": "C."
      },
      {
        "family": "Zhai",
        "given": "A."
      },
      {
        "family": "Mowry",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. 27th Int. Symposium on Computer Architecture"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A scalable approach to thread-level speculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Steffan",
        "given": "J.G."
      },
      {
        "family": "Mowry",
        "given": "T.C."
      }
    ],
    "container-title": [
      "Proc. ofHPCA"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "2–13"
    ],
    "title": [
      "The potential for using thread-level data speculation to facilitate automatic parallelization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Storino",
        "given": "S."
      },
      {
        "family": "Aipperspach",
        "given": "A."
      },
      {
        "family": "Borkenhagen",
        "given": "J."
      },
      {
        "family": "Eickemeyer",
        "given": "R."
      },
      {
        "family": "Kunkel",
        "given": "S."
      },
      {
        "family": "Levenstein",
        "given": "S."
      },
      {
        "family": "Uhlmann",
        "given": "G."
      }
    ],
    "container-title": [
      "Int. Solid-State Circuits Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A commercial multi-threaded RISC processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sundaramoorthy",
        "given": "K."
      },
      {
        "family": "Purser.",
        "given": "Z."
      },
      {
        "family": "E.",
        "given": "Rotenberg"
      }
    ],
    "container-title": [
      "Proc. 9th Int. Conf. on Architectural Support for Program¬ ming Languages and Operating Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "257–268"
    ],
    "title": [
      "Slipstream processors: Improving both performance and fault tolerance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tendler",
        "given": "J.M."
      },
      {
        "family": "Dodson",
        "given": "S."
      },
      {
        "family": "Fields",
        "given": "S."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      }
    ],
    "container-title": [
      "IBM Whitepaper"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "IBM eserver POWER4 system microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1998"
    ],
    "title": [
      "Tera Computer Company: “Hardware characteristics of the Tera MTA"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Thornton",
        "given": "J.E."
      }
    ],
    "container-title": [
      "AFIPS Proc. FJCC"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "26,",
      "33–40"
    ],
    "title": [
      "Parallel operation in the Control Data 6600"
    ],
    "type": "paper-conference",
    "volume": [
      "part 2"
    ]
  },
  {
    "author": [
      {
        "family": "Tullsen",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Levy",
        "given": "H."
      },
      {
        "family": "Lo",
        "given": "J."
      },
      {
        "family": "Stamm",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. 23rd Annual Symposium on Computer Architecture"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "191–202"
    ],
    "title": [
      "Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tullsen",
        "given": "D.M."
      }
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Seattle, WA"
    ],
    "publisher": [
      "University of Washington"
    ],
    "title": [
      "Simultaneous multithreading"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Uht",
        "given": "A.K."
      },
      {
        "family": "Sindagi",
        "given": "V."
      }
    ],
    "container-title": [
      "Proc. 28th Annual ACM/IEEE Int. Symposium on Microarchitecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "313–325"
    ],
    "title": [
      "Disjoint eager execution: An optimal form of speculative execu¬ tion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W.-H."
      },
      {
        "family": "Baer",
        "given": "J.-L."
      },
      {
        "family": "Levy",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. 16th Annual Int. Symposium on Computer Architecture"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "140–148"
    ],
    "title": [
      "Organization and performance of a two-level virtual­ real cache hierarchy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeager",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "28–40"
    ],
    "title": [
      "The MIPS R10000 superscalar microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "16, 2"
    ]
  },
  {
    "author": [
      {
        "family": "Zilles",
        "given": "C."
      }
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Madison, WI"
    ],
    "publisher": [
      "University of Wisconsin"
    ],
    "title": [
      "Master/slave speculative parallelization and approximate code"
    ],
    "type": "thesis"
  }
]
