m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dL:/FPGA_Project/MyProj/VerilogStudy/EdgeDetect/Simulation
T_opt
!s110 1560945362
V]]DzNz5LYI0<00BHb@L>b1
04 8 4 work top_test fast 0
=1-6045cb7f9ac6-5d0a22d2-32-3008
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7;67
R0
T_opt1
!s110 1562658964
VY`k9Hghk207EWZ9`k8jRF0
04 15 4 work testbench_inout fast 0
=1-6045cb7f9ac6-5d244893-336-374c
R1
R2
n@_opt1
R3
vinout_test
Z4 !s110 1562658957
!i10b 1
!s100 S5lFE41NlLVlX4LaLI3gG3
I<im8c0efcIcmOE?;cQKm22
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dL:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/Simulation
Z7 w1562658951
Z8 8L:\FPGA_Project\MyProj\VerilogStudy\VerSat_UpDown_Counter\Simulation\inout_test.v
Z9 FL:\FPGA_Project\MyProj\VerilogStudy\VerSat_UpDown_Counter\Simulation\inout_test.v
Z10 L0 18
Z11 OL;L;10.7;67
r1
!s85 0
31
Z12 !s108 1562658957.000000
Z13 !s107 L:\FPGA_Project\MyProj\VerilogStudy\VerSat_UpDown_Counter\Simulation\inout_test.v|
Z14 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|L:\FPGA_Project\MyProj\VerilogStudy\VerSat_UpDown_Counter\Simulation\inout_test.v|
!i113 0
Z15 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtestbench_inout
R4
!i10b 1
!s100 `=d;>0T?4WMUC21zMC];R2
IeFQ^efAfLPmYH3?f^gF?13
R5
R6
R7
R8
R9
L0 61
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R2
vtop_test
Z16 !s110 1560945353
!i10b 1
!s100 l4bbMH]_gaTD>n^Az6iP00
I::5gQX[RX^8CJS5;f@]=>2
R5
R6
w1560945109
8L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v
FL:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v
L0 31
R11
r1
!s85 0
31
Z17 !s108 1560945353.000000
!s107 L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v|
!i113 0
R15
R2
vverset_updown_counter
!s110 1560933567
!i10b 1
!s100 74N<Z:ojdIlC?kOHUm]c:1
InR[5fVN<ScgnKe?Kg:8`10
R5
R6
w1560933562
Z18 8L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v
Z19 FL:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v
R10
R11
r1
!s85 0
31
!s108 1560933567.000000
Z20 !s107 L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v|
Z21 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v|
!i113 0
R15
R2
vverset_updown_counter1
R16
!i10b 1
!s100 _OL2KJlBWz:l058aNF?3M3
IP>W?40BfYI2Pa:VONJ2kC3
R5
R6
w1560934825
R18
R19
R10
R11
r1
!s85 0
31
R17
R20
R21
!i113 0
R15
R2
vverset_updown_counter2
R16
!i10b 1
!s100 MOIMjJ=1Kf4LgBNlgO7nh0
IWdb^K4EPA5PJWBRXETW<E1
R5
R6
w1560945352
8L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v
FL:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v
R10
R11
r1
!s85 0
31
R17
!s107 L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v|
!i113 0
R15
R2
