0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/Student/project_10/project_10.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sim_1/imports/K_ALU/test_bench.v,1725958872,verilog,,,,K_ALU_tb,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/add_4.v,1725959104,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/adder.v,,add_4,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/adder.v,1725957128,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/and_gate.v,,adder,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/and_gate.v,1725957144,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit1adder.v,,and_gate,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit1adder.v,1725958014,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit2adder.v,,bit1adder,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit2adder.v,1725958025,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit3adder.v,,bit2adder,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit3adder.v,1725958040,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit_adder.v,,bit3adder,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/bit_adder.v,1725958720,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/div.v,,bit_adder,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/div.v,1725957151,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_adder_1_bit.v,,div,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_adder_1_bit.v,1725957156,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_subtractor_1_bit.v,,full_adder_1_bit,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/full_subtractor_1_bit.v,1725957161,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/hamm.v,,full_subtractor_1_bit,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/hamm.v,1725957981,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/identity_gate.v,,hamm_wt,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/identity_gate.v,1725957167,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/left_shift_logical.v,,identity_gate,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/left_shift_logical.v,1725957745,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mult.v,,left_shift_logical,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mult.v,1725957172,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux2.v,,mult,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux16.v,1725957794,verilog,,,,mux16,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux2.v,1725957776,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux4.v,,mux2,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux4.v,1725957782,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux8.v,,mux4,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/mux8.v,1725957785,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/not_gate.v,,mux8,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/not_gate.v,1725957178,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/or_gate.v,,not_gate,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/or_gate.v,1725957183,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_arithmetic.v,,or_gate,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_arithmetic.v,1725957907,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_logical.v,,shift_right_arithmetic,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/shift_right_logical.v,1725957851,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/sub_4.v,,right_shift_logical,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/sub_4.v,1725957187,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/subtract.v,,subtract_4,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/subtract.v,1725957192,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_module.v,,subtract,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/top_module.v,1725957962,verilog,,C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/xor_gate.v,,K_ALU,,,,,,,,
C:/Users/Student/project_10/project_10.srcs/sources_1/imports/K_ALU/xor_gate.v,1725957211,verilog,,C:/Users/Student/project_10/project_10.srcs/sim_1/imports/K_ALU/test_bench.v,,xor_gate,,,,,,,,
