{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665665586642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665665586642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 19:53:06 2022 " "Processing started: Thu Oct 13 19:53:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665665586642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665665586642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machnha3bit -c machnha3bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off machnha3bit -c machnha3bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665665586642 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665665586905 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"hex7seg\";  expecting \";\" machnha3bit.v(31) " "Verilog HDL syntax error at machnha3bit.v(31) near text \"hex7seg\";  expecting \";\"" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "machnhan3bit machnha3bit.v(2) " "Ignored design unit \"machnhan3bit\" at machnha3bit.v(2) due to previous errors" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "t1 machnha3bit.v(37) " "Ignored design unit \"t1\" at machnha3bit.v(37) due to previous errors" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(62) " "Verilog HDL Expression warning at machnha3bit.v(62): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(63) " "Verilog HDL Expression warning at machnha3bit.v(63): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(64) " "Verilog HDL Expression warning at machnha3bit.v(64): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(65) " "Verilog HDL Expression warning at machnha3bit.v(65): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(66) " "Verilog HDL Expression warning at machnha3bit.v(66): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(67) " "Verilog HDL Expression warning at machnha3bit.v(67): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(68) " "Verilog HDL Expression warning at machnha3bit.v(68): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 machnha3bit.v(69) " "Verilog HDL Expression warning at machnha3bit.v(69): truncated literal to match 3 bits" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex7seg machnha3bit.v(47) " "Ignored design unit \"hex7seg\" at machnha3bit.v(47) due to previous errors" {  } { { "machnha3bit.v" "" { Text "C:/Users/Student/Desktop/th-hdl/13102022/machnha3bit/machnha3bit.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machnha3bit.v 0 0 " "Found 0 design units, including 0 entities, in source file machnha3bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665665586955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665665586992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 19:53:06 2022 " "Processing ended: Thu Oct 13 19:53:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665665586992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665665586992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665665586992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665665586992 ""}
