=====
SETUP
0.230
6.922
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n147_s7
3.589
4.010
i2s_tx/n147_s4
4.012
4.410
i2s_tx/dacdat_s1
6.922
=====
SETUP
3.490
8.544
12.034
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.334
8.544
i2s_tx/daclrc_nege_s0
8.544
=====
SETUP
3.490
8.544
12.034
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.334
8.544
i2s_tx/daclrc_pose_s0
8.544
=====
SETUP
3.916
8.150
12.065
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0
3.554
3.860
gw_gao_inst_0/u_la0_top/n3535_s26
5.362
5.807
gw_gao_inst_0/u_la0_top/n3535_s27
5.807
5.847
gw_gao_inst_0/u_la0_top/n3535_s28
5.847
5.887
gw_gao_inst_0/u_la0_top/n3535_s29
5.887
5.927
gw_gao_inst_0/u_la0_top/n3535_s30
5.927
5.967
gw_gao_inst_0/u_la0_top/n3535_s31
5.967
6.007
gw_gao_inst_0/u_la0_top/n3535_s32
6.007
6.047
gw_gao_inst_0/u_la0_top/n3535_s33
6.047
6.087
gw_gao_inst_0/u_la0_top/n3535_s34
6.087
6.127
gw_gao_inst_0/u_la0_top/start_reg1_s1
6.630
7.043
gw_gao_inst_0/u_la0_top/start_reg1_s0
7.781
8.150
gw_gao_inst_0/u_la0_top/start_reg_s0
8.150
=====
SETUP
1.982
4.931
6.912
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/n146_s8
2.728
3.126
i2s_tx/state_1_s4
3.426
3.824
i2s_tx/state_1_s3
3.934
4.347
i2s_tx/state_0_s1
4.931
=====
SETUP
4.074
7.962
12.037
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0
3.540
3.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s14
4.809
5.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s6
5.625
5.994
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s4
6.772
7.141
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n726_s1
7.541
7.962
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
7.962
=====
SETUP
4.126
7.910
12.037
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0
3.540
3.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s14
4.809
5.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s6
5.625
5.994
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s4
6.772
7.141
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n727_s1
7.541
7.910
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
7.910
=====
SETUP
4.188
7.844
12.032
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0
3.540
3.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s14
4.809
5.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s6
5.625
5.994
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s4
6.772
7.141
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n721_s1
7.431
7.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
7.844
=====
SETUP
4.188
7.844
12.032
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0
3.540
3.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s14
4.809
5.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s6
5.625
5.994
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s4
6.772
7.141
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n718_s2
7.431
7.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
7.844
=====
SETUP
2.138
4.779
6.917
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/n146_s8
2.728
3.126
i2s_tx/state_1_s4
3.426
3.824
i2s_tx/state_1_s3
3.934
4.347
i2s_tx/state_1_s1
4.779
=====
SETUP
3.103
4.010
7.113
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n146_s6
3.589
4.010
i2s_tx/bit_cnt_0_s1
4.010
=====
SETUP
3.168
3.958
7.125
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n74_s1
3.545
3.958
i2s_tx/bit_cnt_1_s1
3.958
=====
SETUP
3.260
3.858
7.118
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n69_s1
3.437
3.858
i2s_tx/bit_cnt_6_s1
3.858
=====
SETUP
3.271
3.649
6.920
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_6_s1
3.649
=====
SETUP
3.279
3.649
6.927
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_1_s1
3.649
=====
SETUP
3.279
3.629
6.908
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_2_s1
3.629
=====
SETUP
3.279
3.629
6.908
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_3_s1
3.629
=====
SETUP
3.279
3.629
6.908
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_5_s1
3.629
=====
SETUP
3.427
3.684
7.110
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n68_s1
3.263
3.684
i2s_tx/bit_cnt_7_s1
3.684
=====
SETUP
3.438
3.475
6.912
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_4_s1
3.475
=====
SETUP
3.438
3.475
6.912
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.120
2.426
i2s_tx/bit_cnt_7_s4
2.554
2.975
i2s_tx/bit_cnt_7_s1
3.475
=====
SETUP
3.438
3.668
7.106
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n73_s2
3.247
3.668
i2s_tx/bit_cnt_2_s1
3.668
=====
SETUP
3.438
3.668
7.106
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n72_s1
3.247
3.668
i2s_tx/bit_cnt_3_s1
3.668
=====
SETUP
3.446
3.660
7.106
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n68_s2
2.710
3.131
i2s_tx/n70_s2
3.247
3.660
i2s_tx/bit_cnt_5_s1
3.660
=====
SETUP
4.142
2.969
7.110
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.120
2.426
i2s_tx/n71_s1
2.556
2.969
i2s_tx/bit_cnt_4_s1
2.969
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
-0.666
1.719
2.385
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
1.271
1.415
gw_gao_inst_0/u_la0_top/n3597_s1
1.513
1.719
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
1.719
=====
HOLD
0.216
1.533
1.317
clk_ibuf
0.000
0.581
dacfifo_writedata_7_s0
1.290
1.434
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.533
=====
HOLD
0.225
1.542
1.317
clk_ibuf
0.000
0.581
dacfifo_writedata_1_s0
1.297
1.441
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.542
=====
HOLD
0.225
1.542
1.317
clk_ibuf
0.000
0.581
dacfifo_writedata_0_s0
1.297
1.441
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.542
=====
HOLD
0.257
1.574
1.317
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_3_s0
1.285
1.429
i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.574
=====
HOLD
0.275
2.621
2.346
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/bit_count_1_s1
2.321
2.462
gw_gao_inst_0/u_la0_top/n826_s2
2.468
2.621
gw_gao_inst_0/u_la0_top/bit_count_1_s1
2.621
=====
HOLD
0.275
1.594
1.319
clk_ibuf
0.000
0.581
equalizer_0/counter_inst/current_count_5_s0
1.294
1.435
equalizer_0/counter_inst/n15_s2
1.441
1.594
equalizer_0/counter_inst/current_count_5_s0
1.594
=====
HOLD
0.275
1.574
1.299
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.274
1.415
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n484_s14
1.421
1.574
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.574
=====
HOLD
0.275
1.591
1.316
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.291
1.432
WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11
1.438
1.591
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.591
=====
HOLD
0.275
1.571
1.296
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_3_s1
1.271
1.412
WM8960_Init/I2C_Init_Dev/i2c_control/n268_s6
1.418
1.571
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_3_s1
1.571
=====
HOLD
0.275
1.590
1.315
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_4_s1
1.290
1.431
WM8960_Init/I2C_Init_Dev/i2c_control/n270_s7
1.437
1.590
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_4_s1
1.590
=====
HOLD
0.275
1.594
1.319
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.294
1.435
WM8960_Init/I2C_Init_Dev/n75_s7
1.441
1.594
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.594
=====
HOLD
0.275
1.602
1.327
clk_ibuf
0.000
0.581
WM8960_Init/Delay_Cnt_0_s1
1.302
1.443
WM8960_Init/n24_s3
1.449
1.602
WM8960_Init/Delay_Cnt_0_s1
1.602
=====
HOLD
0.276
6.593
6.317
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_0_s1
6.275
6.431
i2s_tx/n146_s6
6.440
6.593
i2s_tx/bit_cnt_0_s1
6.593
=====
HOLD
0.276
6.601
6.325
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_1_s1
6.283
6.439
i2s_tx/n74_s1
6.448
6.601
i2s_tx/bit_cnt_1_s1
6.601
=====
HOLD
0.276
6.597
6.321
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_6_s1
6.279
6.435
i2s_tx/n69_s1
6.444
6.597
i2s_tx/bit_cnt_6_s1
6.597
=====
HOLD
0.278
2.643
2.365
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/bit_count_4_s1
2.340
2.481
gw_gao_inst_0/u_la0_top/n823_s2
2.490
2.643
gw_gao_inst_0/u_la0_top/bit_count_4_s1
2.643
=====
HOLD
0.278
2.628
2.350
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/word_count_4_s0
2.325
2.466
gw_gao_inst_0/u_la0_top/data_to_word_counter_4_s0
2.475
2.628
gw_gao_inst_0/u_la0_top/word_count_4_s0
2.628
=====
HOLD
0.278
2.624
2.346
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/address_counter_0_s0
2.321
2.462
gw_gao_inst_0/u_la0_top/data_to_addr_counter_0_s0
2.471
2.624
gw_gao_inst_0/u_la0_top/address_counter_0_s0
2.624
=====
HOLD
0.278
1.585
1.307
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1
1.282
1.423
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n729_s2
1.432
1.585
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1
1.585
=====
HOLD
0.278
1.577
1.299
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
1.274
1.415
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n727_s1
1.424
1.577
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
1.577
=====
HOLD
0.278
1.602
1.324
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
1.299
1.440
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n614_s0
1.449
1.602
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
1.602
=====
HOLD
0.278
1.584
1.306
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1
1.281
1.422
gw_gao_inst_0/u_la0_top/n3630_s1
1.431
1.584
gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1
1.584
=====
HOLD
0.278
1.573
1.295
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_4_s1
1.270
1.411
i2s_rx/n404_s9
1.420
1.573
i2s_rx/bit_cnt_4_s1
1.573
